{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731392023482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731392023482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 15:13:43 2024 " "Processing started: Tue Nov 12 15:13:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731392023482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392023482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv64i -c rv64i " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv64i -c rv64i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392023482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731392023569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731392023569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "rv64i/peripheral_blocks/uart/uart_wrap.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "rv64i/peripheral_blocks/uart/uart_transmitter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "rv64i/peripheral_blocks/uart/uart_receiver.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rv64i/peripheral_blocks/uart/uart.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/timer/TimerCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/timer/TimerCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "rv64i/peripheral_blocks/timer/TimerCounter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/timer/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_wrap " "Found entity 1: tbman_wrap" {  } { { "rv64i/peripheral_blocks/tbman/tbman_wrap.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_regs " "Found entity 1: tbman_regs" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_apbs.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_apbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_apbs " "Found entity 1: tbman_apbs" {  } { { "rv64i/peripheral_blocks/tbman/tbman_apbs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_apbs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/data_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/data_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "rv64i/peripheral_blocks/data_mux.sv" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/data_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/Adder_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/Adder_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Decoder " "Found entity 1: Adder_Decoder" {  } { { "rv64i/peripheral_blocks/Adder_Decoder.sv" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/Adder_Decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "rv64i/building_blocks/mux3.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "rv64i/building_blocks/mux2.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "rv64i/building_blocks/flopr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopflr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopflr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopflr " "Found entity 1: flopflr" {  } { { "rv64i/building_blocks/flopflr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopflr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "rv64i/building_blocks/flopenr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "rv64i/building_blocks/extend.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file rv64i/building_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026766 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_32bit " "Found entity 2: cla_32bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026766 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_8bit " "Found entity 3: cla_8bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026766 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_unit_8bit " "Found entity 4: cla_unit_8bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026766 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/RV32I_System.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/RV32I_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMU_RV32I_System " "Found entity 1: SMU_RV32I_System" {  } { { "rv64i/RV32I_System.v" "" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "rv64i/riscvsingle.sv" "" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/reg_file_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/reg_file_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_async " "Found entity 1: reg_file_async" {  } { { "rv64i/reg_file_async.v" "" { Text "/home/student08/final_project/rv64i/reg_file_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "rv64i/maindec.sv" "" { Text "/home/student08/final_project/rv64i/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "rv64i/hazard_unit.sv" "" { Text "/home/student08/final_project/rv64i/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/dualport_mem_synch_rw_dualclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/dualport_mem_synch_rw_dualclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_mem_synch_rw_dualclk " "Found entity 1: dualport_mem_synch_rw_dualclk" {  } { { "rv64i/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/final_project/rv64i/dualport_mem_synch_rw_dualclk.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "rv64i/datapath.sv" "" { Text "/home/student08/final_project/rv64i/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/csr_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/csr_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_reg " "Found entity 1: csr_reg" {  } { { "rv64i/csr_reg.sv" "" { Text "/home/student08/final_project/rv64i/csr_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "rv64i/controller.sv" "" { Text "/home/student08/final_project/rv64i/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/Branch_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/Branch_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_logic " "Found entity 1: Branch_logic" {  } { { "rv64i/Branch_logic.sv" "" { Text "/home/student08/final_project/rv64i/Branch_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/BE_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/BE_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BE_logic " "Found entity 1: BE_logic" {  } { { "rv64i/BE_logic.sv" "" { Text "/home/student08/final_project/rv64i/BE_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv64i/alu.sv" "" { Text "/home/student08/final_project/rv64i/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392026772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026772 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RV32I_System " "Top-level design entity \"RV32I_System\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1731392026812 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731392026838 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 15:13:46 2024 " "Processing ended: Tue Nov 12 15:13:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731392026838 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731392026838 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731392026838 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026838 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392026912 ""}
