0.6
2019.1
May 24 2019
15:06:07
C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/led_7doan.v,1716775351,verilog,,C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/test_led7.v,,segment7,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/test_led7.v,1716775351,verilog,,,,test_segment7_led,,,,,,,,
