Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov  8 20:25:59 2022
| Host         : DESKTOP-16RNICG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          21          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.100     -266.393                     29                  346        0.175        0.000                      0                  346        4.500        0.000                       0                   178  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -38.100     -266.393                     29                  346        0.175        0.000                      0                  346        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -38.100ns,  Total Violation     -266.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.100ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.984ns  (logic 12.472ns (25.992%)  route 35.512ns (74.008%))
  Logic Levels:           55  (CARRY4=25 LUT2=1 LUT4=1 LUT5=12 LUT6=16)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 14.983 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.434    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.558 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.949    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.073 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.679    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.077 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.170    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.294 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.611    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.735 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.463    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.861 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          1.055    38.916    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.124    39.040 r  quo_reg[4]_i_21/O
                         net (fo=5, routed)           0.674    39.714    quo_reg[4]_i_21_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  quo_reg[4]_i_4/O
                         net (fo=1, routed)           0.804    40.643    quo_reg[4]_i_4_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.047 r  quo_reg_reg[4]_i_1/CO[3]
                         net (fo=61, routed)          1.243    42.290    quo_reg_reg[4]_i_1_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I1_O)        0.124    42.414 r  quo_reg[3]_i_29/O
                         net (fo=9, routed)           0.691    43.105    quo_reg[3]_i_29_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124    43.229 r  quo_reg[3]_i_13/O
                         net (fo=1, routed)           0.520    43.749    quo_reg[3]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.269 r  quo_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.269    quo_reg_reg[3]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.386 r  quo_reg_reg[3]_i_1/CO[3]
                         net (fo=61, routed)          1.091    45.478    quo_reg_reg[3]_i_1_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I1_O)        0.124    45.602 r  quo_reg[1]_i_25/O
                         net (fo=9, routed)           0.706    46.308    quo_reg[1]_i_25_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124    46.432 r  quo_reg[2]_i_11/O
                         net (fo=1, routed)           0.330    46.762    quo_reg[2]_i_11_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    47.158 r  quo_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    47.159    quo_reg_reg[2]_i_2_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.276 r  quo_reg_reg[2]_i_1/CO[3]
                         net (fo=57, routed)          0.774    48.050    quo_reg_reg[2]_i_1_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124    48.174 r  quo_reg[1]_i_29/O
                         net (fo=5, routed)           0.631    48.805    quo_reg[1]_i_29_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124    48.929 r  quo_reg[1]_i_13/O
                         net (fo=1, routed)           0.733    49.662    quo_reg[1]_i_13_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.169 r  quo_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.169    quo_reg_reg[1]_i_2_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  quo_reg_reg[1]_i_1/CO[3]
                         net (fo=29, routed)          1.248    51.530    quo_reg_reg[1]_i_1_n_0
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.124    51.654 r  quo_reg[0]_i_31/O
                         net (fo=1, routed)           0.306    51.961    quo_reg[0]_i_31_n_0
    SLICE_X10Y102        LUT6 (Prop_lut6_I1_O)        0.124    52.085 r  quo_reg[0]_i_12/O
                         net (fo=1, routed)           0.481    52.566    quo_reg[0]_i_12_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    52.970 r  quo_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.970    quo_reg_reg[0]_i_2_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.087 r  quo_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.087    quo_reg0
    SLICE_X8Y103         FDRE                                         r  quo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.612    14.983    clk_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  quo_reg_reg[0]/C
                         clock pessimism              0.188    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)       -0.150    14.986    quo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -53.087    
  -------------------------------------------------------------------
                         slack                                -38.100    

Slack (VIOLATED) :        -34.941ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        45.180ns  (logic 11.703ns (25.903%)  route 33.477ns (74.097%))
  Logic Levels:           51  (CARRY4=23 LUT2=1 LUT4=1 LUT5=11 LUT6=15)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.434    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.558 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.949    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.073 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.679    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.077 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.170    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.294 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.611    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.735 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.463    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.861 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          1.055    38.916    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.124    39.040 r  quo_reg[4]_i_21/O
                         net (fo=5, routed)           0.674    39.714    quo_reg[4]_i_21_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  quo_reg[4]_i_4/O
                         net (fo=1, routed)           0.804    40.643    quo_reg[4]_i_4_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.047 r  quo_reg_reg[4]_i_1/CO[3]
                         net (fo=61, routed)          1.243    42.290    quo_reg_reg[4]_i_1_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I1_O)        0.124    42.414 r  quo_reg[3]_i_29/O
                         net (fo=9, routed)           0.691    43.105    quo_reg[3]_i_29_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124    43.229 r  quo_reg[3]_i_13/O
                         net (fo=1, routed)           0.520    43.749    quo_reg[3]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.269 r  quo_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.269    quo_reg_reg[3]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.386 r  quo_reg_reg[3]_i_1/CO[3]
                         net (fo=61, routed)          1.091    45.478    quo_reg_reg[3]_i_1_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I1_O)        0.124    45.602 r  quo_reg[1]_i_25/O
                         net (fo=9, routed)           0.706    46.308    quo_reg[1]_i_25_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124    46.432 r  quo_reg[2]_i_11/O
                         net (fo=1, routed)           0.330    46.762    quo_reg[2]_i_11_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    47.158 r  quo_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    47.159    quo_reg_reg[2]_i_2_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.276 r  quo_reg_reg[2]_i_1/CO[3]
                         net (fo=57, routed)          0.774    48.050    quo_reg_reg[2]_i_1_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124    48.174 r  quo_reg[1]_i_29/O
                         net (fo=5, routed)           0.631    48.805    quo_reg[1]_i_29_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I1_O)        0.124    48.929 r  quo_reg[1]_i_13/O
                         net (fo=1, routed)           0.733    49.662    quo_reg[1]_i_13_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.169 r  quo_reg_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.169    quo_reg_reg[1]_i_2_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.283 r  quo_reg_reg[1]_i_1/CO[3]
                         net (fo=29, routed)          0.000    50.283    quo_reg_reg[1]_i_1_n_0
    SLICE_X7Y102         FDRE                                         r  quo_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.680    15.051    clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  quo_reg_reg[1]/C
                         clock pessimism              0.188    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.138    15.342    quo_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -50.283    
  -------------------------------------------------------------------
                         slack                                -34.941    

Slack (VIOLATED) :        -31.953ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.173ns  (logic 10.834ns (25.689%)  route 31.339ns (74.311%))
  Logic Levels:           47  (CARRY4=21 LUT2=1 LUT4=1 LUT5=10 LUT6=14)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.434    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.558 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.949    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.073 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.679    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.077 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.170    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.294 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.611    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.735 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.463    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.861 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          1.055    38.916    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.124    39.040 r  quo_reg[4]_i_21/O
                         net (fo=5, routed)           0.674    39.714    quo_reg[4]_i_21_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  quo_reg[4]_i_4/O
                         net (fo=1, routed)           0.804    40.643    quo_reg[4]_i_4_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.047 r  quo_reg_reg[4]_i_1/CO[3]
                         net (fo=61, routed)          1.243    42.290    quo_reg_reg[4]_i_1_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I1_O)        0.124    42.414 r  quo_reg[3]_i_29/O
                         net (fo=9, routed)           0.691    43.105    quo_reg[3]_i_29_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124    43.229 r  quo_reg[3]_i_13/O
                         net (fo=1, routed)           0.520    43.749    quo_reg[3]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.269 r  quo_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.269    quo_reg_reg[3]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.386 r  quo_reg_reg[3]_i_1/CO[3]
                         net (fo=61, routed)          1.091    45.478    quo_reg_reg[3]_i_1_n_0
    SLICE_X12Y98         LUT5 (Prop_lut5_I1_O)        0.124    45.602 r  quo_reg[1]_i_25/O
                         net (fo=9, routed)           0.706    46.308    quo_reg[1]_i_25_n_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124    46.432 r  quo_reg[2]_i_11/O
                         net (fo=1, routed)           0.330    46.762    quo_reg[2]_i_11_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    47.158 r  quo_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.001    47.159    quo_reg_reg[2]_i_2_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.276 r  quo_reg_reg[2]_i_1/CO[3]
                         net (fo=57, routed)          0.000    47.276    quo_reg_reg[2]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  quo_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.613    14.984    clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  quo_reg_reg[2]/C
                         clock pessimism              0.188    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.186    15.323    quo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -47.276    
  -------------------------------------------------------------------
                         slack                                -31.953    

Slack (VIOLATED) :        -29.167ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.284ns  (logic 10.073ns (25.642%)  route 29.211ns (74.358%))
  Logic Levels:           43  (CARRY4=19 LUT2=1 LUT4=1 LUT5=9 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.434    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.558 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.949    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.073 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.679    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.077 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.170    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.294 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.611    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.735 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.463    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.861 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          1.055    38.916    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.124    39.040 r  quo_reg[4]_i_21/O
                         net (fo=5, routed)           0.674    39.714    quo_reg[4]_i_21_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    39.838 r  quo_reg[4]_i_4/O
                         net (fo=1, routed)           0.804    40.643    quo_reg[4]_i_4_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.047 r  quo_reg_reg[4]_i_1/CO[3]
                         net (fo=61, routed)          1.243    42.290    quo_reg_reg[4]_i_1_n_0
    SLICE_X13Y98         LUT5 (Prop_lut5_I1_O)        0.124    42.414 r  quo_reg[3]_i_29/O
                         net (fo=9, routed)           0.691    43.105    quo_reg[3]_i_29_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I1_O)        0.124    43.229 r  quo_reg[3]_i_13/O
                         net (fo=1, routed)           0.520    43.749    quo_reg[3]_i_13_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.269 r  quo_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.269    quo_reg_reg[3]_i_2_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.386 r  quo_reg_reg[3]_i_1/CO[3]
                         net (fo=61, routed)          0.000    44.386    quo_reg_reg[3]_i_1_n_0
    SLICE_X8Y98          FDRE                                         r  quo_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  quo_reg_reg[3]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X8Y98          FDRE (Setup_fdre_C_D)        0.186    15.219    quo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -44.386    
  -------------------------------------------------------------------
                         slack                                -29.167    

Slack (VIOLATED) :        -25.823ns  (required time - arrival time)
  Source:                 num2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.938ns  (logic 9.108ns (25.344%)  route 26.830ns (74.656%))
  Logic Levels:           39  (CARRY4=17 LUT3=1 LUT4=1 LUT5=8 LUT6=12)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  num2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456     5.560 f  num2_reg_reg[1]/Q
                         net (fo=50, routed)          0.957     6.518    num2_reg[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  quo_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     6.642    quo_reg[15]_i_11_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.213    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.337 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.973    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.499 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.611    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.735 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.571    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.695 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.173    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.799    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.923 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.713    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.837 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.360    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.910 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.895    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.019 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.589    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.415    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.819 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.819    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.936 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.988    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.112 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.727    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.851 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.597    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.001 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.001    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.118 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.528    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.652 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.395    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.519 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.858    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.384 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.448    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.572 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.182    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.306 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.210    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.614 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.016    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.140 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.869    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.993 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.688    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.092 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.430    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.554 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.945    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.069 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.674    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.072 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.166    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.290 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.607    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.731 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.459    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.857 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          1.055    38.912    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I1_O)        0.124    39.036 r  quo_reg[4]_i_21/O
                         net (fo=5, routed)           0.674    39.710    quo_reg[4]_i_21_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    39.834 r  quo_reg[4]_i_4/O
                         net (fo=1, routed)           0.804    40.638    quo_reg[4]_i_4_n_0
    SLICE_X12Y97         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    41.042 r  quo_reg_reg[4]_i_1/CO[3]
                         net (fo=61, routed)          0.000    41.042    quo_reg_reg[4]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  quo_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.438    14.809    clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  quo_reg_reg[4]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.186    15.219    quo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -41.042    
  -------------------------------------------------------------------
                         slack                                -25.823    

Slack (VIOLATED) :        -22.687ns  (required time - arrival time)
  Source:                 num2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.753ns  (logic 8.456ns (25.818%)  route 24.297ns (74.182%))
  Logic Levels:           36  (CARRY4=16 LUT3=1 LUT4=1 LUT5=7 LUT6=11)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.553     5.104    clk_IBUF_BUFG
    SLICE_X11Y89         FDRE                                         r  num2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.456     5.560 f  num2_reg_reg[1]/Q
                         net (fo=50, routed)          0.957     6.518    num2_reg[1]
    SLICE_X11Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.642 r  quo_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     6.642    quo_reg[15]_i_11_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.174 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.174    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.213    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.337 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.973    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.499 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.611    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.735 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.571    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.695 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.173    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.571 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.799    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.923 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.713    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.837 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.360    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.910 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.895    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.019 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.589    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.713 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.415    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.819 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.819    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.936 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.988    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.112 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.727    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.851 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.597    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.001 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.001    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.118 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.528    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.652 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.395    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.519 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.858    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.384 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.448    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.572 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.182    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.306 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.210    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.614 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.016    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.140 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.869    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.993 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.688    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.092 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.430    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.554 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.945    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.069 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.674    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.072 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          1.093    36.166    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y96          LUT5 (Prop_lut5_I1_O)        0.124    36.290 r  quo_reg[5]_i_21/O
                         net (fo=5, routed)           0.317    36.607    quo_reg[5]_i_21_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I1_O)        0.124    36.731 r  quo_reg[5]_i_4/O
                         net (fo=1, routed)           0.728    37.459    quo_reg[5]_i_4_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    37.857 r  quo_reg_reg[5]_i_1/CO[3]
                         net (fo=61, routed)          0.000    37.857    quo_reg_reg[5]_i_1_n_0
    SLICE_X13Y95         FDRE                                         r  quo_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X13Y95         FDRE                                         r  quo_reg_reg[5]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X13Y95         FDRE (Setup_fdre_C_D)        0.138    15.170    quo_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -37.857    
  -------------------------------------------------------------------
                         slack                                -22.687    

Slack (VIOLATED) :        -19.906ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.974ns  (logic 7.890ns (26.323%)  route 22.084ns (73.677%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT4=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          1.338    33.434    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.124    33.558 r  quo_reg[6]_i_21/O
                         net (fo=5, routed)           0.391    33.949    quo_reg[6]_i_21_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    34.073 r  quo_reg[6]_i_4/O
                         net (fo=1, routed)           0.605    34.679    quo_reg[6]_i_4_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.077 r  quo_reg_reg[6]_i_1/CO[3]
                         net (fo=61, routed)          0.000    35.077    quo_reg_reg[6]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  quo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  quo_reg_reg[6]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.138    15.170    quo_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -35.077    
  -------------------------------------------------------------------
                         slack                                -19.906    

Slack (VIOLATED) :        -16.878ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.994ns  (logic 7.244ns (26.836%)  route 19.750ns (73.164%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          1.402    30.021    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.124    30.145 r  quo_reg[7]_i_21/O
                         net (fo=5, routed)           0.728    30.873    quo_reg[7]_i_21_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    30.997 r  quo_reg[7]_i_4/O
                         net (fo=1, routed)           0.695    31.692    quo_reg[7]_i_4_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    32.096 r  quo_reg_reg[7]_i_1/CO[3]
                         net (fo=61, routed)          0.000    32.096    quo_reg_reg[7]_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  quo_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  quo_reg_reg[7]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.186    15.218    quo_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -32.096    
  -------------------------------------------------------------------
                         slack                                -16.878    

Slack (VIOLATED) :        -13.335ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.516ns  (logic 6.592ns (28.032%)  route 16.924ns (71.968%))
  Logic Levels:           27  (CARRY4=13 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          1.063    26.452    quo_reg_reg[9]_i_1_n_0
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.124    26.576 r  quo_reg[8]_i_21/O
                         net (fo=5, routed)           0.610    27.186    quo_reg[8]_i_21_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.124    27.310 r  quo_reg[8]_i_4/O
                         net (fo=1, routed)           0.904    28.214    quo_reg[8]_i_4_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    28.618 r  quo_reg_reg[8]_i_1/CO[3]
                         net (fo=61, routed)          0.000    28.618    quo_reg_reg[8]_i_1_n_0
    SLICE_X6Y89          FDRE                                         r  quo_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502    14.873    clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  quo_reg_reg[8]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.186    15.283    quo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -28.618    
  -------------------------------------------------------------------
                         slack                                -13.335    

Slack (VIOLATED) :        -10.157ns  (required time - arrival time)
  Source:                 num2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quo_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 5.940ns (29.281%)  route 14.346ns (70.719%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  num2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  num2_reg_reg[3]/Q
                         net (fo=49, routed)          0.884     6.504    num2_reg[3]
    SLICE_X11Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.628 r  quo_reg[15]_i_10/O
                         net (fo=1, routed)           0.000     6.628    quo_reg[15]_i_10_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.178 r  quo_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.178    quo_reg_reg[15]_i_2_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  quo_reg_reg[15]_i_1/CO[3]
                         net (fo=96, routed)          0.925     8.217    quo_reg_reg[15]_i_1_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.341 r  quo_reg[14]_i_14/O
                         net (fo=1, routed)           0.636     8.977    quo_reg[14]_i_14_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.503 r  quo_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.503    quo_reg_reg[14]_i_2_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.617 r  quo_reg_reg[14]_i_1/CO[3]
                         net (fo=68, routed)          0.998    10.615    quo_reg_reg[14]_i_1_n_0
    SLICE_X14Y90         LUT4 (Prop_lut4_I1_O)        0.124    10.739 r  quo_reg[13]_i_32/O
                         net (fo=7, routed)           0.837    11.576    quo_reg[13]_i_32_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.700 r  quo_reg[13]_i_12/O
                         net (fo=1, routed)           0.478    12.178    quo_reg[13]_i_12_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.576 r  quo_reg_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.576    quo_reg_reg[13]_i_2_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  quo_reg_reg[13]_i_1/CO[3]
                         net (fo=56, routed)          1.113    13.803    quo_reg_reg[13]_i_1_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.927 r  quo_reg[12]_i_24/O
                         net (fo=10, routed)          0.791    14.718    quo_reg[12]_i_24_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.842 r  quo_reg[12]_i_6/O
                         net (fo=1, routed)           0.523    15.364    quo_reg[12]_i_6_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.914 r  quo_reg_reg[12]_i_1/CO[3]
                         net (fo=61, routed)          0.985    16.899    quo_reg_reg[12]_i_1_n_0
    SLICE_X14Y85         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  quo_reg[11]_i_27/O
                         net (fo=9, routed)           0.570    17.594    quo_reg[11]_i_27_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.718 r  quo_reg[11]_i_12/O
                         net (fo=1, routed)           0.701    18.419    quo_reg[11]_i_12_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.823 r  quo_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.823    quo_reg_reg[11]_i_2_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.940 r  quo_reg_reg[11]_i_1/CO[3]
                         net (fo=61, routed)          1.053    19.993    quo_reg_reg[11]_i_1_n_0
    SLICE_X13Y92         LUT5 (Prop_lut5_I1_O)        0.124    20.117 r  quo_reg[10]_i_27/O
                         net (fo=8, routed)           0.615    20.732    quo_reg[10]_i_27_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I1_O)        0.124    20.856 r  quo_reg[10]_i_12/O
                         net (fo=1, routed)           0.745    21.601    quo_reg[10]_i_12_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.005 r  quo_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.005    quo_reg_reg[10]_i_2_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.122 r  quo_reg_reg[10]_i_1/CO[3]
                         net (fo=61, routed)          1.410    23.532    quo_reg_reg[10]_i_1_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.124    23.656 r  quo_reg[9]_i_24/O
                         net (fo=9, routed)           0.743    24.399    quo_reg[9]_i_24_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.124    24.523 r  quo_reg[9]_i_6/O
                         net (fo=1, routed)           0.340    24.863    quo_reg[9]_i_6_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.389 r  quo_reg_reg[9]_i_1/CO[3]
                         net (fo=61, routed)          0.000    25.389    quo_reg_reg[9]_i_1_n_0
    SLICE_X7Y86          FDRE                                         r  quo_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  quo_reg_reg[9]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y86          FDRE (Setup_fdre_C_D)        0.138    15.232    quo_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -25.389    
  -------------------------------------------------------------------
                         slack                                -10.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/rx_countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_countdown_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.560%)  route 0.071ns (25.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.579     1.492    uart/clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  uart/rx_countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  uart/rx_countdown_reg[0]/Q
                         net (fo=5, routed)           0.071     1.728    uart/rx_countdown_reg_n_0_[0]
    SLICE_X7Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  uart/rx_countdown[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    uart/rx_countdown[3]
    SLICE_X7Y77          FDRE                                         r  uart/rx_countdown_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.847     2.005    uart/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  uart/rx_countdown_reg[3]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.092     1.597    uart/rx_countdown_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  uart/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  uart/tx_bits_remaining_reg[3]/Q
                         net (fo=4, routed)           0.073     1.732    uart/tx_bits_remaining_reg_n_0_[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  uart/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.777    uart/tx_out_i_2_n_0
    SLICE_X3Y78          FDRE                                         r  uart/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  uart/tx_out_reg/C
                         clock pessimism             -0.500     1.507    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091     1.598    uart/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.555     1.468    uart/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  uart/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uart/rx_data_reg[5]/Q
                         net (fo=8, routed)           0.125     1.735    rx_byte[5]
    SLICE_X10Y81         FDRE                                         r  rx_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.981    clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  rx_temp_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.052     1.554    rx_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/tx_countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  uart/tx_countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart/tx_countdown_reg[3]/Q
                         net (fo=4, routed)           0.119     1.754    uart/tx_countdown__0[3]
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  uart/tx_countdown[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart/tx_countdown[5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  uart/tx_countdown_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.849     2.007    uart/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  uart/tx_countdown_reg[5]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.598    uart/tx_countdown_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/tx_countdown_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.581     1.494    uart/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  uart/tx_countdown_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart/tx_countdown_reg[3]/Q
                         net (fo=4, routed)           0.120     1.755    uart/tx_countdown__0[3]
    SLICE_X1Y77          LUT4 (Prop_lut4_I1_O)        0.045     1.800 r  uart/tx_countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart/tx_countdown[4]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  uart/tx_countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.849     2.007    uart/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  uart/tx_countdown_reg[4]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     1.599    uart/tx_countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.580     1.493    uart/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  uart/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  uart/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.144     1.779    uart/tx_data_reg_n_0_[4]
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.045     1.824 r  uart/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    uart/tx_data[3]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  uart/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.850     2.009    uart/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart/tx_data_reg[3]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.092     1.622    uart/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart/rx_clk_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.360%)  route 0.144ns (43.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.577     1.490    uart/clk_IBUF_BUFG
    SLICE_X4Y73          FDSE                                         r  uart/rx_clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDSE (Prop_fdse_C_Q)         0.141     1.631 r  uart/rx_clk_divider_reg[0]/Q
                         net (fo=9, routed)           0.144     1.775    uart/rx_clk_divider[0]
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  uart/rx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart/rx_clk_divider[5]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  uart/rx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.005    uart/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  uart/rx_clk_divider_reg[5]/C
                         clock pessimism             -0.478     1.526    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.092     1.618    uart/rx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart/rx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rx_clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.579     1.492    uart/clk_IBUF_BUFG
    SLICE_X3Y73          FDSE                                         r  uart/rx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDSE (Prop_fdse_C_Q)         0.141     1.633 r  uart/rx_clk_divider_reg[1]/Q
                         net (fo=8, routed)           0.173     1.807    uart/rx_clk_divider[1]
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.046     1.853 r  uart/rx_clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    uart/rx_clk_divider[4]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  uart/rx_clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.005    uart/clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  uart/rx_clk_divider_reg[4]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.133     1.638    uart/rx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.304%)  route 0.179ns (48.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.582     1.495    uart/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart/tx_bits_remaining_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    uart/tx_bits_remaining_reg_n_0_[0]
    SLICE_X2Y78          LUT5 (Prop_lut5_I0_O)        0.048     1.864 r  uart/tx_bits_remaining[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    uart/tx_bits_remaining[2]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  uart/tx_bits_remaining_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  uart/tx_bits_remaining_reg[2]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.131     1.639    uart/tx_bits_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart/tx_bits_remaining_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_bits_remaining_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.905%)  route 0.179ns (49.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.582     1.495    uart/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  uart/tx_bits_remaining_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart/tx_bits_remaining_reg[0]/Q
                         net (fo=7, routed)           0.179     1.816    uart/tx_bits_remaining_reg_n_0_[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  uart/tx_bits_remaining[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    uart/tx_bits_remaining[1]_i_1_n_0
    SLICE_X2Y78          FDRE                                         r  uart/tx_bits_remaining_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.850     2.008    uart/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  uart/tx_bits_remaining_reg[1]/C
                         clock pessimism             -0.499     1.508    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.628    uart/tx_bits_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     FSM_sequential_P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y81     FSM_sequential_P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y80     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     data_reg[100][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y84     data_reg[100][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y84     data_reg[100][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     data_reg[100][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     data_reg[100][5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     data_reg[100][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     data_reg[100][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y81     FSM_sequential_P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     data_reg[100][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     data_reg[100][0]/C



