{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761438758415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761438758415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 20:32:38 2025 " "Processing started: Sat Oct 25 20:32:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761438758415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438758415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV321_RISC_V -c RV321_RISC_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV321_RISC_V -c RV321_RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438758415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761438758556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761438758556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../rtl/data_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/data_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(55) " "Verilog HDL warning at reg_file.sv(55): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(63) " "Verilog HDL warning at reg_file.sv(63): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(69) " "Verilog HDL warning at reg_file.sv(69): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(73) " "Verilog HDL warning at reg_file.sv(73): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(74) " "Verilog HDL warning at reg_file.sv(74): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.sv(75) " "Verilog HDL warning at reg_file.sv(75): extended using \"x\" or \"z\"" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../rtl/reg_file.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/reg_file.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../rtl/inst_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761438762379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_reg1 topmodule.sv(20) " "Verilog HDL or VHDL warning at topmodule.sv(20): object \"read_reg1\" assigned a value but never read" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_reg2 topmodule.sv(20) " "Verilog HDL or VHDL warning at topmodule.sv(20): object \"read_reg2\" assigned a value but never read" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_reg1 topmodule.sv(20) " "Verilog HDL or VHDL warning at topmodule.sv(20): object \"write_reg1\" assigned a value but never read" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_write topmodule.sv(21) " "Verilog HDL or VHDL warning at topmodule.sv(21): object \"reg_write\" assigned a value but never read" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "topmodule.sv(118) " "Verilog HDL Case Statement warning at topmodule.sv(118): case item expression covers a value already covered by a previous case item" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 topmodule.sv(135) " "Verilog HDL assignment warning at topmodule.sv(135): truncated value with size 2 to match size of target (1)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 topmodule.sv(145) " "Verilog HDL assignment warning at topmodule.sv(145): truncated value with size 2 to match size of target (1)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 topmodule.sv(155) " "Verilog HDL assignment warning at topmodule.sv(155): truncated value with size 2 to match size of target (1)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 topmodule.sv(165) " "Verilog HDL assignment warning at topmodule.sv(165): truncated value with size 2 to match size of target (1)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 topmodule.sv(172) " "Verilog HDL assignment warning at topmodule.sv(172): truncated value with size 2 to match size of target (1)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "topmodule.sv(183) " "Verilog HDL Case Statement warning at topmodule.sv(183): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 183 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "topmodule.sv(186) " "Verilog HDL Case Statement warning at topmodule.sv(186): case item expression never matches the case expression" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 186 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 topmodule.sv(205) " "Verilog HDL assignment warning at topmodule.sv(205): truncated value with size 64 to match size of target (32)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_address topmodule.sv(88) " "Verilog HDL Always Construct warning at topmodule.sv(88): inferring latch(es) for variable \"inst_address\", which holds its previous value in one or more paths through the always construct" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[0\] topmodule.sv(88) " "Inferred latch for \"inst_address\[0\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[1\] topmodule.sv(88) " "Inferred latch for \"inst_address\[1\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[2\] topmodule.sv(88) " "Inferred latch for \"inst_address\[2\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[3\] topmodule.sv(88) " "Inferred latch for \"inst_address\[3\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[4\] topmodule.sv(88) " "Inferred latch for \"inst_address\[4\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[5\] topmodule.sv(88) " "Inferred latch for \"inst_address\[5\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[6\] topmodule.sv(88) " "Inferred latch for \"inst_address\[6\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762381 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[7\] topmodule.sv(88) " "Inferred latch for \"inst_address\[7\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[8\] topmodule.sv(88) " "Inferred latch for \"inst_address\[8\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[9\] topmodule.sv(88) " "Inferred latch for \"inst_address\[9\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[10\] topmodule.sv(88) " "Inferred latch for \"inst_address\[10\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[11\] topmodule.sv(88) " "Inferred latch for \"inst_address\[11\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[12\] topmodule.sv(88) " "Inferred latch for \"inst_address\[12\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[13\] topmodule.sv(88) " "Inferred latch for \"inst_address\[13\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[14\] topmodule.sv(88) " "Inferred latch for \"inst_address\[14\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[15\] topmodule.sv(88) " "Inferred latch for \"inst_address\[15\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[16\] topmodule.sv(88) " "Inferred latch for \"inst_address\[16\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[17\] topmodule.sv(88) " "Inferred latch for \"inst_address\[17\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[18\] topmodule.sv(88) " "Inferred latch for \"inst_address\[18\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[19\] topmodule.sv(88) " "Inferred latch for \"inst_address\[19\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[20\] topmodule.sv(88) " "Inferred latch for \"inst_address\[20\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[21\] topmodule.sv(88) " "Inferred latch for \"inst_address\[21\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[22\] topmodule.sv(88) " "Inferred latch for \"inst_address\[22\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[23\] topmodule.sv(88) " "Inferred latch for \"inst_address\[23\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[24\] topmodule.sv(88) " "Inferred latch for \"inst_address\[24\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[25\] topmodule.sv(88) " "Inferred latch for \"inst_address\[25\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[26\] topmodule.sv(88) " "Inferred latch for \"inst_address\[26\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[27\] topmodule.sv(88) " "Inferred latch for \"inst_address\[27\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[28\] topmodule.sv(88) " "Inferred latch for \"inst_address\[28\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[29\] topmodule.sv(88) " "Inferred latch for \"inst_address\[29\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[30\] topmodule.sv(88) " "Inferred latch for \"inst_address\[30\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_address\[31\] topmodule.sv(88) " "Inferred latch for \"inst_address\[31\]\" at topmodule.sv(88)" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438762382 "|topmodule"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/justinshin/RV321_RISC_V/rtl/immGen.sv 1 1 " "Using design file /home/justinshin/RV321_RISC_V/rtl/immGen.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1761438762383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:immediate_unit " "Elaborating entity \"immGen\" for hierarchy \"immGen:immediate_unit\"" {  } { { "topmodule.sv" "immediate_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode immGen.sv(13) " "Verilog HDL or VHDL warning at immGen.sv(13): object \"opcode\" assigned a value but never read" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 "|topmodule|immGen:immediate_unit"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_state immGen.sv(16) " "Verilog HDL warning at immGen.sv(16): object reg_state used but never assigned" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 "|topmodule|immGen:immediate_unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "immGen.sv(31) " "Verilog HDL Case Statement warning at immGen.sv(31): case item expression never matches the case expression" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 "|topmodule|immGen:immediate_unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "immGen.sv(36) " "Verilog HDL Case Statement warning at immGen.sv(36): case item expression never matches the case expression" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 "|topmodule|immGen:immediate_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_state 0 immGen.sv(16) " "Net \"reg_state\" at immGen.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "immGen.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/immGen.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761438762384 "|topmodule|immGen:immediate_unit"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/justinshin/RV321_RISC_V/rtl/program_counter.sv 1 1 " "Using design file /home/justinshin/RV321_RISC_V/rtl/program_counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/program_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761438762385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1761438762385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC_unit " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC_unit\"" {  } { { "topmodule.sv" "PC_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438762385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:datamemory_unit " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:datamemory_unit\"" {  } { { "topmodule.sv" "datamemory_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438762386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:instruct_unit " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:instruct_unit\"" {  } { { "topmodule.sv" "instruct_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438762412 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem inst_mem.sv(14) " "Verilog HDL warning at inst_mem.sv(14): object mem used but never assigned" {  } { { "../rtl/inst_mem.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/inst_mem.sv" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1761438762412 "|topmodule|inst_mem:instruct_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:register_unit " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:register_unit\"" {  } { { "topmodule.sv" "register_unit" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438762413 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761438763099 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761438763107 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV321_RISC_V 24 " "Ignored 24 assignments for entity \"RV321_RISC_V\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RV321_RISC_V -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity RV321_RISC_V -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity RV321_RISC_V -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1761438763112 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1761438763112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/justinshin/RV321_RISC_V/syn/output_files/RV321_RISC_V.map.smsg " "Generated suppressed messages file /home/justinshin/RV321_RISC_V/syn/output_files/RV321_RISC_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438763119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761438763162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761438763162 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761438763192 "|topmodule|resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "topmodule.sv" "" { Text "/home/justinshin/RV321_RISC_V/rtl/topmodule.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761438763192 "|topmodule|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761438763192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761438763192 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761438763192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761438763192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761438763196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 20:32:43 2025 " "Processing ended: Sat Oct 25 20:32:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761438763196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761438763196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761438763196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761438763196 ""}
