// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _meta_merger_HH_
#define _meta_merger_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct meta_merger : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<50> > rx_ackEventFifo_V_dout;
    sc_in< sc_logic > rx_ackEventFifo_V_empty_n;
    sc_out< sc_logic > rx_ackEventFifo_V_read;
    sc_in< sc_lv<135> > rx_readEvenFifo_V_dout;
    sc_in< sc_logic > rx_readEvenFifo_V_empty_n;
    sc_out< sc_logic > rx_readEvenFifo_V_read;
    sc_in< sc_lv<5> > tx_appMetaFifo_V_op_s_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_op_s_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_op_s_read;
    sc_in< sc_lv<24> > tx_appMetaFifo_V_qpn_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_qpn_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_qpn_read;
    sc_in< sc_lv<48> > tx_appMetaFifo_V_add_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_add_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_add_read;
    sc_in< sc_lv<32> > tx_appMetaFifo_V_len_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_len_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_len_read;
    sc_in< sc_lv<24> > tx_appMetaFifo_V_psn_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_psn_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_psn_read;
    sc_in< sc_lv<1> > tx_appMetaFifo_V_val_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_val_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_val_read;
    sc_in< sc_lv<1> > tx_appMetaFifo_V_isN_dout;
    sc_in< sc_logic > tx_appMetaFifo_V_isN_empty_n;
    sc_out< sc_logic > tx_appMetaFifo_V_isN_read;
    sc_out< sc_lv<16> > tx_ibhconnTable_req_s_3_din;
    sc_in< sc_logic > tx_ibhconnTable_req_s_3_full_n;
    sc_out< sc_logic > tx_ibhconnTable_req_s_3_write;
    sc_out< sc_lv<5> > tx_ibhMetaFifo_V_op_s_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_op_s_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_op_s_write;
    sc_out< sc_lv<16> > tx_ibhMetaFifo_V_par_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_par_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_par_write;
    sc_out< sc_lv<24> > tx_ibhMetaFifo_V_des_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_des_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_des_write;
    sc_out< sc_lv<24> > tx_ibhMetaFifo_V_psn_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_psn_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_psn_write;
    sc_out< sc_lv<1> > tx_ibhMetaFifo_V_val_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_val_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_val_write;
    sc_out< sc_lv<22> > tx_ibhMetaFifo_V_num_din;
    sc_in< sc_logic > tx_ibhMetaFifo_V_num_full_n;
    sc_out< sc_logic > tx_ibhMetaFifo_V_num_write;
    sc_out< sc_lv<135> > tx_exhMetaFifo_V_din;
    sc_in< sc_logic > tx_exhMetaFifo_V_full_n;
    sc_out< sc_logic > tx_exhMetaFifo_V_write;


    // Module declarations
    meta_merger(sc_module_name name);
    SC_HAS_PROCESS(meta_merger);

    ~meta_merger();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_142_p3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > tmp_reg_458;
    sc_signal< sc_lv<1> > tmp_56_nbreadreq_fu_156_p3;
    sc_signal< bool > ap_predicate_op15_read_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op23;
    sc_signal< sc_lv<1> > tmp_reg_458_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_56_reg_488;
    sc_signal< sc_lv<1> > tmp_58_nbreadreq_fu_170_p9;
    sc_signal< bool > ap_predicate_op23_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_lv<1> > tmp_reg_458_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_56_reg_488_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_58_reg_522;
    sc_signal< bool > ap_predicate_op58_write_state4;
    sc_signal< sc_logic > io_acc_block_signal_op60;
    sc_signal< sc_lv<1> > tmp_validPsn_3_reg_558;
    sc_signal< bool > ap_predicate_op60_write_state4;
    sc_signal< sc_logic > io_acc_block_signal_op62;
    sc_signal< bool > ap_predicate_op62_write_state4;
    sc_signal< bool > ap_predicate_op65_write_state4;
    sc_signal< bool > ap_predicate_op68_write_state4;
    sc_signal< sc_logic > io_acc_block_signal_op69;
    sc_signal< bool > ap_predicate_op69_write_state4;
    sc_signal< bool > ap_predicate_op70_write_state4;
    sc_signal< sc_logic > io_acc_block_signal_op74;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > rx_ackEventFifo_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > tx_ibhconnTable_req_s_3_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_op_s_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_par_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_des_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_psn_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_val_blk_n;
    sc_signal< sc_logic > tx_ibhMetaFifo_V_num_blk_n;
    sc_signal< sc_logic > tx_exhMetaFifo_V_blk_n;
    sc_signal< sc_logic > rx_readEvenFifo_V_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_op_s_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_qpn_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_add_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_len_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_psn_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_val_blk_n;
    sc_signal< sc_logic > tx_appMetaFifo_V_isN_blk_n;
    sc_signal< sc_lv<24> > p_Val2_s_fu_250_p1;
    sc_signal< sc_lv<24> > p_Val2_s_reg_462;
    sc_signal< sc_lv<24> > p_Val2_s_reg_462_pp0_iter1_reg;
    sc_signal< sc_lv<24> > p_Val2_s_reg_462_pp0_iter2_reg;
    sc_signal< sc_lv<24> > tmp_psn_V_reg_468;
    sc_signal< sc_lv<24> > tmp_psn_V_reg_468_pp0_iter1_reg;
    sc_signal< sc_lv<24> > tmp_psn_V_reg_468_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_validPsn_reg_473;
    sc_signal< sc_lv<1> > tmp_validPsn_reg_473_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_validPsn_reg_473_pp0_iter2_reg;
    sc_signal< sc_lv<16> > tmp_V_fu_272_p1;
    sc_signal< sc_lv<16> > tmp_V_reg_478;
    sc_signal< sc_lv<16> > tmp_V_reg_478_pp0_iter1_reg;
    sc_signal< sc_lv<16> > tmp_V_reg_478_pp0_iter2_reg;
    sc_signal< sc_lv<26> > tmp_43_i_reg_483;
    sc_signal< sc_lv<26> > tmp_43_i_reg_483_pp0_iter1_reg;
    sc_signal< sc_lv<26> > tmp_43_i_reg_483_pp0_iter2_reg;
    sc_signal< sc_lv<135> > tmp_2_reg_492;
    sc_signal< sc_lv<135> > tmp_2_reg_492_pp0_iter2_reg;
    sc_signal< sc_lv<5> > ev_op_code_fu_286_p1;
    sc_signal< sc_lv<5> > ev_op_code_reg_497;
    sc_signal< sc_lv<5> > ev_op_code_reg_497_pp0_iter2_reg;
    sc_signal< sc_lv<24> > ev_qpn_V_reg_502;
    sc_signal< sc_lv<24> > ev_qpn_V_reg_502_pp0_iter2_reg;
    sc_signal< sc_lv<24> > ev_psn_V_reg_507;
    sc_signal< sc_lv<24> > ev_psn_V_reg_507_pp0_iter2_reg;
    sc_signal< sc_lv<1> > ev_validPsn_reg_512;
    sc_signal< sc_lv<1> > ev_validPsn_reg_512_pp0_iter2_reg;
    sc_signal< sc_lv<16> > tmp_V_9_reg_517;
    sc_signal< sc_lv<16> > tmp_V_9_reg_517_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_op_code_2_reg_526;
    sc_signal< sc_lv<24> > tmp_qpn_V_15_reg_535;
    sc_signal< sc_lv<48> > tmp_addr_V_reg_541;
    sc_signal< sc_lv<32> > tmp_length_V_reg_546;
    sc_signal< sc_lv<24> > tmp_psn_V_5_reg_552;
    sc_signal< sc_lv<1> > tmp_isNak_reg_563;
    sc_signal< sc_lv<16> > tmp_V_10_fu_356_p1;
    sc_signal< sc_lv<16> > tmp_V_10_reg_568;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<22> > tmp_numPkg_V_fu_402_p3;
    sc_signal< sc_lv<135> > tmp_4_fu_411_p8;
    sc_signal< sc_lv<135> > tmp_1_5_fu_446_p5;
    sc_signal< sc_lv<32> > ret_V_fu_360_p2;
    sc_signal< sc_lv<1> > icmp_ln2076_1_fu_380_p2;
    sc_signal< sc_lv<1> > icmp_ln2076_2_fu_385_p2;
    sc_signal< sc_lv<1> > or_ln2076_fu_390_p2;
    sc_signal< sc_lv<1> > icmp_ln2076_fu_375_p2;
    sc_signal< sc_lv<1> > or_ln2076_1_fu_396_p2;
    sc_signal< sc_lv<22> > numPkg_V_fu_365_p4;
    sc_signal< sc_lv<135> > tmp_1_fu_423_p5;
    sc_signal< sc_lv<135> > tmp_1_3_fu_435_p5;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_6D;
    static const sc_lv<32> ap_const_lv32_84;
    static const sc_lv<32> ap_const_lv32_85;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<135> ap_const_lv135_lc_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_86;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_predicate_op15_read_state2();
    void thread_ap_predicate_op23_read_state3();
    void thread_ap_predicate_op58_write_state4();
    void thread_ap_predicate_op60_write_state4();
    void thread_ap_predicate_op62_write_state4();
    void thread_ap_predicate_op65_write_state4();
    void thread_ap_predicate_op68_write_state4();
    void thread_ap_predicate_op69_write_state4();
    void thread_ap_predicate_op70_write_state4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ev_op_code_fu_286_p1();
    void thread_icmp_ln2076_1_fu_380_p2();
    void thread_icmp_ln2076_2_fu_385_p2();
    void thread_icmp_ln2076_fu_375_p2();
    void thread_io_acc_block_signal_op23();
    void thread_io_acc_block_signal_op60();
    void thread_io_acc_block_signal_op62();
    void thread_io_acc_block_signal_op69();
    void thread_io_acc_block_signal_op74();
    void thread_numPkg_V_fu_365_p4();
    void thread_or_ln2076_1_fu_396_p2();
    void thread_or_ln2076_fu_390_p2();
    void thread_p_Val2_s_fu_250_p1();
    void thread_ret_V_fu_360_p2();
    void thread_rx_ackEventFifo_V_blk_n();
    void thread_rx_ackEventFifo_V_read();
    void thread_rx_readEvenFifo_V_blk_n();
    void thread_rx_readEvenFifo_V_read();
    void thread_tmp_1_3_fu_435_p5();
    void thread_tmp_1_5_fu_446_p5();
    void thread_tmp_1_fu_423_p5();
    void thread_tmp_4_fu_411_p8();
    void thread_tmp_56_nbreadreq_fu_156_p3();
    void thread_tmp_58_nbreadreq_fu_170_p9();
    void thread_tmp_V_10_fu_356_p1();
    void thread_tmp_V_fu_272_p1();
    void thread_tmp_nbreadreq_fu_142_p3();
    void thread_tmp_numPkg_V_fu_402_p3();
    void thread_tx_appMetaFifo_V_add_blk_n();
    void thread_tx_appMetaFifo_V_add_read();
    void thread_tx_appMetaFifo_V_isN_blk_n();
    void thread_tx_appMetaFifo_V_isN_read();
    void thread_tx_appMetaFifo_V_len_blk_n();
    void thread_tx_appMetaFifo_V_len_read();
    void thread_tx_appMetaFifo_V_op_s_blk_n();
    void thread_tx_appMetaFifo_V_op_s_read();
    void thread_tx_appMetaFifo_V_psn_blk_n();
    void thread_tx_appMetaFifo_V_psn_read();
    void thread_tx_appMetaFifo_V_qpn_blk_n();
    void thread_tx_appMetaFifo_V_qpn_read();
    void thread_tx_appMetaFifo_V_val_blk_n();
    void thread_tx_appMetaFifo_V_val_read();
    void thread_tx_exhMetaFifo_V_blk_n();
    void thread_tx_exhMetaFifo_V_din();
    void thread_tx_exhMetaFifo_V_write();
    void thread_tx_ibhMetaFifo_V_des_blk_n();
    void thread_tx_ibhMetaFifo_V_des_din();
    void thread_tx_ibhMetaFifo_V_des_write();
    void thread_tx_ibhMetaFifo_V_num_blk_n();
    void thread_tx_ibhMetaFifo_V_num_din();
    void thread_tx_ibhMetaFifo_V_num_write();
    void thread_tx_ibhMetaFifo_V_op_s_blk_n();
    void thread_tx_ibhMetaFifo_V_op_s_din();
    void thread_tx_ibhMetaFifo_V_op_s_write();
    void thread_tx_ibhMetaFifo_V_par_blk_n();
    void thread_tx_ibhMetaFifo_V_par_din();
    void thread_tx_ibhMetaFifo_V_par_write();
    void thread_tx_ibhMetaFifo_V_psn_blk_n();
    void thread_tx_ibhMetaFifo_V_psn_din();
    void thread_tx_ibhMetaFifo_V_psn_write();
    void thread_tx_ibhMetaFifo_V_val_blk_n();
    void thread_tx_ibhMetaFifo_V_val_din();
    void thread_tx_ibhMetaFifo_V_val_write();
    void thread_tx_ibhconnTable_req_s_3_blk_n();
    void thread_tx_ibhconnTable_req_s_3_din();
    void thread_tx_ibhconnTable_req_s_3_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
