Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Nov 19 22:14:12 2024
| Host         : SgoSkzD running 64-bit Gentoo Linux
| Command      : report_control_sets -verbose -file mb_ddr3_top_control_sets_placed.rpt
| Design       : mb_ddr3_top
| Device       : xc7s50
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   708 |
|    Minimum number of control sets                        |   640 |
|    Addition due to synthesis replication                 |    68 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2029 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   708 |
| >= 0 to < 4        |    98 |
| >= 4 to < 6        |   124 |
| >= 6 to < 8        |    78 |
| >= 8 to < 10       |    94 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    11 |
| >= 16              |   244 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3753 |         1125 |
| No           | No                    | Yes                    |             127 |           45 |
| No           | Yes                   | No                     |            1783 |          629 |
| Yes          | No                    | No                     |            4385 |         1155 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            5444 |         1436 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                                   |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]_0                                                                                       |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__3_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0                                                                   |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                   |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Functional_Reset                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                               |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                               |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                         |                1 |              1 |         1.00 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_2_0_0_0558_lcssa567_fu_2600                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/not_cmp2_i321_reg_1316_reg[0]_2                                                                                     |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1_n_0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                    | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                               |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Use_Async_Reset.sync_reset_reg                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                1 |              1 |         1.00 |
| ~mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                        | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[2]_i_1__0_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                            |                1 |              2 |         2.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                       |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                            |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                3 |              3 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                             |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1_n_0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[2]_i_1__0_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                3 |              3 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__3_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                3 |              3 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                     |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg                                                                        |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                                                    |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                    |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_reg[0]_1[0]                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1[9]_i_1_n_3                                                                                               |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_2                                                                                       |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_v_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                  |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                       |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              4 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              4 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                     |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                          |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                 |                3 |              4 |         1.33 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                   | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                        | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                     |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                    | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                 |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                   |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                          | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                     | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                            |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                4 |              5 |         1.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                  |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                            |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                     | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                    |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790                                                                                                        |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                            |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                       |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              5 |         1.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/E[0]                                                                                                                         | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out                                                                                                      |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                               |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_0_0_0_0554_lcssa561_fu_2520                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/conv2_i_i_i351_reg_1336_reg[7]                                                                                      |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/E[0]                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                   | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                      |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                   |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                     | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                4 |              6 |         1.50 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                         |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                3 |              6 |         2.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | mb_ddr3_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0[0]  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |                4 |              6 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                            |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                             |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                    |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                          |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                 |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | mb_ddr3_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_1                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg[0]     |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1[5]_i_1_n_3                                                                                               |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgSinTableArray_9bit_0_ce0                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgSinTableArray_9bit_0_ce1                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                            | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3                                                                |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mul_mul_20s_8ns_28_4_1_U23/vid_oe1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/tpgSinTableArray_ce0                                              |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              7 |         1.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                             |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                           |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_2_0_0_0558_lcssa567_fu_2600                                                                                                                  |                                                                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              7 |         1.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                        |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340                                                                                                        |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                        |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340                                                                                                       |                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                                         |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S72_out                                                                                                                                        |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                |                1 |              8 |         8.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                            | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_2[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg[0]                                                                                                  |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_20                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_10                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/hdata0                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/select_ln214_reg_1403                                                                                                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0                                                                                                       | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out                                                                     |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                          | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                          | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/grp_v_tpgHlsDataFlow_fu_313_ap_ready                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                           |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                  | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202[7]_i_1_n_3                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_2_reg_5403                                                                                                        |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVAddr0                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVAddr0                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0                                                                      |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_3[0]                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2][0]                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_0[0]                                                                                                                            |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_1[0]                                                                                                                            |                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_2[0]                                                                                                                            |                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | mb_ddr3_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                        |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                           | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                           |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                |                                                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                               |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                        | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                 |                4 |              8 |         2.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                          | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                              |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                          |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                          | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |              9 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                      |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                               |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/Q[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                7 |              9 |         1.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                       |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                      |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                5 |             10 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_1080                                                                                                                    | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/ap_NS_fsm19_out                                                                                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_2[9]_i_2_n_3                                                                                                                            | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1404_1_reg_1436_reg[0][0]                                           |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_3                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_4973_reg[0][0]                                             |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V                                                                                                                                         | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_4973_reg[0]_0[0]                                           |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_3[9]_i_2_n_3                                                                                                                            | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[0][0]                                                     |                3 |             10 |         3.33 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V[9]_i_2_n_3                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[1][0]                                                     |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_reg_ap_uint_10_s_fu_1719/E[0]                                                                                                                | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                      |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xBar_V[10]_i_2_n_3                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                           |                5 |             11 |         2.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                        |                2 |             11 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                |                5 |             11 |         2.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             11 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                               |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                          |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                 |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                        |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                              |                6 |             12 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             12 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                              |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                            |               12 |             12 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                             | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                        |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                |                5 |             13 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                          |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                             | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                              | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                         |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                      | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                 |                3 |             13 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             13 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |             13 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                            |                                                                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                 |                5 |             14 |         2.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                        |                4 |             14 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                            | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                 |                5 |             15 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                         | mb_ddr3_i_i_1_n_0                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/x_fu_126                                                                                                                                         | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg                                                |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/b_reg_5235[15]_i_1_n_3                                                                                              |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196[15]_i_1_n_3                                                                                              |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0                                                                                                       |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[1]                                                                                                                                                                               |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVDelta                                                                                                                                  |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0                                                                                                                                    | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_NS_fsm19_out                                                                                                                                                        |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                 |                7 |             16 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0[0]                                                                                                   |                                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0                                                                                                                                    | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/ap_NS_fsm13_out                                                                                                                                                        |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                       | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340                                                                                                        | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                     |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                                                    | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                              |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                          | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/Q[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_1[0]                                          |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                            | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                          | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                               |                4 |             17 |         4.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                    | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             18 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                           | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             18 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                8 |             18 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                     | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |             18 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                          | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                4 |             18 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081[10]_i_1_n_3                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                            |                3 |             19 |         6.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                 |               10 |             19 |         1.90 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                 |               11 |             20 |         1.82 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |                7 |             20 |         2.86 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                             |                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                               |                5 |             20 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                    | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                     |                6 |             21 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                4 |             21 |         5.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                        | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             22 |         4.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                |                5 |             22 |         4.40 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                       |                5 |             23 |         4.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |               13 |             23 |         1.77 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/push                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                     |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             24 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             24 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                      |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             24 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                 |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/push                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 |                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 |                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     |                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                7 |             24 |         3.43 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                9 |             24 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                     |               11 |             25 |         2.27 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                    |               16 |             25 |         1.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |               10 |             25 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                           | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |                8 |             26 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_reg_ap_uint_10_s_fu_1719/ap_ce_reg                                                                                                           |                                                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                   |                7 |             26 |         3.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |               11 |             26 |         2.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |               12 |             26 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                 |                                                                                                                                                                                                                                            |                5 |             27 |         5.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                     | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                  |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                |                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                    | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |                4 |             29 |         7.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               11 |             29 |         2.64 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                        | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                               |                9 |             29 |         3.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                  |                8 |             30 |         3.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |               13 |             31 |         2.38 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                                 |                8 |             31 |         3.88 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                           | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                           |                8 |             31 |         3.88 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/boxLeft_fu_134                                                                                                                                   |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_CS_fsm_reg[3][0]                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                 |                                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/s                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                  | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |                6 |             32 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                        |                                                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                7 |             32 |         4.57 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                                                    | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                 |               12 |             32 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                      | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                           |               14 |             33 |         2.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V[27]_i_1_n_3                                                                                                                             |                                                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0                                                                                                                                    |                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_condition_224                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             34 |         4.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                 |               19 |             35 |         1.84 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                              | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                6 |             35 |         5.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1261_reg_53930                                                                                                                            |                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |               10 |             36 |         3.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |                7 |             36 |         5.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                               |               13 |             36 |         2.77 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                            |                5 |             36 |         7.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                       |                                                                                                                                                                                                                                            |               18 |             37 |         2.06 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                |               12 |             37 |         3.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                 |               14 |             37 |         2.64 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                            |                9 |             37 |         4.11 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                  |                                                                                                                                                                                                                                            |               11 |             37 |         3.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                            |                6 |             38 |         6.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               11 |             38 |         3.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             38 |         3.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             38 |         6.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                |               11 |             38 |         3.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                          | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                8 |             38 |         4.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                 |               15 |             39 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                            |                5 |             39 |         7.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             40 |         4.44 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                            |               10 |             40 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                       | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                     |               13 |             40 |         3.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                 |               16 |             41 |         2.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                            |               11 |             41 |         3.73 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             41 |         4.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             42 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             43 |         7.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                |               14 |             43 |         3.07 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               12 |             44 |         3.67 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                            |               12 |             46 |         3.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                |               14 |             47 |         3.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                       | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                          |                8 |             48 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                      |                8 |             50 |         6.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                    | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                            |                7 |             50 |         7.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               12 |             52 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               13 |             53 |         4.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                        |               13 |             53 |         4.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                                              | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               20 |             58 |         2.90 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               15 |             59 |         3.93 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               12 |             59 |         4.92 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               16 |             59 |         3.69 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                         |               23 |             63 |         2.74 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                            |               23 |             64 |         2.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                            |               16 |             64 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                                                     |                                                                                                                                                                                                                                            |               17 |             64 |         3.76 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                            |                8 |             64 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               13 |             65 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                    |               12 |             66 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                            |               22 |             67 |         3.05 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                  |               22 |             68 |         3.09 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/Q[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                            |               16 |             68 |         4.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               26 |             72 |         2.77 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                |                                                                                                                                                                                                                                            |               18 |             72 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                            |               17 |             72 |         4.24 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             72 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             72 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               15 |             73 |         4.87 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             73 |         6.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               18 |             76 |         4.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |             78 |         3.39 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                            |               20 |             78 |         3.90 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | mb_ddr3_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               18 |             78 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                            |               10 |             80 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                            |               10 |             80 |         8.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                            |               19 |             81 |         4.26 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                                                                            |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                                                                            |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                            |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                            |               13 |            100 |         7.69 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                            |               13 |            100 |         7.69 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                                                        | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               29 |            101 |         3.48 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                   |                                                                                                                                                                                                                                            |               17 |            109 |         6.41 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                      |                                                                                                                                                                                                                                            |               36 |            110 |         3.06 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                                                |                                                                                                                                                                                                                                            |               32 |            128 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en            |                                                                                                                                                                                                                                            |               32 |            128 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                            |               29 |            129 |         4.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               27 |            129 |         4.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                        | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               25 |            139 |         5.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               26 |            139 |         5.35 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                 |               27 |            141 |         5.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | mb_ddr3_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                               |               27 |            141 |         5.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                            |               29 |            144 |         4.97 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                            |               38 |            144 |         3.79 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               30 |            144 |         4.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                 |               32 |            148 |         4.62 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               28 |            150 |         5.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               27 |            154 |         5.70 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_block_pp0_stage0_subdone                                                                                                                      |                                                                                                                                                                                                                                            |               45 |            160 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |               23 |            184 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |               24 |            192 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                            |               24 |            192 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |               25 |            200 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                            |               25 |            200 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                              |                                                                                                                                                                                                                                            |              127 |            566 |         4.46 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe1_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                            |             1109 |           3710 |         3.35 |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


