Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 13 16:19:47 2019
| Host         : DESKTOP-PRBRFBN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.240        0.000                      0                   61        0.237        0.000                      0                   61        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.240        0.000                      0                   61        0.237        0.000                      0                   61        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.194ns (26.563%)  route 3.301ns (73.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.624    10.433    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X109Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[13]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.194ns (26.563%)  route 3.301ns (73.437%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.624    10.433    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X109Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[1]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X109Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.194ns (26.584%)  route 3.297ns (73.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.621    10.429    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[17]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.194ns (26.584%)  route 3.297ns (73.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.621    10.429    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[18]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.194ns (26.584%)  route 3.297ns (73.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.621    10.429    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[5]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.194ns (26.584%)  route 3.297ns (73.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.621    10.429    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[6]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.194ns (26.584%)  route 3.297ns (73.416%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.621    10.429    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X106Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[8]/C
                         clock pessimism              0.464    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X106Y98        FDCE (Setup_fdce_C_CE)      -0.205    13.672    design_1_i/RGB_LED_0/inst/time_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.194ns (26.544%)  route 3.304ns (73.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.628    10.436    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X108Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X108Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[0]/C
                         clock pessimism              0.467    13.916    
                         clock uncertainty           -0.035    13.880    
    SLICE_X108Y97        FDCE (Setup_fdce_C_CE)      -0.169    13.711    design_1_i/RGB_LED_0/inst/time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.194ns (26.836%)  route 3.255ns (73.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.579    10.387    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[16]/C
                         clock pessimism              0.489    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X109Y97        FDCE (Setup_fdce_C_CE)      -0.205    13.697    design_1_i/RGB_LED_0/inst/time_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/time_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.194ns (26.836%)  route 3.255ns (73.164%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.864     5.938    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDCE (Prop_fdce_C_Q)         0.419     6.357 f  design_1_i/RGB_LED_0/inst/time_counter_reg[4]/Q
                         net (fo=2, routed)           1.266     7.622    design_1_i/RGB_LED_0/inst/time_counter_reg_n_0_[4]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.325     7.947 f  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2/O
                         net (fo=1, routed)           0.831     8.778    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.326     9.104 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1/O
                         net (fo=28, routed)          0.580     9.684    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[5]_i_1_n_0
    SLICE_X107Y98        LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  design_1_i/RGB_LED_0/inst/time_counter[19]_i_1/O
                         net (fo=20, routed)          0.579    10.387    design_1_i/RGB_LED_0/inst/time_counter[19]_i_1_n_0
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.684    13.448    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y97        FDCE                                         r  design_1_i/RGB_LED_0/inst/time_counter_reg[19]/C
                         clock pessimism              0.489    13.938    
                         clock uncertainty           -0.035    13.902    
    SLICE_X109Y97        FDCE (Setup_fdce_C_CE)      -0.205    13.697    design_1_i/RGB_LED_0/inst/time_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.281%)  route 0.201ns (58.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/Q
                         net (fo=3, routed)           0.201     2.064    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[2]
    SLICE_X109Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.905     2.247    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X109Y96        FDCE (Hold_fdce_C_D)         0.070     1.827    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.020%)  route 0.211ns (59.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.635     1.721    design_1_i/RGB_LED_0/inst/clk
    SLICE_X109Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/Q
                         net (fo=4, routed)           0.211     2.074    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[3]
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.908     2.250    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C
                         clock pessimism             -0.490     1.760    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.072     1.832    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=9, routed)           0.180     2.044    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X107Y98        LUT5 (Prop_lut5_I4_O)        0.042     2.086 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     2.086    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.906     2.248    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.526     1.722    
    SLICE_X107Y98        FDCE (Hold_fdce_C_D)         0.107     1.829    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDPE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDPE (Prop_fdpe_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/Q
                         net (fo=2, routed)           0.185     2.049    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[0]
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.908     2.250    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.066     1.788    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=9, routed)           0.180     2.044    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X107Y98        LUT4 (Prop_lut4_I0_O)        0.045     2.089 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     2.089    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.906     2.248    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.526     1.722    
    SLICE_X107Y98        FDCE (Hold_fdce_C_D)         0.091     1.813    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.701%)  route 0.197ns (58.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/Q
                         net (fo=3, routed)           0.197     2.060    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[1]
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.908     2.250    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.047     1.769    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.703%)  route 0.254ns (64.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/Q
                         net (fo=3, routed)           0.254     2.117    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[4]
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.908     2.250    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.076     1.798    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.184%)  route 0.224ns (49.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.637     1.723    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.128     1.851 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.224     2.076    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X107Y98        LUT6 (Prop_lut6_I1_O)        0.098     2.174 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.174    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.906     2.248    design_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.490     1.758    
    SLICE_X107Y98        FDCE (Hold_fdce_C_D)         0.092     1.850    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.189%)  route 0.184ns (44.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.636     1.722    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.128     1.850 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/Q
                         net (fo=4, routed)           0.128     1.979    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg_n_0_[5]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.098     2.077 r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[6]_i_1/O
                         net (fo=1, routed)           0.055     2.132    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st[6]_i_1_n_0
    SLICE_X111Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.908     2.250    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y96        FDCE                                         r  design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[6]/C
                         clock pessimism             -0.515     1.735    
    SLICE_X111Y96        FDCE (Hold_fdce_C_D)         0.070     1.805    design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.184ns (40.323%)  route 0.272ns (59.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.637     1.723    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=13, routed)          0.272     2.137    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.043     2.180 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.180    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X110Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.909     2.251    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y98        FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.107     1.830    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y98   design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y98   design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y98   design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y98   design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y99   design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y96   design_1_i/RGB_LED_0/inst/FSM_onehot_cur_st_reg[4]/C



