
DHT11_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  08009d70  08009d70  00019d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a334  0800a334  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800a334  0800a334  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a334  0800a334  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a334  0800a334  0001a334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a338  0800a338  0001a338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a33c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  200001e0  0800a51c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  0800a51c  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fbea  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002115  00000000  00000000  0002fdf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  00031f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd8  00000000  00000000  00032bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b062  00000000  00000000  00033790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f263  00000000  00000000  0004e7f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a69b  00000000  00000000  0005da55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f80f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042f0  00000000  00000000  000f8144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009d54 	.word	0x08009d54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	08009d54 	.word	0x08009d54

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffa3 	bl	8001388 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 feed 	bl	800122c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff95 	bl	8001388 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff8b 	bl	8001388 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff0f 	bl	80012a4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff05 	bl	80012a4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fdef 	bl	80020a0 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fa38 	bl	8001940 <__aeabi_dsub>
 80004d0:	f001 fde6 	bl	80020a0 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f000 ff9d 	bl	8001468 <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f001 fe1a 	bl	800216c <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f000 ff94 	bl	8001468 <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 f9fa 	bl	8001940 <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f001 fdd3 	bl	800210c <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f000 ff7d 	bl	8001468 <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f001 fdfa 	bl	800216c <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 f804 	bl	8000588 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_dadd>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	464f      	mov	r7, r9
 800058c:	46d6      	mov	lr, sl
 800058e:	4646      	mov	r6, r8
 8000590:	000d      	movs	r5, r1
 8000592:	0001      	movs	r1, r0
 8000594:	0018      	movs	r0, r3
 8000596:	b5c0      	push	{r6, r7, lr}
 8000598:	0017      	movs	r7, r2
 800059a:	032b      	lsls	r3, r5, #12
 800059c:	0a5a      	lsrs	r2, r3, #9
 800059e:	0f4b      	lsrs	r3, r1, #29
 80005a0:	4313      	orrs	r3, r2
 80005a2:	00ca      	lsls	r2, r1, #3
 80005a4:	4691      	mov	r9, r2
 80005a6:	0302      	lsls	r2, r0, #12
 80005a8:	006e      	lsls	r6, r5, #1
 80005aa:	0041      	lsls	r1, r0, #1
 80005ac:	0a52      	lsrs	r2, r2, #9
 80005ae:	0fec      	lsrs	r4, r5, #31
 80005b0:	0f7d      	lsrs	r5, r7, #29
 80005b2:	4315      	orrs	r5, r2
 80005b4:	0d76      	lsrs	r6, r6, #21
 80005b6:	0d49      	lsrs	r1, r1, #21
 80005b8:	0fc0      	lsrs	r0, r0, #31
 80005ba:	4682      	mov	sl, r0
 80005bc:	46ac      	mov	ip, r5
 80005be:	00ff      	lsls	r7, r7, #3
 80005c0:	1a72      	subs	r2, r6, r1
 80005c2:	4284      	cmp	r4, r0
 80005c4:	d100      	bne.n	80005c8 <__aeabi_dadd+0x40>
 80005c6:	e098      	b.n	80006fa <__aeabi_dadd+0x172>
 80005c8:	2a00      	cmp	r2, #0
 80005ca:	dc00      	bgt.n	80005ce <__aeabi_dadd+0x46>
 80005cc:	e081      	b.n	80006d2 <__aeabi_dadd+0x14a>
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d100      	bne.n	80005d4 <__aeabi_dadd+0x4c>
 80005d2:	e0b6      	b.n	8000742 <__aeabi_dadd+0x1ba>
 80005d4:	49c9      	ldr	r1, [pc, #804]	; (80008fc <__aeabi_dadd+0x374>)
 80005d6:	428e      	cmp	r6, r1
 80005d8:	d100      	bne.n	80005dc <__aeabi_dadd+0x54>
 80005da:	e172      	b.n	80008c2 <__aeabi_dadd+0x33a>
 80005dc:	2180      	movs	r1, #128	; 0x80
 80005de:	0028      	movs	r0, r5
 80005e0:	0409      	lsls	r1, r1, #16
 80005e2:	4308      	orrs	r0, r1
 80005e4:	4684      	mov	ip, r0
 80005e6:	2a38      	cmp	r2, #56	; 0x38
 80005e8:	dd00      	ble.n	80005ec <__aeabi_dadd+0x64>
 80005ea:	e15e      	b.n	80008aa <__aeabi_dadd+0x322>
 80005ec:	2a1f      	cmp	r2, #31
 80005ee:	dd00      	ble.n	80005f2 <__aeabi_dadd+0x6a>
 80005f0:	e1ee      	b.n	80009d0 <__aeabi_dadd+0x448>
 80005f2:	2020      	movs	r0, #32
 80005f4:	0039      	movs	r1, r7
 80005f6:	4665      	mov	r5, ip
 80005f8:	1a80      	subs	r0, r0, r2
 80005fa:	4087      	lsls	r7, r0
 80005fc:	40d1      	lsrs	r1, r2
 80005fe:	4085      	lsls	r5, r0
 8000600:	430d      	orrs	r5, r1
 8000602:	0039      	movs	r1, r7
 8000604:	1e4f      	subs	r7, r1, #1
 8000606:	41b9      	sbcs	r1, r7
 8000608:	4667      	mov	r7, ip
 800060a:	40d7      	lsrs	r7, r2
 800060c:	4329      	orrs	r1, r5
 800060e:	1bdb      	subs	r3, r3, r7
 8000610:	464a      	mov	r2, r9
 8000612:	1a55      	subs	r5, r2, r1
 8000614:	45a9      	cmp	r9, r5
 8000616:	4189      	sbcs	r1, r1
 8000618:	4249      	negs	r1, r1
 800061a:	1a5b      	subs	r3, r3, r1
 800061c:	4698      	mov	r8, r3
 800061e:	4643      	mov	r3, r8
 8000620:	021b      	lsls	r3, r3, #8
 8000622:	d400      	bmi.n	8000626 <__aeabi_dadd+0x9e>
 8000624:	e0cc      	b.n	80007c0 <__aeabi_dadd+0x238>
 8000626:	4643      	mov	r3, r8
 8000628:	025b      	lsls	r3, r3, #9
 800062a:	0a5b      	lsrs	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	4643      	mov	r3, r8
 8000630:	2b00      	cmp	r3, #0
 8000632:	d100      	bne.n	8000636 <__aeabi_dadd+0xae>
 8000634:	e12c      	b.n	8000890 <__aeabi_dadd+0x308>
 8000636:	4640      	mov	r0, r8
 8000638:	f001 fe46 	bl	80022c8 <__clzsi2>
 800063c:	0001      	movs	r1, r0
 800063e:	3908      	subs	r1, #8
 8000640:	2220      	movs	r2, #32
 8000642:	0028      	movs	r0, r5
 8000644:	4643      	mov	r3, r8
 8000646:	1a52      	subs	r2, r2, r1
 8000648:	408b      	lsls	r3, r1
 800064a:	40d0      	lsrs	r0, r2
 800064c:	408d      	lsls	r5, r1
 800064e:	4303      	orrs	r3, r0
 8000650:	428e      	cmp	r6, r1
 8000652:	dd00      	ble.n	8000656 <__aeabi_dadd+0xce>
 8000654:	e117      	b.n	8000886 <__aeabi_dadd+0x2fe>
 8000656:	1b8e      	subs	r6, r1, r6
 8000658:	1c72      	adds	r2, r6, #1
 800065a:	2a1f      	cmp	r2, #31
 800065c:	dd00      	ble.n	8000660 <__aeabi_dadd+0xd8>
 800065e:	e1a7      	b.n	80009b0 <__aeabi_dadd+0x428>
 8000660:	2120      	movs	r1, #32
 8000662:	0018      	movs	r0, r3
 8000664:	002e      	movs	r6, r5
 8000666:	1a89      	subs	r1, r1, r2
 8000668:	408d      	lsls	r5, r1
 800066a:	4088      	lsls	r0, r1
 800066c:	40d6      	lsrs	r6, r2
 800066e:	40d3      	lsrs	r3, r2
 8000670:	1e69      	subs	r1, r5, #1
 8000672:	418d      	sbcs	r5, r1
 8000674:	4330      	orrs	r0, r6
 8000676:	4698      	mov	r8, r3
 8000678:	2600      	movs	r6, #0
 800067a:	4305      	orrs	r5, r0
 800067c:	076b      	lsls	r3, r5, #29
 800067e:	d009      	beq.n	8000694 <__aeabi_dadd+0x10c>
 8000680:	230f      	movs	r3, #15
 8000682:	402b      	ands	r3, r5
 8000684:	2b04      	cmp	r3, #4
 8000686:	d005      	beq.n	8000694 <__aeabi_dadd+0x10c>
 8000688:	1d2b      	adds	r3, r5, #4
 800068a:	42ab      	cmp	r3, r5
 800068c:	41ad      	sbcs	r5, r5
 800068e:	426d      	negs	r5, r5
 8000690:	44a8      	add	r8, r5
 8000692:	001d      	movs	r5, r3
 8000694:	4643      	mov	r3, r8
 8000696:	021b      	lsls	r3, r3, #8
 8000698:	d400      	bmi.n	800069c <__aeabi_dadd+0x114>
 800069a:	e094      	b.n	80007c6 <__aeabi_dadd+0x23e>
 800069c:	4b97      	ldr	r3, [pc, #604]	; (80008fc <__aeabi_dadd+0x374>)
 800069e:	1c72      	adds	r2, r6, #1
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dadd+0x11e>
 80006a4:	e09d      	b.n	80007e2 <__aeabi_dadd+0x25a>
 80006a6:	4641      	mov	r1, r8
 80006a8:	4b95      	ldr	r3, [pc, #596]	; (8000900 <__aeabi_dadd+0x378>)
 80006aa:	08ed      	lsrs	r5, r5, #3
 80006ac:	4019      	ands	r1, r3
 80006ae:	000b      	movs	r3, r1
 80006b0:	0552      	lsls	r2, r2, #21
 80006b2:	0749      	lsls	r1, r1, #29
 80006b4:	025b      	lsls	r3, r3, #9
 80006b6:	4329      	orrs	r1, r5
 80006b8:	0b1b      	lsrs	r3, r3, #12
 80006ba:	0d52      	lsrs	r2, r2, #21
 80006bc:	0512      	lsls	r2, r2, #20
 80006be:	4313      	orrs	r3, r2
 80006c0:	07e4      	lsls	r4, r4, #31
 80006c2:	4323      	orrs	r3, r4
 80006c4:	0008      	movs	r0, r1
 80006c6:	0019      	movs	r1, r3
 80006c8:	bce0      	pop	{r5, r6, r7}
 80006ca:	46ba      	mov	sl, r7
 80006cc:	46b1      	mov	r9, r6
 80006ce:	46a8      	mov	r8, r5
 80006d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d2:	2a00      	cmp	r2, #0
 80006d4:	d043      	beq.n	800075e <__aeabi_dadd+0x1d6>
 80006d6:	1b8a      	subs	r2, r1, r6
 80006d8:	2e00      	cmp	r6, #0
 80006da:	d000      	beq.n	80006de <__aeabi_dadd+0x156>
 80006dc:	e12a      	b.n	8000934 <__aeabi_dadd+0x3ac>
 80006de:	464c      	mov	r4, r9
 80006e0:	431c      	orrs	r4, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x15e>
 80006e4:	e1d1      	b.n	8000a8a <__aeabi_dadd+0x502>
 80006e6:	1e54      	subs	r4, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x166>
 80006ec:	e21f      	b.n	8000b2e <__aeabi_dadd+0x5a6>
 80006ee:	4d83      	ldr	r5, [pc, #524]	; (80008fc <__aeabi_dadd+0x374>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x16e>
 80006f4:	e272      	b.n	8000bdc <__aeabi_dadd+0x654>
 80006f6:	0022      	movs	r2, r4
 80006f8:	e123      	b.n	8000942 <__aeabi_dadd+0x3ba>
 80006fa:	2a00      	cmp	r2, #0
 80006fc:	dc00      	bgt.n	8000700 <__aeabi_dadd+0x178>
 80006fe:	e098      	b.n	8000832 <__aeabi_dadd+0x2aa>
 8000700:	2900      	cmp	r1, #0
 8000702:	d042      	beq.n	800078a <__aeabi_dadd+0x202>
 8000704:	497d      	ldr	r1, [pc, #500]	; (80008fc <__aeabi_dadd+0x374>)
 8000706:	428e      	cmp	r6, r1
 8000708:	d100      	bne.n	800070c <__aeabi_dadd+0x184>
 800070a:	e0da      	b.n	80008c2 <__aeabi_dadd+0x33a>
 800070c:	2180      	movs	r1, #128	; 0x80
 800070e:	0028      	movs	r0, r5
 8000710:	0409      	lsls	r1, r1, #16
 8000712:	4308      	orrs	r0, r1
 8000714:	4684      	mov	ip, r0
 8000716:	2a38      	cmp	r2, #56	; 0x38
 8000718:	dd00      	ble.n	800071c <__aeabi_dadd+0x194>
 800071a:	e129      	b.n	8000970 <__aeabi_dadd+0x3e8>
 800071c:	2a1f      	cmp	r2, #31
 800071e:	dc00      	bgt.n	8000722 <__aeabi_dadd+0x19a>
 8000720:	e187      	b.n	8000a32 <__aeabi_dadd+0x4aa>
 8000722:	0011      	movs	r1, r2
 8000724:	4665      	mov	r5, ip
 8000726:	3920      	subs	r1, #32
 8000728:	40cd      	lsrs	r5, r1
 800072a:	2a20      	cmp	r2, #32
 800072c:	d004      	beq.n	8000738 <__aeabi_dadd+0x1b0>
 800072e:	2040      	movs	r0, #64	; 0x40
 8000730:	4661      	mov	r1, ip
 8000732:	1a82      	subs	r2, r0, r2
 8000734:	4091      	lsls	r1, r2
 8000736:	430f      	orrs	r7, r1
 8000738:	0039      	movs	r1, r7
 800073a:	1e4f      	subs	r7, r1, #1
 800073c:	41b9      	sbcs	r1, r7
 800073e:	430d      	orrs	r5, r1
 8000740:	e11b      	b.n	800097a <__aeabi_dadd+0x3f2>
 8000742:	0029      	movs	r1, r5
 8000744:	4339      	orrs	r1, r7
 8000746:	d100      	bne.n	800074a <__aeabi_dadd+0x1c2>
 8000748:	e0b5      	b.n	80008b6 <__aeabi_dadd+0x32e>
 800074a:	1e51      	subs	r1, r2, #1
 800074c:	2a01      	cmp	r2, #1
 800074e:	d100      	bne.n	8000752 <__aeabi_dadd+0x1ca>
 8000750:	e1ab      	b.n	8000aaa <__aeabi_dadd+0x522>
 8000752:	486a      	ldr	r0, [pc, #424]	; (80008fc <__aeabi_dadd+0x374>)
 8000754:	4282      	cmp	r2, r0
 8000756:	d100      	bne.n	800075a <__aeabi_dadd+0x1d2>
 8000758:	e1b2      	b.n	8000ac0 <__aeabi_dadd+0x538>
 800075a:	000a      	movs	r2, r1
 800075c:	e743      	b.n	80005e6 <__aeabi_dadd+0x5e>
 800075e:	4969      	ldr	r1, [pc, #420]	; (8000904 <__aeabi_dadd+0x37c>)
 8000760:	1c75      	adds	r5, r6, #1
 8000762:	420d      	tst	r5, r1
 8000764:	d000      	beq.n	8000768 <__aeabi_dadd+0x1e0>
 8000766:	e0cf      	b.n	8000908 <__aeabi_dadd+0x380>
 8000768:	2e00      	cmp	r6, #0
 800076a:	d000      	beq.n	800076e <__aeabi_dadd+0x1e6>
 800076c:	e193      	b.n	8000a96 <__aeabi_dadd+0x50e>
 800076e:	4649      	mov	r1, r9
 8000770:	4319      	orrs	r1, r3
 8000772:	d100      	bne.n	8000776 <__aeabi_dadd+0x1ee>
 8000774:	e1d1      	b.n	8000b1a <__aeabi_dadd+0x592>
 8000776:	4661      	mov	r1, ip
 8000778:	4339      	orrs	r1, r7
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x1f6>
 800077c:	e1e3      	b.n	8000b46 <__aeabi_dadd+0x5be>
 800077e:	4649      	mov	r1, r9
 8000780:	0758      	lsls	r0, r3, #29
 8000782:	08c9      	lsrs	r1, r1, #3
 8000784:	4301      	orrs	r1, r0
 8000786:	08db      	lsrs	r3, r3, #3
 8000788:	e026      	b.n	80007d8 <__aeabi_dadd+0x250>
 800078a:	0029      	movs	r1, r5
 800078c:	4339      	orrs	r1, r7
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x20a>
 8000790:	e091      	b.n	80008b6 <__aeabi_dadd+0x32e>
 8000792:	1e51      	subs	r1, r2, #1
 8000794:	2a01      	cmp	r2, #1
 8000796:	d005      	beq.n	80007a4 <__aeabi_dadd+0x21c>
 8000798:	4858      	ldr	r0, [pc, #352]	; (80008fc <__aeabi_dadd+0x374>)
 800079a:	4282      	cmp	r2, r0
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0x218>
 800079e:	e18f      	b.n	8000ac0 <__aeabi_dadd+0x538>
 80007a0:	000a      	movs	r2, r1
 80007a2:	e7b8      	b.n	8000716 <__aeabi_dadd+0x18e>
 80007a4:	003d      	movs	r5, r7
 80007a6:	444d      	add	r5, r9
 80007a8:	454d      	cmp	r5, r9
 80007aa:	4189      	sbcs	r1, r1
 80007ac:	4463      	add	r3, ip
 80007ae:	4698      	mov	r8, r3
 80007b0:	4249      	negs	r1, r1
 80007b2:	4488      	add	r8, r1
 80007b4:	4643      	mov	r3, r8
 80007b6:	2602      	movs	r6, #2
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	d500      	bpl.n	80007be <__aeabi_dadd+0x236>
 80007bc:	e0eb      	b.n	8000996 <__aeabi_dadd+0x40e>
 80007be:	3e01      	subs	r6, #1
 80007c0:	076b      	lsls	r3, r5, #29
 80007c2:	d000      	beq.n	80007c6 <__aeabi_dadd+0x23e>
 80007c4:	e75c      	b.n	8000680 <__aeabi_dadd+0xf8>
 80007c6:	4643      	mov	r3, r8
 80007c8:	08e9      	lsrs	r1, r5, #3
 80007ca:	075a      	lsls	r2, r3, #29
 80007cc:	4311      	orrs	r1, r2
 80007ce:	0032      	movs	r2, r6
 80007d0:	08db      	lsrs	r3, r3, #3
 80007d2:	484a      	ldr	r0, [pc, #296]	; (80008fc <__aeabi_dadd+0x374>)
 80007d4:	4282      	cmp	r2, r0
 80007d6:	d021      	beq.n	800081c <__aeabi_dadd+0x294>
 80007d8:	031b      	lsls	r3, r3, #12
 80007da:	0552      	lsls	r2, r2, #21
 80007dc:	0b1b      	lsrs	r3, r3, #12
 80007de:	0d52      	lsrs	r2, r2, #21
 80007e0:	e76c      	b.n	80006bc <__aeabi_dadd+0x134>
 80007e2:	2300      	movs	r3, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	e769      	b.n	80006bc <__aeabi_dadd+0x134>
 80007e8:	002a      	movs	r2, r5
 80007ea:	433a      	orrs	r2, r7
 80007ec:	d069      	beq.n	80008c2 <__aeabi_dadd+0x33a>
 80007ee:	464a      	mov	r2, r9
 80007f0:	0758      	lsls	r0, r3, #29
 80007f2:	08d1      	lsrs	r1, r2, #3
 80007f4:	08da      	lsrs	r2, r3, #3
 80007f6:	2380      	movs	r3, #128	; 0x80
 80007f8:	031b      	lsls	r3, r3, #12
 80007fa:	4308      	orrs	r0, r1
 80007fc:	421a      	tst	r2, r3
 80007fe:	d007      	beq.n	8000810 <__aeabi_dadd+0x288>
 8000800:	0029      	movs	r1, r5
 8000802:	08ed      	lsrs	r5, r5, #3
 8000804:	421d      	tst	r5, r3
 8000806:	d103      	bne.n	8000810 <__aeabi_dadd+0x288>
 8000808:	002a      	movs	r2, r5
 800080a:	08ff      	lsrs	r7, r7, #3
 800080c:	0748      	lsls	r0, r1, #29
 800080e:	4338      	orrs	r0, r7
 8000810:	0f43      	lsrs	r3, r0, #29
 8000812:	00c1      	lsls	r1, r0, #3
 8000814:	075b      	lsls	r3, r3, #29
 8000816:	08c9      	lsrs	r1, r1, #3
 8000818:	4319      	orrs	r1, r3
 800081a:	0013      	movs	r3, r2
 800081c:	000a      	movs	r2, r1
 800081e:	431a      	orrs	r2, r3
 8000820:	d100      	bne.n	8000824 <__aeabi_dadd+0x29c>
 8000822:	e213      	b.n	8000c4c <__aeabi_dadd+0x6c4>
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0312      	lsls	r2, r2, #12
 8000828:	4313      	orrs	r3, r2
 800082a:	031b      	lsls	r3, r3, #12
 800082c:	4a33      	ldr	r2, [pc, #204]	; (80008fc <__aeabi_dadd+0x374>)
 800082e:	0b1b      	lsrs	r3, r3, #12
 8000830:	e744      	b.n	80006bc <__aeabi_dadd+0x134>
 8000832:	2a00      	cmp	r2, #0
 8000834:	d04b      	beq.n	80008ce <__aeabi_dadd+0x346>
 8000836:	1b8a      	subs	r2, r1, r6
 8000838:	2e00      	cmp	r6, #0
 800083a:	d100      	bne.n	800083e <__aeabi_dadd+0x2b6>
 800083c:	e0e7      	b.n	8000a0e <__aeabi_dadd+0x486>
 800083e:	482f      	ldr	r0, [pc, #188]	; (80008fc <__aeabi_dadd+0x374>)
 8000840:	4281      	cmp	r1, r0
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x2be>
 8000844:	e195      	b.n	8000b72 <__aeabi_dadd+0x5ea>
 8000846:	2080      	movs	r0, #128	; 0x80
 8000848:	0400      	lsls	r0, r0, #16
 800084a:	4303      	orrs	r3, r0
 800084c:	2a38      	cmp	r2, #56	; 0x38
 800084e:	dd00      	ble.n	8000852 <__aeabi_dadd+0x2ca>
 8000850:	e143      	b.n	8000ada <__aeabi_dadd+0x552>
 8000852:	2a1f      	cmp	r2, #31
 8000854:	dd00      	ble.n	8000858 <__aeabi_dadd+0x2d0>
 8000856:	e1db      	b.n	8000c10 <__aeabi_dadd+0x688>
 8000858:	2020      	movs	r0, #32
 800085a:	001d      	movs	r5, r3
 800085c:	464e      	mov	r6, r9
 800085e:	1a80      	subs	r0, r0, r2
 8000860:	4085      	lsls	r5, r0
 8000862:	40d6      	lsrs	r6, r2
 8000864:	4335      	orrs	r5, r6
 8000866:	464e      	mov	r6, r9
 8000868:	4086      	lsls	r6, r0
 800086a:	0030      	movs	r0, r6
 800086c:	40d3      	lsrs	r3, r2
 800086e:	1e46      	subs	r6, r0, #1
 8000870:	41b0      	sbcs	r0, r6
 8000872:	449c      	add	ip, r3
 8000874:	4305      	orrs	r5, r0
 8000876:	19ed      	adds	r5, r5, r7
 8000878:	42bd      	cmp	r5, r7
 800087a:	419b      	sbcs	r3, r3
 800087c:	425b      	negs	r3, r3
 800087e:	4463      	add	r3, ip
 8000880:	4698      	mov	r8, r3
 8000882:	000e      	movs	r6, r1
 8000884:	e07f      	b.n	8000986 <__aeabi_dadd+0x3fe>
 8000886:	4a1e      	ldr	r2, [pc, #120]	; (8000900 <__aeabi_dadd+0x378>)
 8000888:	1a76      	subs	r6, r6, r1
 800088a:	4013      	ands	r3, r2
 800088c:	4698      	mov	r8, r3
 800088e:	e6f5      	b.n	800067c <__aeabi_dadd+0xf4>
 8000890:	0028      	movs	r0, r5
 8000892:	f001 fd19 	bl	80022c8 <__clzsi2>
 8000896:	0001      	movs	r1, r0
 8000898:	3118      	adds	r1, #24
 800089a:	291f      	cmp	r1, #31
 800089c:	dc00      	bgt.n	80008a0 <__aeabi_dadd+0x318>
 800089e:	e6cf      	b.n	8000640 <__aeabi_dadd+0xb8>
 80008a0:	002b      	movs	r3, r5
 80008a2:	3808      	subs	r0, #8
 80008a4:	4083      	lsls	r3, r0
 80008a6:	2500      	movs	r5, #0
 80008a8:	e6d2      	b.n	8000650 <__aeabi_dadd+0xc8>
 80008aa:	4662      	mov	r2, ip
 80008ac:	433a      	orrs	r2, r7
 80008ae:	0011      	movs	r1, r2
 80008b0:	1e4f      	subs	r7, r1, #1
 80008b2:	41b9      	sbcs	r1, r7
 80008b4:	e6ac      	b.n	8000610 <__aeabi_dadd+0x88>
 80008b6:	4649      	mov	r1, r9
 80008b8:	0758      	lsls	r0, r3, #29
 80008ba:	08c9      	lsrs	r1, r1, #3
 80008bc:	4301      	orrs	r1, r0
 80008be:	08db      	lsrs	r3, r3, #3
 80008c0:	e787      	b.n	80007d2 <__aeabi_dadd+0x24a>
 80008c2:	4649      	mov	r1, r9
 80008c4:	075a      	lsls	r2, r3, #29
 80008c6:	08c9      	lsrs	r1, r1, #3
 80008c8:	4311      	orrs	r1, r2
 80008ca:	08db      	lsrs	r3, r3, #3
 80008cc:	e7a6      	b.n	800081c <__aeabi_dadd+0x294>
 80008ce:	490d      	ldr	r1, [pc, #52]	; (8000904 <__aeabi_dadd+0x37c>)
 80008d0:	1c70      	adds	r0, r6, #1
 80008d2:	4208      	tst	r0, r1
 80008d4:	d000      	beq.n	80008d8 <__aeabi_dadd+0x350>
 80008d6:	e0bb      	b.n	8000a50 <__aeabi_dadd+0x4c8>
 80008d8:	2e00      	cmp	r6, #0
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x356>
 80008dc:	e114      	b.n	8000b08 <__aeabi_dadd+0x580>
 80008de:	4649      	mov	r1, r9
 80008e0:	4319      	orrs	r1, r3
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x35e>
 80008e4:	e175      	b.n	8000bd2 <__aeabi_dadd+0x64a>
 80008e6:	0029      	movs	r1, r5
 80008e8:	4339      	orrs	r1, r7
 80008ea:	d000      	beq.n	80008ee <__aeabi_dadd+0x366>
 80008ec:	e17e      	b.n	8000bec <__aeabi_dadd+0x664>
 80008ee:	4649      	mov	r1, r9
 80008f0:	0758      	lsls	r0, r3, #29
 80008f2:	08c9      	lsrs	r1, r1, #3
 80008f4:	4301      	orrs	r1, r0
 80008f6:	08db      	lsrs	r3, r3, #3
 80008f8:	e76e      	b.n	80007d8 <__aeabi_dadd+0x250>
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	000007ff 	.word	0x000007ff
 8000900:	ff7fffff 	.word	0xff7fffff
 8000904:	000007fe 	.word	0x000007fe
 8000908:	4649      	mov	r1, r9
 800090a:	1bcd      	subs	r5, r1, r7
 800090c:	4661      	mov	r1, ip
 800090e:	1a58      	subs	r0, r3, r1
 8000910:	45a9      	cmp	r9, r5
 8000912:	4189      	sbcs	r1, r1
 8000914:	4249      	negs	r1, r1
 8000916:	4688      	mov	r8, r1
 8000918:	0001      	movs	r1, r0
 800091a:	4640      	mov	r0, r8
 800091c:	1a09      	subs	r1, r1, r0
 800091e:	4688      	mov	r8, r1
 8000920:	0209      	lsls	r1, r1, #8
 8000922:	d500      	bpl.n	8000926 <__aeabi_dadd+0x39e>
 8000924:	e0a6      	b.n	8000a74 <__aeabi_dadd+0x4ec>
 8000926:	4641      	mov	r1, r8
 8000928:	4329      	orrs	r1, r5
 800092a:	d000      	beq.n	800092e <__aeabi_dadd+0x3a6>
 800092c:	e67f      	b.n	800062e <__aeabi_dadd+0xa6>
 800092e:	2300      	movs	r3, #0
 8000930:	2400      	movs	r4, #0
 8000932:	e751      	b.n	80007d8 <__aeabi_dadd+0x250>
 8000934:	4cc7      	ldr	r4, [pc, #796]	; (8000c54 <__aeabi_dadd+0x6cc>)
 8000936:	42a1      	cmp	r1, r4
 8000938:	d100      	bne.n	800093c <__aeabi_dadd+0x3b4>
 800093a:	e0c7      	b.n	8000acc <__aeabi_dadd+0x544>
 800093c:	2480      	movs	r4, #128	; 0x80
 800093e:	0424      	lsls	r4, r4, #16
 8000940:	4323      	orrs	r3, r4
 8000942:	2a38      	cmp	r2, #56	; 0x38
 8000944:	dc54      	bgt.n	80009f0 <__aeabi_dadd+0x468>
 8000946:	2a1f      	cmp	r2, #31
 8000948:	dd00      	ble.n	800094c <__aeabi_dadd+0x3c4>
 800094a:	e0cc      	b.n	8000ae6 <__aeabi_dadd+0x55e>
 800094c:	2420      	movs	r4, #32
 800094e:	4648      	mov	r0, r9
 8000950:	1aa4      	subs	r4, r4, r2
 8000952:	001d      	movs	r5, r3
 8000954:	464e      	mov	r6, r9
 8000956:	40a0      	lsls	r0, r4
 8000958:	40d6      	lsrs	r6, r2
 800095a:	40a5      	lsls	r5, r4
 800095c:	0004      	movs	r4, r0
 800095e:	40d3      	lsrs	r3, r2
 8000960:	4662      	mov	r2, ip
 8000962:	4335      	orrs	r5, r6
 8000964:	1e66      	subs	r6, r4, #1
 8000966:	41b4      	sbcs	r4, r6
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	469c      	mov	ip, r3
 800096c:	4325      	orrs	r5, r4
 800096e:	e044      	b.n	80009fa <__aeabi_dadd+0x472>
 8000970:	4662      	mov	r2, ip
 8000972:	433a      	orrs	r2, r7
 8000974:	0015      	movs	r5, r2
 8000976:	1e6f      	subs	r7, r5, #1
 8000978:	41bd      	sbcs	r5, r7
 800097a:	444d      	add	r5, r9
 800097c:	454d      	cmp	r5, r9
 800097e:	4189      	sbcs	r1, r1
 8000980:	4249      	negs	r1, r1
 8000982:	4688      	mov	r8, r1
 8000984:	4498      	add	r8, r3
 8000986:	4643      	mov	r3, r8
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x406>
 800098c:	e718      	b.n	80007c0 <__aeabi_dadd+0x238>
 800098e:	4bb1      	ldr	r3, [pc, #708]	; (8000c54 <__aeabi_dadd+0x6cc>)
 8000990:	3601      	adds	r6, #1
 8000992:	429e      	cmp	r6, r3
 8000994:	d049      	beq.n	8000a2a <__aeabi_dadd+0x4a2>
 8000996:	4642      	mov	r2, r8
 8000998:	4baf      	ldr	r3, [pc, #700]	; (8000c58 <__aeabi_dadd+0x6d0>)
 800099a:	2101      	movs	r1, #1
 800099c:	401a      	ands	r2, r3
 800099e:	0013      	movs	r3, r2
 80009a0:	086a      	lsrs	r2, r5, #1
 80009a2:	400d      	ands	r5, r1
 80009a4:	4315      	orrs	r5, r2
 80009a6:	07d9      	lsls	r1, r3, #31
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	4698      	mov	r8, r3
 80009ac:	430d      	orrs	r5, r1
 80009ae:	e665      	b.n	800067c <__aeabi_dadd+0xf4>
 80009b0:	0018      	movs	r0, r3
 80009b2:	3e1f      	subs	r6, #31
 80009b4:	40f0      	lsrs	r0, r6
 80009b6:	2a20      	cmp	r2, #32
 80009b8:	d003      	beq.n	80009c2 <__aeabi_dadd+0x43a>
 80009ba:	2140      	movs	r1, #64	; 0x40
 80009bc:	1a8a      	subs	r2, r1, r2
 80009be:	4093      	lsls	r3, r2
 80009c0:	431d      	orrs	r5, r3
 80009c2:	1e69      	subs	r1, r5, #1
 80009c4:	418d      	sbcs	r5, r1
 80009c6:	2300      	movs	r3, #0
 80009c8:	2600      	movs	r6, #0
 80009ca:	4698      	mov	r8, r3
 80009cc:	4305      	orrs	r5, r0
 80009ce:	e6f7      	b.n	80007c0 <__aeabi_dadd+0x238>
 80009d0:	0011      	movs	r1, r2
 80009d2:	4665      	mov	r5, ip
 80009d4:	3920      	subs	r1, #32
 80009d6:	40cd      	lsrs	r5, r1
 80009d8:	2a20      	cmp	r2, #32
 80009da:	d004      	beq.n	80009e6 <__aeabi_dadd+0x45e>
 80009dc:	2040      	movs	r0, #64	; 0x40
 80009de:	4661      	mov	r1, ip
 80009e0:	1a82      	subs	r2, r0, r2
 80009e2:	4091      	lsls	r1, r2
 80009e4:	430f      	orrs	r7, r1
 80009e6:	0039      	movs	r1, r7
 80009e8:	1e4f      	subs	r7, r1, #1
 80009ea:	41b9      	sbcs	r1, r7
 80009ec:	4329      	orrs	r1, r5
 80009ee:	e60f      	b.n	8000610 <__aeabi_dadd+0x88>
 80009f0:	464a      	mov	r2, r9
 80009f2:	4313      	orrs	r3, r2
 80009f4:	001d      	movs	r5, r3
 80009f6:	1e6b      	subs	r3, r5, #1
 80009f8:	419d      	sbcs	r5, r3
 80009fa:	1b7d      	subs	r5, r7, r5
 80009fc:	42af      	cmp	r7, r5
 80009fe:	419b      	sbcs	r3, r3
 8000a00:	4662      	mov	r2, ip
 8000a02:	425b      	negs	r3, r3
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	4698      	mov	r8, r3
 8000a08:	4654      	mov	r4, sl
 8000a0a:	000e      	movs	r6, r1
 8000a0c:	e607      	b.n	800061e <__aeabi_dadd+0x96>
 8000a0e:	4648      	mov	r0, r9
 8000a10:	4318      	orrs	r0, r3
 8000a12:	d100      	bne.n	8000a16 <__aeabi_dadd+0x48e>
 8000a14:	e0b3      	b.n	8000b7e <__aeabi_dadd+0x5f6>
 8000a16:	1e50      	subs	r0, r2, #1
 8000a18:	2a01      	cmp	r2, #1
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_dadd+0x496>
 8000a1c:	e10d      	b.n	8000c3a <__aeabi_dadd+0x6b2>
 8000a1e:	4d8d      	ldr	r5, [pc, #564]	; (8000c54 <__aeabi_dadd+0x6cc>)
 8000a20:	42aa      	cmp	r2, r5
 8000a22:	d100      	bne.n	8000a26 <__aeabi_dadd+0x49e>
 8000a24:	e0a5      	b.n	8000b72 <__aeabi_dadd+0x5ea>
 8000a26:	0002      	movs	r2, r0
 8000a28:	e710      	b.n	800084c <__aeabi_dadd+0x2c4>
 8000a2a:	0032      	movs	r2, r6
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	e644      	b.n	80006bc <__aeabi_dadd+0x134>
 8000a32:	2120      	movs	r1, #32
 8000a34:	0038      	movs	r0, r7
 8000a36:	1a89      	subs	r1, r1, r2
 8000a38:	4665      	mov	r5, ip
 8000a3a:	408f      	lsls	r7, r1
 8000a3c:	408d      	lsls	r5, r1
 8000a3e:	40d0      	lsrs	r0, r2
 8000a40:	1e79      	subs	r1, r7, #1
 8000a42:	418f      	sbcs	r7, r1
 8000a44:	4305      	orrs	r5, r0
 8000a46:	433d      	orrs	r5, r7
 8000a48:	4667      	mov	r7, ip
 8000a4a:	40d7      	lsrs	r7, r2
 8000a4c:	19db      	adds	r3, r3, r7
 8000a4e:	e794      	b.n	800097a <__aeabi_dadd+0x3f2>
 8000a50:	4a80      	ldr	r2, [pc, #512]	; (8000c54 <__aeabi_dadd+0x6cc>)
 8000a52:	4290      	cmp	r0, r2
 8000a54:	d100      	bne.n	8000a58 <__aeabi_dadd+0x4d0>
 8000a56:	e0ec      	b.n	8000c32 <__aeabi_dadd+0x6aa>
 8000a58:	0039      	movs	r1, r7
 8000a5a:	4449      	add	r1, r9
 8000a5c:	4549      	cmp	r1, r9
 8000a5e:	4192      	sbcs	r2, r2
 8000a60:	4463      	add	r3, ip
 8000a62:	4252      	negs	r2, r2
 8000a64:	189b      	adds	r3, r3, r2
 8000a66:	07dd      	lsls	r5, r3, #31
 8000a68:	0849      	lsrs	r1, r1, #1
 8000a6a:	085b      	lsrs	r3, r3, #1
 8000a6c:	4698      	mov	r8, r3
 8000a6e:	0006      	movs	r6, r0
 8000a70:	430d      	orrs	r5, r1
 8000a72:	e6a5      	b.n	80007c0 <__aeabi_dadd+0x238>
 8000a74:	464a      	mov	r2, r9
 8000a76:	1abd      	subs	r5, r7, r2
 8000a78:	42af      	cmp	r7, r5
 8000a7a:	4189      	sbcs	r1, r1
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	4249      	negs	r1, r1
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	1a5b      	subs	r3, r3, r1
 8000a84:	4698      	mov	r8, r3
 8000a86:	4654      	mov	r4, sl
 8000a88:	e5d1      	b.n	800062e <__aeabi_dadd+0xa6>
 8000a8a:	076c      	lsls	r4, r5, #29
 8000a8c:	08f9      	lsrs	r1, r7, #3
 8000a8e:	4321      	orrs	r1, r4
 8000a90:	08eb      	lsrs	r3, r5, #3
 8000a92:	0004      	movs	r4, r0
 8000a94:	e69d      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000a96:	464a      	mov	r2, r9
 8000a98:	431a      	orrs	r2, r3
 8000a9a:	d175      	bne.n	8000b88 <__aeabi_dadd+0x600>
 8000a9c:	4661      	mov	r1, ip
 8000a9e:	4339      	orrs	r1, r7
 8000aa0:	d114      	bne.n	8000acc <__aeabi_dadd+0x544>
 8000aa2:	2380      	movs	r3, #128	; 0x80
 8000aa4:	2400      	movs	r4, #0
 8000aa6:	031b      	lsls	r3, r3, #12
 8000aa8:	e6bc      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000aaa:	464a      	mov	r2, r9
 8000aac:	1bd5      	subs	r5, r2, r7
 8000aae:	45a9      	cmp	r9, r5
 8000ab0:	4189      	sbcs	r1, r1
 8000ab2:	4662      	mov	r2, ip
 8000ab4:	4249      	negs	r1, r1
 8000ab6:	1a9b      	subs	r3, r3, r2
 8000ab8:	1a5b      	subs	r3, r3, r1
 8000aba:	4698      	mov	r8, r3
 8000abc:	2601      	movs	r6, #1
 8000abe:	e5ae      	b.n	800061e <__aeabi_dadd+0x96>
 8000ac0:	464a      	mov	r2, r9
 8000ac2:	08d1      	lsrs	r1, r2, #3
 8000ac4:	075a      	lsls	r2, r3, #29
 8000ac6:	4311      	orrs	r1, r2
 8000ac8:	08db      	lsrs	r3, r3, #3
 8000aca:	e6a7      	b.n	800081c <__aeabi_dadd+0x294>
 8000acc:	4663      	mov	r3, ip
 8000ace:	08f9      	lsrs	r1, r7, #3
 8000ad0:	075a      	lsls	r2, r3, #29
 8000ad2:	4654      	mov	r4, sl
 8000ad4:	4311      	orrs	r1, r2
 8000ad6:	08db      	lsrs	r3, r3, #3
 8000ad8:	e6a0      	b.n	800081c <__aeabi_dadd+0x294>
 8000ada:	464a      	mov	r2, r9
 8000adc:	4313      	orrs	r3, r2
 8000ade:	001d      	movs	r5, r3
 8000ae0:	1e6b      	subs	r3, r5, #1
 8000ae2:	419d      	sbcs	r5, r3
 8000ae4:	e6c7      	b.n	8000876 <__aeabi_dadd+0x2ee>
 8000ae6:	0014      	movs	r4, r2
 8000ae8:	001e      	movs	r6, r3
 8000aea:	3c20      	subs	r4, #32
 8000aec:	40e6      	lsrs	r6, r4
 8000aee:	2a20      	cmp	r2, #32
 8000af0:	d005      	beq.n	8000afe <__aeabi_dadd+0x576>
 8000af2:	2440      	movs	r4, #64	; 0x40
 8000af4:	1aa2      	subs	r2, r4, r2
 8000af6:	4093      	lsls	r3, r2
 8000af8:	464a      	mov	r2, r9
 8000afa:	431a      	orrs	r2, r3
 8000afc:	4691      	mov	r9, r2
 8000afe:	464d      	mov	r5, r9
 8000b00:	1e6b      	subs	r3, r5, #1
 8000b02:	419d      	sbcs	r5, r3
 8000b04:	4335      	orrs	r5, r6
 8000b06:	e778      	b.n	80009fa <__aeabi_dadd+0x472>
 8000b08:	464a      	mov	r2, r9
 8000b0a:	431a      	orrs	r2, r3
 8000b0c:	d000      	beq.n	8000b10 <__aeabi_dadd+0x588>
 8000b0e:	e66b      	b.n	80007e8 <__aeabi_dadd+0x260>
 8000b10:	076b      	lsls	r3, r5, #29
 8000b12:	08f9      	lsrs	r1, r7, #3
 8000b14:	4319      	orrs	r1, r3
 8000b16:	08eb      	lsrs	r3, r5, #3
 8000b18:	e680      	b.n	800081c <__aeabi_dadd+0x294>
 8000b1a:	4661      	mov	r1, ip
 8000b1c:	4339      	orrs	r1, r7
 8000b1e:	d054      	beq.n	8000bca <__aeabi_dadd+0x642>
 8000b20:	4663      	mov	r3, ip
 8000b22:	08f9      	lsrs	r1, r7, #3
 8000b24:	075c      	lsls	r4, r3, #29
 8000b26:	4321      	orrs	r1, r4
 8000b28:	08db      	lsrs	r3, r3, #3
 8000b2a:	0004      	movs	r4, r0
 8000b2c:	e654      	b.n	80007d8 <__aeabi_dadd+0x250>
 8000b2e:	464a      	mov	r2, r9
 8000b30:	1abd      	subs	r5, r7, r2
 8000b32:	42af      	cmp	r7, r5
 8000b34:	4189      	sbcs	r1, r1
 8000b36:	4662      	mov	r2, ip
 8000b38:	4249      	negs	r1, r1
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	4698      	mov	r8, r3
 8000b40:	0004      	movs	r4, r0
 8000b42:	2601      	movs	r6, #1
 8000b44:	e56b      	b.n	800061e <__aeabi_dadd+0x96>
 8000b46:	464a      	mov	r2, r9
 8000b48:	1bd5      	subs	r5, r2, r7
 8000b4a:	45a9      	cmp	r9, r5
 8000b4c:	4189      	sbcs	r1, r1
 8000b4e:	4662      	mov	r2, ip
 8000b50:	4249      	negs	r1, r1
 8000b52:	1a9a      	subs	r2, r3, r2
 8000b54:	1a52      	subs	r2, r2, r1
 8000b56:	4690      	mov	r8, r2
 8000b58:	0212      	lsls	r2, r2, #8
 8000b5a:	d532      	bpl.n	8000bc2 <__aeabi_dadd+0x63a>
 8000b5c:	464a      	mov	r2, r9
 8000b5e:	1abd      	subs	r5, r7, r2
 8000b60:	42af      	cmp	r7, r5
 8000b62:	4189      	sbcs	r1, r1
 8000b64:	4662      	mov	r2, ip
 8000b66:	4249      	negs	r1, r1
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	1a5b      	subs	r3, r3, r1
 8000b6c:	4698      	mov	r8, r3
 8000b6e:	0004      	movs	r4, r0
 8000b70:	e584      	b.n	800067c <__aeabi_dadd+0xf4>
 8000b72:	4663      	mov	r3, ip
 8000b74:	08f9      	lsrs	r1, r7, #3
 8000b76:	075a      	lsls	r2, r3, #29
 8000b78:	4311      	orrs	r1, r2
 8000b7a:	08db      	lsrs	r3, r3, #3
 8000b7c:	e64e      	b.n	800081c <__aeabi_dadd+0x294>
 8000b7e:	08f9      	lsrs	r1, r7, #3
 8000b80:	0768      	lsls	r0, r5, #29
 8000b82:	4301      	orrs	r1, r0
 8000b84:	08eb      	lsrs	r3, r5, #3
 8000b86:	e624      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000b88:	4662      	mov	r2, ip
 8000b8a:	433a      	orrs	r2, r7
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dadd+0x608>
 8000b8e:	e698      	b.n	80008c2 <__aeabi_dadd+0x33a>
 8000b90:	464a      	mov	r2, r9
 8000b92:	08d1      	lsrs	r1, r2, #3
 8000b94:	075a      	lsls	r2, r3, #29
 8000b96:	4311      	orrs	r1, r2
 8000b98:	08da      	lsrs	r2, r3, #3
 8000b9a:	2380      	movs	r3, #128	; 0x80
 8000b9c:	031b      	lsls	r3, r3, #12
 8000b9e:	421a      	tst	r2, r3
 8000ba0:	d008      	beq.n	8000bb4 <__aeabi_dadd+0x62c>
 8000ba2:	4660      	mov	r0, ip
 8000ba4:	08c5      	lsrs	r5, r0, #3
 8000ba6:	421d      	tst	r5, r3
 8000ba8:	d104      	bne.n	8000bb4 <__aeabi_dadd+0x62c>
 8000baa:	4654      	mov	r4, sl
 8000bac:	002a      	movs	r2, r5
 8000bae:	08f9      	lsrs	r1, r7, #3
 8000bb0:	0743      	lsls	r3, r0, #29
 8000bb2:	4319      	orrs	r1, r3
 8000bb4:	0f4b      	lsrs	r3, r1, #29
 8000bb6:	00c9      	lsls	r1, r1, #3
 8000bb8:	075b      	lsls	r3, r3, #29
 8000bba:	08c9      	lsrs	r1, r1, #3
 8000bbc:	4319      	orrs	r1, r3
 8000bbe:	0013      	movs	r3, r2
 8000bc0:	e62c      	b.n	800081c <__aeabi_dadd+0x294>
 8000bc2:	4641      	mov	r1, r8
 8000bc4:	4329      	orrs	r1, r5
 8000bc6:	d000      	beq.n	8000bca <__aeabi_dadd+0x642>
 8000bc8:	e5fa      	b.n	80007c0 <__aeabi_dadd+0x238>
 8000bca:	2300      	movs	r3, #0
 8000bcc:	000a      	movs	r2, r1
 8000bce:	2400      	movs	r4, #0
 8000bd0:	e602      	b.n	80007d8 <__aeabi_dadd+0x250>
 8000bd2:	076b      	lsls	r3, r5, #29
 8000bd4:	08f9      	lsrs	r1, r7, #3
 8000bd6:	4319      	orrs	r1, r3
 8000bd8:	08eb      	lsrs	r3, r5, #3
 8000bda:	e5fd      	b.n	80007d8 <__aeabi_dadd+0x250>
 8000bdc:	4663      	mov	r3, ip
 8000bde:	08f9      	lsrs	r1, r7, #3
 8000be0:	075b      	lsls	r3, r3, #29
 8000be2:	4319      	orrs	r1, r3
 8000be4:	4663      	mov	r3, ip
 8000be6:	0004      	movs	r4, r0
 8000be8:	08db      	lsrs	r3, r3, #3
 8000bea:	e617      	b.n	800081c <__aeabi_dadd+0x294>
 8000bec:	003d      	movs	r5, r7
 8000bee:	444d      	add	r5, r9
 8000bf0:	4463      	add	r3, ip
 8000bf2:	454d      	cmp	r5, r9
 8000bf4:	4189      	sbcs	r1, r1
 8000bf6:	4698      	mov	r8, r3
 8000bf8:	4249      	negs	r1, r1
 8000bfa:	4488      	add	r8, r1
 8000bfc:	4643      	mov	r3, r8
 8000bfe:	021b      	lsls	r3, r3, #8
 8000c00:	d400      	bmi.n	8000c04 <__aeabi_dadd+0x67c>
 8000c02:	e5dd      	b.n	80007c0 <__aeabi_dadd+0x238>
 8000c04:	4642      	mov	r2, r8
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <__aeabi_dadd+0x6d0>)
 8000c08:	2601      	movs	r6, #1
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	4690      	mov	r8, r2
 8000c0e:	e5d7      	b.n	80007c0 <__aeabi_dadd+0x238>
 8000c10:	0010      	movs	r0, r2
 8000c12:	001e      	movs	r6, r3
 8000c14:	3820      	subs	r0, #32
 8000c16:	40c6      	lsrs	r6, r0
 8000c18:	2a20      	cmp	r2, #32
 8000c1a:	d005      	beq.n	8000c28 <__aeabi_dadd+0x6a0>
 8000c1c:	2040      	movs	r0, #64	; 0x40
 8000c1e:	1a82      	subs	r2, r0, r2
 8000c20:	4093      	lsls	r3, r2
 8000c22:	464a      	mov	r2, r9
 8000c24:	431a      	orrs	r2, r3
 8000c26:	4691      	mov	r9, r2
 8000c28:	464d      	mov	r5, r9
 8000c2a:	1e6b      	subs	r3, r5, #1
 8000c2c:	419d      	sbcs	r5, r3
 8000c2e:	4335      	orrs	r5, r6
 8000c30:	e621      	b.n	8000876 <__aeabi_dadd+0x2ee>
 8000c32:	0002      	movs	r2, r0
 8000c34:	2300      	movs	r3, #0
 8000c36:	2100      	movs	r1, #0
 8000c38:	e540      	b.n	80006bc <__aeabi_dadd+0x134>
 8000c3a:	464a      	mov	r2, r9
 8000c3c:	19d5      	adds	r5, r2, r7
 8000c3e:	42bd      	cmp	r5, r7
 8000c40:	4189      	sbcs	r1, r1
 8000c42:	4463      	add	r3, ip
 8000c44:	4698      	mov	r8, r3
 8000c46:	4249      	negs	r1, r1
 8000c48:	4488      	add	r8, r1
 8000c4a:	e5b3      	b.n	80007b4 <__aeabi_dadd+0x22c>
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4a01      	ldr	r2, [pc, #4]	; (8000c54 <__aeabi_dadd+0x6cc>)
 8000c50:	000b      	movs	r3, r1
 8000c52:	e533      	b.n	80006bc <__aeabi_dadd+0x134>
 8000c54:	000007ff 	.word	0x000007ff
 8000c58:	ff7fffff 	.word	0xff7fffff

08000c5c <__aeabi_ddiv>:
 8000c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c5e:	4657      	mov	r7, sl
 8000c60:	464e      	mov	r6, r9
 8000c62:	4645      	mov	r5, r8
 8000c64:	46de      	mov	lr, fp
 8000c66:	b5e0      	push	{r5, r6, r7, lr}
 8000c68:	4681      	mov	r9, r0
 8000c6a:	0005      	movs	r5, r0
 8000c6c:	030c      	lsls	r4, r1, #12
 8000c6e:	0048      	lsls	r0, r1, #1
 8000c70:	4692      	mov	sl, r2
 8000c72:	001f      	movs	r7, r3
 8000c74:	b085      	sub	sp, #20
 8000c76:	0b24      	lsrs	r4, r4, #12
 8000c78:	0d40      	lsrs	r0, r0, #21
 8000c7a:	0fce      	lsrs	r6, r1, #31
 8000c7c:	2800      	cmp	r0, #0
 8000c7e:	d059      	beq.n	8000d34 <__aeabi_ddiv+0xd8>
 8000c80:	4b87      	ldr	r3, [pc, #540]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000c82:	4298      	cmp	r0, r3
 8000c84:	d100      	bne.n	8000c88 <__aeabi_ddiv+0x2c>
 8000c86:	e098      	b.n	8000dba <__aeabi_ddiv+0x15e>
 8000c88:	0f6b      	lsrs	r3, r5, #29
 8000c8a:	00e4      	lsls	r4, r4, #3
 8000c8c:	431c      	orrs	r4, r3
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	4323      	orrs	r3, r4
 8000c94:	4698      	mov	r8, r3
 8000c96:	4b83      	ldr	r3, [pc, #524]	; (8000ea4 <__aeabi_ddiv+0x248>)
 8000c98:	00ed      	lsls	r5, r5, #3
 8000c9a:	469b      	mov	fp, r3
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	4483      	add	fp, r0
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	033c      	lsls	r4, r7, #12
 8000ca6:	007b      	lsls	r3, r7, #1
 8000ca8:	4650      	mov	r0, sl
 8000caa:	0b24      	lsrs	r4, r4, #12
 8000cac:	0d5b      	lsrs	r3, r3, #21
 8000cae:	0fff      	lsrs	r7, r7, #31
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d067      	beq.n	8000d84 <__aeabi_ddiv+0x128>
 8000cb4:	4a7a      	ldr	r2, [pc, #488]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d018      	beq.n	8000cec <__aeabi_ddiv+0x90>
 8000cba:	497a      	ldr	r1, [pc, #488]	; (8000ea4 <__aeabi_ddiv+0x248>)
 8000cbc:	0f42      	lsrs	r2, r0, #29
 8000cbe:	468c      	mov	ip, r1
 8000cc0:	00e4      	lsls	r4, r4, #3
 8000cc2:	4659      	mov	r1, fp
 8000cc4:	4314      	orrs	r4, r2
 8000cc6:	2280      	movs	r2, #128	; 0x80
 8000cc8:	4463      	add	r3, ip
 8000cca:	0412      	lsls	r2, r2, #16
 8000ccc:	1acb      	subs	r3, r1, r3
 8000cce:	4314      	orrs	r4, r2
 8000cd0:	469b      	mov	fp, r3
 8000cd2:	00c2      	lsls	r2, r0, #3
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	0033      	movs	r3, r6
 8000cd8:	407b      	eors	r3, r7
 8000cda:	469a      	mov	sl, r3
 8000cdc:	464b      	mov	r3, r9
 8000cde:	2b0f      	cmp	r3, #15
 8000ce0:	d900      	bls.n	8000ce4 <__aeabi_ddiv+0x88>
 8000ce2:	e0ef      	b.n	8000ec4 <__aeabi_ddiv+0x268>
 8000ce4:	4970      	ldr	r1, [pc, #448]	; (8000ea8 <__aeabi_ddiv+0x24c>)
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	58cb      	ldr	r3, [r1, r3]
 8000cea:	469f      	mov	pc, r3
 8000cec:	4b6f      	ldr	r3, [pc, #444]	; (8000eac <__aeabi_ddiv+0x250>)
 8000cee:	4652      	mov	r2, sl
 8000cf0:	469c      	mov	ip, r3
 8000cf2:	4322      	orrs	r2, r4
 8000cf4:	44e3      	add	fp, ip
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	d000      	beq.n	8000cfc <__aeabi_ddiv+0xa0>
 8000cfa:	e095      	b.n	8000e28 <__aeabi_ddiv+0x1cc>
 8000cfc:	4649      	mov	r1, r9
 8000cfe:	2302      	movs	r3, #2
 8000d00:	4319      	orrs	r1, r3
 8000d02:	4689      	mov	r9, r1
 8000d04:	2400      	movs	r4, #0
 8000d06:	2002      	movs	r0, #2
 8000d08:	e7e5      	b.n	8000cd6 <__aeabi_ddiv+0x7a>
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	2500      	movs	r5, #0
 8000d10:	4652      	mov	r2, sl
 8000d12:	051b      	lsls	r3, r3, #20
 8000d14:	4323      	orrs	r3, r4
 8000d16:	07d2      	lsls	r2, r2, #31
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	0028      	movs	r0, r5
 8000d1c:	0019      	movs	r1, r3
 8000d1e:	b005      	add	sp, #20
 8000d20:	bcf0      	pop	{r4, r5, r6, r7}
 8000d22:	46bb      	mov	fp, r7
 8000d24:	46b2      	mov	sl, r6
 8000d26:	46a9      	mov	r9, r5
 8000d28:	46a0      	mov	r8, r4
 8000d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2c:	2400      	movs	r4, #0
 8000d2e:	2500      	movs	r5, #0
 8000d30:	4b5b      	ldr	r3, [pc, #364]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000d32:	e7ed      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8000d34:	464b      	mov	r3, r9
 8000d36:	4323      	orrs	r3, r4
 8000d38:	4698      	mov	r8, r3
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_ddiv+0xe2>
 8000d3c:	e089      	b.n	8000e52 <__aeabi_ddiv+0x1f6>
 8000d3e:	2c00      	cmp	r4, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_ddiv+0xe8>
 8000d42:	e1e0      	b.n	8001106 <__aeabi_ddiv+0x4aa>
 8000d44:	0020      	movs	r0, r4
 8000d46:	f001 fabf 	bl	80022c8 <__clzsi2>
 8000d4a:	0001      	movs	r1, r0
 8000d4c:	0002      	movs	r2, r0
 8000d4e:	390b      	subs	r1, #11
 8000d50:	231d      	movs	r3, #29
 8000d52:	1a5b      	subs	r3, r3, r1
 8000d54:	4649      	mov	r1, r9
 8000d56:	0010      	movs	r0, r2
 8000d58:	40d9      	lsrs	r1, r3
 8000d5a:	3808      	subs	r0, #8
 8000d5c:	4084      	lsls	r4, r0
 8000d5e:	000b      	movs	r3, r1
 8000d60:	464d      	mov	r5, r9
 8000d62:	4323      	orrs	r3, r4
 8000d64:	4698      	mov	r8, r3
 8000d66:	4085      	lsls	r5, r0
 8000d68:	4851      	ldr	r0, [pc, #324]	; (8000eb0 <__aeabi_ddiv+0x254>)
 8000d6a:	033c      	lsls	r4, r7, #12
 8000d6c:	1a83      	subs	r3, r0, r2
 8000d6e:	469b      	mov	fp, r3
 8000d70:	2300      	movs	r3, #0
 8000d72:	4699      	mov	r9, r3
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	007b      	lsls	r3, r7, #1
 8000d78:	4650      	mov	r0, sl
 8000d7a:	0b24      	lsrs	r4, r4, #12
 8000d7c:	0d5b      	lsrs	r3, r3, #21
 8000d7e:	0fff      	lsrs	r7, r7, #31
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d197      	bne.n	8000cb4 <__aeabi_ddiv+0x58>
 8000d84:	4652      	mov	r2, sl
 8000d86:	4322      	orrs	r2, r4
 8000d88:	d055      	beq.n	8000e36 <__aeabi_ddiv+0x1da>
 8000d8a:	2c00      	cmp	r4, #0
 8000d8c:	d100      	bne.n	8000d90 <__aeabi_ddiv+0x134>
 8000d8e:	e1ca      	b.n	8001126 <__aeabi_ddiv+0x4ca>
 8000d90:	0020      	movs	r0, r4
 8000d92:	f001 fa99 	bl	80022c8 <__clzsi2>
 8000d96:	0002      	movs	r2, r0
 8000d98:	3a0b      	subs	r2, #11
 8000d9a:	231d      	movs	r3, #29
 8000d9c:	0001      	movs	r1, r0
 8000d9e:	1a9b      	subs	r3, r3, r2
 8000da0:	4652      	mov	r2, sl
 8000da2:	3908      	subs	r1, #8
 8000da4:	40da      	lsrs	r2, r3
 8000da6:	408c      	lsls	r4, r1
 8000da8:	4314      	orrs	r4, r2
 8000daa:	4652      	mov	r2, sl
 8000dac:	408a      	lsls	r2, r1
 8000dae:	4b41      	ldr	r3, [pc, #260]	; (8000eb4 <__aeabi_ddiv+0x258>)
 8000db0:	4458      	add	r0, fp
 8000db2:	469b      	mov	fp, r3
 8000db4:	4483      	add	fp, r0
 8000db6:	2000      	movs	r0, #0
 8000db8:	e78d      	b.n	8000cd6 <__aeabi_ddiv+0x7a>
 8000dba:	464b      	mov	r3, r9
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	4698      	mov	r8, r3
 8000dc0:	d140      	bne.n	8000e44 <__aeabi_ddiv+0x1e8>
 8000dc2:	2308      	movs	r3, #8
 8000dc4:	4699      	mov	r9, r3
 8000dc6:	3b06      	subs	r3, #6
 8000dc8:	2500      	movs	r5, #0
 8000dca:	4683      	mov	fp, r0
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	e769      	b.n	8000ca4 <__aeabi_ddiv+0x48>
 8000dd0:	46b2      	mov	sl, r6
 8000dd2:	9b00      	ldr	r3, [sp, #0]
 8000dd4:	2b02      	cmp	r3, #2
 8000dd6:	d0a9      	beq.n	8000d2c <__aeabi_ddiv+0xd0>
 8000dd8:	2b03      	cmp	r3, #3
 8000dda:	d100      	bne.n	8000dde <__aeabi_ddiv+0x182>
 8000ddc:	e211      	b.n	8001202 <__aeabi_ddiv+0x5a6>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d093      	beq.n	8000d0a <__aeabi_ddiv+0xae>
 8000de2:	4a35      	ldr	r2, [pc, #212]	; (8000eb8 <__aeabi_ddiv+0x25c>)
 8000de4:	445a      	add	r2, fp
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	dc00      	bgt.n	8000dec <__aeabi_ddiv+0x190>
 8000dea:	e13c      	b.n	8001066 <__aeabi_ddiv+0x40a>
 8000dec:	076b      	lsls	r3, r5, #29
 8000dee:	d000      	beq.n	8000df2 <__aeabi_ddiv+0x196>
 8000df0:	e1a7      	b.n	8001142 <__aeabi_ddiv+0x4e6>
 8000df2:	08ed      	lsrs	r5, r5, #3
 8000df4:	4643      	mov	r3, r8
 8000df6:	01db      	lsls	r3, r3, #7
 8000df8:	d506      	bpl.n	8000e08 <__aeabi_ddiv+0x1ac>
 8000dfa:	4642      	mov	r2, r8
 8000dfc:	4b2f      	ldr	r3, [pc, #188]	; (8000ebc <__aeabi_ddiv+0x260>)
 8000dfe:	401a      	ands	r2, r3
 8000e00:	4690      	mov	r8, r2
 8000e02:	2280      	movs	r2, #128	; 0x80
 8000e04:	00d2      	lsls	r2, r2, #3
 8000e06:	445a      	add	r2, fp
 8000e08:	4b2d      	ldr	r3, [pc, #180]	; (8000ec0 <__aeabi_ddiv+0x264>)
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	dc8e      	bgt.n	8000d2c <__aeabi_ddiv+0xd0>
 8000e0e:	4643      	mov	r3, r8
 8000e10:	0552      	lsls	r2, r2, #21
 8000e12:	0758      	lsls	r0, r3, #29
 8000e14:	025c      	lsls	r4, r3, #9
 8000e16:	4305      	orrs	r5, r0
 8000e18:	0b24      	lsrs	r4, r4, #12
 8000e1a:	0d53      	lsrs	r3, r2, #21
 8000e1c:	e778      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8000e1e:	46ba      	mov	sl, r7
 8000e20:	46a0      	mov	r8, r4
 8000e22:	0015      	movs	r5, r2
 8000e24:	9000      	str	r0, [sp, #0]
 8000e26:	e7d4      	b.n	8000dd2 <__aeabi_ddiv+0x176>
 8000e28:	464a      	mov	r2, r9
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	4691      	mov	r9, r2
 8000e30:	2003      	movs	r0, #3
 8000e32:	4652      	mov	r2, sl
 8000e34:	e74f      	b.n	8000cd6 <__aeabi_ddiv+0x7a>
 8000e36:	4649      	mov	r1, r9
 8000e38:	2301      	movs	r3, #1
 8000e3a:	4319      	orrs	r1, r3
 8000e3c:	4689      	mov	r9, r1
 8000e3e:	2400      	movs	r4, #0
 8000e40:	2001      	movs	r0, #1
 8000e42:	e748      	b.n	8000cd6 <__aeabi_ddiv+0x7a>
 8000e44:	230c      	movs	r3, #12
 8000e46:	4699      	mov	r9, r3
 8000e48:	3b09      	subs	r3, #9
 8000e4a:	46a0      	mov	r8, r4
 8000e4c:	4683      	mov	fp, r0
 8000e4e:	9300      	str	r3, [sp, #0]
 8000e50:	e728      	b.n	8000ca4 <__aeabi_ddiv+0x48>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	2300      	movs	r3, #0
 8000e58:	469b      	mov	fp, r3
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	2500      	movs	r5, #0
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	e720      	b.n	8000ca4 <__aeabi_ddiv+0x48>
 8000e62:	2300      	movs	r3, #0
 8000e64:	2480      	movs	r4, #128	; 0x80
 8000e66:	469a      	mov	sl, r3
 8000e68:	2500      	movs	r5, #0
 8000e6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000e6c:	0324      	lsls	r4, r4, #12
 8000e6e:	e74f      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8000e70:	2380      	movs	r3, #128	; 0x80
 8000e72:	4641      	mov	r1, r8
 8000e74:	031b      	lsls	r3, r3, #12
 8000e76:	4219      	tst	r1, r3
 8000e78:	d008      	beq.n	8000e8c <__aeabi_ddiv+0x230>
 8000e7a:	421c      	tst	r4, r3
 8000e7c:	d106      	bne.n	8000e8c <__aeabi_ddiv+0x230>
 8000e7e:	431c      	orrs	r4, r3
 8000e80:	0324      	lsls	r4, r4, #12
 8000e82:	46ba      	mov	sl, r7
 8000e84:	0015      	movs	r5, r2
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000e88:	0b24      	lsrs	r4, r4, #12
 8000e8a:	e741      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8000e8c:	2480      	movs	r4, #128	; 0x80
 8000e8e:	4643      	mov	r3, r8
 8000e90:	0324      	lsls	r4, r4, #12
 8000e92:	431c      	orrs	r4, r3
 8000e94:	0324      	lsls	r4, r4, #12
 8000e96:	46b2      	mov	sl, r6
 8000e98:	4b01      	ldr	r3, [pc, #4]	; (8000ea0 <__aeabi_ddiv+0x244>)
 8000e9a:	0b24      	lsrs	r4, r4, #12
 8000e9c:	e738      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	000007ff 	.word	0x000007ff
 8000ea4:	fffffc01 	.word	0xfffffc01
 8000ea8:	08009dc4 	.word	0x08009dc4
 8000eac:	fffff801 	.word	0xfffff801
 8000eb0:	fffffc0d 	.word	0xfffffc0d
 8000eb4:	000003f3 	.word	0x000003f3
 8000eb8:	000003ff 	.word	0x000003ff
 8000ebc:	feffffff 	.word	0xfeffffff
 8000ec0:	000007fe 	.word	0x000007fe
 8000ec4:	4544      	cmp	r4, r8
 8000ec6:	d200      	bcs.n	8000eca <__aeabi_ddiv+0x26e>
 8000ec8:	e116      	b.n	80010f8 <__aeabi_ddiv+0x49c>
 8000eca:	d100      	bne.n	8000ece <__aeabi_ddiv+0x272>
 8000ecc:	e111      	b.n	80010f2 <__aeabi_ddiv+0x496>
 8000ece:	2301      	movs	r3, #1
 8000ed0:	425b      	negs	r3, r3
 8000ed2:	469c      	mov	ip, r3
 8000ed4:	002e      	movs	r6, r5
 8000ed6:	4640      	mov	r0, r8
 8000ed8:	2500      	movs	r5, #0
 8000eda:	44e3      	add	fp, ip
 8000edc:	0223      	lsls	r3, r4, #8
 8000ede:	0e14      	lsrs	r4, r2, #24
 8000ee0:	431c      	orrs	r4, r3
 8000ee2:	0c1b      	lsrs	r3, r3, #16
 8000ee4:	4699      	mov	r9, r3
 8000ee6:	0423      	lsls	r3, r4, #16
 8000ee8:	0c1f      	lsrs	r7, r3, #16
 8000eea:	0212      	lsls	r2, r2, #8
 8000eec:	4649      	mov	r1, r9
 8000eee:	9200      	str	r2, [sp, #0]
 8000ef0:	9701      	str	r7, [sp, #4]
 8000ef2:	f7ff f9ab 	bl	800024c <__aeabi_uidivmod>
 8000ef6:	0002      	movs	r2, r0
 8000ef8:	437a      	muls	r2, r7
 8000efa:	040b      	lsls	r3, r1, #16
 8000efc:	0c31      	lsrs	r1, r6, #16
 8000efe:	4680      	mov	r8, r0
 8000f00:	4319      	orrs	r1, r3
 8000f02:	428a      	cmp	r2, r1
 8000f04:	d90b      	bls.n	8000f1e <__aeabi_ddiv+0x2c2>
 8000f06:	2301      	movs	r3, #1
 8000f08:	425b      	negs	r3, r3
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	1909      	adds	r1, r1, r4
 8000f0e:	44e0      	add	r8, ip
 8000f10:	428c      	cmp	r4, r1
 8000f12:	d804      	bhi.n	8000f1e <__aeabi_ddiv+0x2c2>
 8000f14:	428a      	cmp	r2, r1
 8000f16:	d902      	bls.n	8000f1e <__aeabi_ddiv+0x2c2>
 8000f18:	1e83      	subs	r3, r0, #2
 8000f1a:	4698      	mov	r8, r3
 8000f1c:	1909      	adds	r1, r1, r4
 8000f1e:	1a88      	subs	r0, r1, r2
 8000f20:	4649      	mov	r1, r9
 8000f22:	f7ff f993 	bl	800024c <__aeabi_uidivmod>
 8000f26:	0409      	lsls	r1, r1, #16
 8000f28:	468c      	mov	ip, r1
 8000f2a:	0431      	lsls	r1, r6, #16
 8000f2c:	4666      	mov	r6, ip
 8000f2e:	9a01      	ldr	r2, [sp, #4]
 8000f30:	0c09      	lsrs	r1, r1, #16
 8000f32:	4342      	muls	r2, r0
 8000f34:	0003      	movs	r3, r0
 8000f36:	4331      	orrs	r1, r6
 8000f38:	428a      	cmp	r2, r1
 8000f3a:	d904      	bls.n	8000f46 <__aeabi_ddiv+0x2ea>
 8000f3c:	1909      	adds	r1, r1, r4
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	428c      	cmp	r4, r1
 8000f42:	d800      	bhi.n	8000f46 <__aeabi_ddiv+0x2ea>
 8000f44:	e111      	b.n	800116a <__aeabi_ddiv+0x50e>
 8000f46:	1a89      	subs	r1, r1, r2
 8000f48:	4642      	mov	r2, r8
 8000f4a:	9e00      	ldr	r6, [sp, #0]
 8000f4c:	0412      	lsls	r2, r2, #16
 8000f4e:	431a      	orrs	r2, r3
 8000f50:	0c33      	lsrs	r3, r6, #16
 8000f52:	001f      	movs	r7, r3
 8000f54:	0c10      	lsrs	r0, r2, #16
 8000f56:	4690      	mov	r8, r2
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	0413      	lsls	r3, r2, #16
 8000f5c:	0432      	lsls	r2, r6, #16
 8000f5e:	0c16      	lsrs	r6, r2, #16
 8000f60:	0032      	movs	r2, r6
 8000f62:	0c1b      	lsrs	r3, r3, #16
 8000f64:	435a      	muls	r2, r3
 8000f66:	9603      	str	r6, [sp, #12]
 8000f68:	437b      	muls	r3, r7
 8000f6a:	4346      	muls	r6, r0
 8000f6c:	4378      	muls	r0, r7
 8000f6e:	0c17      	lsrs	r7, r2, #16
 8000f70:	46bc      	mov	ip, r7
 8000f72:	199b      	adds	r3, r3, r6
 8000f74:	4463      	add	r3, ip
 8000f76:	429e      	cmp	r6, r3
 8000f78:	d903      	bls.n	8000f82 <__aeabi_ddiv+0x326>
 8000f7a:	2680      	movs	r6, #128	; 0x80
 8000f7c:	0276      	lsls	r6, r6, #9
 8000f7e:	46b4      	mov	ip, r6
 8000f80:	4460      	add	r0, ip
 8000f82:	0c1e      	lsrs	r6, r3, #16
 8000f84:	1830      	adds	r0, r6, r0
 8000f86:	0416      	lsls	r6, r2, #16
 8000f88:	041b      	lsls	r3, r3, #16
 8000f8a:	0c36      	lsrs	r6, r6, #16
 8000f8c:	199e      	adds	r6, r3, r6
 8000f8e:	4281      	cmp	r1, r0
 8000f90:	d200      	bcs.n	8000f94 <__aeabi_ddiv+0x338>
 8000f92:	e09c      	b.n	80010ce <__aeabi_ddiv+0x472>
 8000f94:	d100      	bne.n	8000f98 <__aeabi_ddiv+0x33c>
 8000f96:	e097      	b.n	80010c8 <__aeabi_ddiv+0x46c>
 8000f98:	1bae      	subs	r6, r5, r6
 8000f9a:	1a09      	subs	r1, r1, r0
 8000f9c:	42b5      	cmp	r5, r6
 8000f9e:	4180      	sbcs	r0, r0
 8000fa0:	4240      	negs	r0, r0
 8000fa2:	1a08      	subs	r0, r1, r0
 8000fa4:	4284      	cmp	r4, r0
 8000fa6:	d100      	bne.n	8000faa <__aeabi_ddiv+0x34e>
 8000fa8:	e111      	b.n	80011ce <__aeabi_ddiv+0x572>
 8000faa:	4649      	mov	r1, r9
 8000fac:	f7ff f94e 	bl	800024c <__aeabi_uidivmod>
 8000fb0:	9a01      	ldr	r2, [sp, #4]
 8000fb2:	040b      	lsls	r3, r1, #16
 8000fb4:	4342      	muls	r2, r0
 8000fb6:	0c31      	lsrs	r1, r6, #16
 8000fb8:	0005      	movs	r5, r0
 8000fba:	4319      	orrs	r1, r3
 8000fbc:	428a      	cmp	r2, r1
 8000fbe:	d907      	bls.n	8000fd0 <__aeabi_ddiv+0x374>
 8000fc0:	1909      	adds	r1, r1, r4
 8000fc2:	3d01      	subs	r5, #1
 8000fc4:	428c      	cmp	r4, r1
 8000fc6:	d803      	bhi.n	8000fd0 <__aeabi_ddiv+0x374>
 8000fc8:	428a      	cmp	r2, r1
 8000fca:	d901      	bls.n	8000fd0 <__aeabi_ddiv+0x374>
 8000fcc:	1e85      	subs	r5, r0, #2
 8000fce:	1909      	adds	r1, r1, r4
 8000fd0:	1a88      	subs	r0, r1, r2
 8000fd2:	4649      	mov	r1, r9
 8000fd4:	f7ff f93a 	bl	800024c <__aeabi_uidivmod>
 8000fd8:	0409      	lsls	r1, r1, #16
 8000fda:	468c      	mov	ip, r1
 8000fdc:	0431      	lsls	r1, r6, #16
 8000fde:	4666      	mov	r6, ip
 8000fe0:	9a01      	ldr	r2, [sp, #4]
 8000fe2:	0c09      	lsrs	r1, r1, #16
 8000fe4:	4342      	muls	r2, r0
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	4331      	orrs	r1, r6
 8000fea:	428a      	cmp	r2, r1
 8000fec:	d907      	bls.n	8000ffe <__aeabi_ddiv+0x3a2>
 8000fee:	1909      	adds	r1, r1, r4
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	428c      	cmp	r4, r1
 8000ff4:	d803      	bhi.n	8000ffe <__aeabi_ddiv+0x3a2>
 8000ff6:	428a      	cmp	r2, r1
 8000ff8:	d901      	bls.n	8000ffe <__aeabi_ddiv+0x3a2>
 8000ffa:	1e83      	subs	r3, r0, #2
 8000ffc:	1909      	adds	r1, r1, r4
 8000ffe:	9e03      	ldr	r6, [sp, #12]
 8001000:	1a89      	subs	r1, r1, r2
 8001002:	0032      	movs	r2, r6
 8001004:	042d      	lsls	r5, r5, #16
 8001006:	431d      	orrs	r5, r3
 8001008:	9f02      	ldr	r7, [sp, #8]
 800100a:	042b      	lsls	r3, r5, #16
 800100c:	0c1b      	lsrs	r3, r3, #16
 800100e:	435a      	muls	r2, r3
 8001010:	437b      	muls	r3, r7
 8001012:	469c      	mov	ip, r3
 8001014:	0c28      	lsrs	r0, r5, #16
 8001016:	4346      	muls	r6, r0
 8001018:	0c13      	lsrs	r3, r2, #16
 800101a:	44b4      	add	ip, r6
 800101c:	4463      	add	r3, ip
 800101e:	4378      	muls	r0, r7
 8001020:	429e      	cmp	r6, r3
 8001022:	d903      	bls.n	800102c <__aeabi_ddiv+0x3d0>
 8001024:	2680      	movs	r6, #128	; 0x80
 8001026:	0276      	lsls	r6, r6, #9
 8001028:	46b4      	mov	ip, r6
 800102a:	4460      	add	r0, ip
 800102c:	0c1e      	lsrs	r6, r3, #16
 800102e:	0412      	lsls	r2, r2, #16
 8001030:	041b      	lsls	r3, r3, #16
 8001032:	0c12      	lsrs	r2, r2, #16
 8001034:	1830      	adds	r0, r6, r0
 8001036:	189b      	adds	r3, r3, r2
 8001038:	4281      	cmp	r1, r0
 800103a:	d306      	bcc.n	800104a <__aeabi_ddiv+0x3ee>
 800103c:	d002      	beq.n	8001044 <__aeabi_ddiv+0x3e8>
 800103e:	2301      	movs	r3, #1
 8001040:	431d      	orrs	r5, r3
 8001042:	e6ce      	b.n	8000de2 <__aeabi_ddiv+0x186>
 8001044:	2b00      	cmp	r3, #0
 8001046:	d100      	bne.n	800104a <__aeabi_ddiv+0x3ee>
 8001048:	e6cb      	b.n	8000de2 <__aeabi_ddiv+0x186>
 800104a:	1861      	adds	r1, r4, r1
 800104c:	1e6e      	subs	r6, r5, #1
 800104e:	42a1      	cmp	r1, r4
 8001050:	d200      	bcs.n	8001054 <__aeabi_ddiv+0x3f8>
 8001052:	e0a4      	b.n	800119e <__aeabi_ddiv+0x542>
 8001054:	4281      	cmp	r1, r0
 8001056:	d200      	bcs.n	800105a <__aeabi_ddiv+0x3fe>
 8001058:	e0c9      	b.n	80011ee <__aeabi_ddiv+0x592>
 800105a:	d100      	bne.n	800105e <__aeabi_ddiv+0x402>
 800105c:	e0d9      	b.n	8001212 <__aeabi_ddiv+0x5b6>
 800105e:	0035      	movs	r5, r6
 8001060:	e7ed      	b.n	800103e <__aeabi_ddiv+0x3e2>
 8001062:	2501      	movs	r5, #1
 8001064:	426d      	negs	r5, r5
 8001066:	2101      	movs	r1, #1
 8001068:	1a89      	subs	r1, r1, r2
 800106a:	2938      	cmp	r1, #56	; 0x38
 800106c:	dd00      	ble.n	8001070 <__aeabi_ddiv+0x414>
 800106e:	e64c      	b.n	8000d0a <__aeabi_ddiv+0xae>
 8001070:	291f      	cmp	r1, #31
 8001072:	dc00      	bgt.n	8001076 <__aeabi_ddiv+0x41a>
 8001074:	e07f      	b.n	8001176 <__aeabi_ddiv+0x51a>
 8001076:	231f      	movs	r3, #31
 8001078:	425b      	negs	r3, r3
 800107a:	1a9a      	subs	r2, r3, r2
 800107c:	4643      	mov	r3, r8
 800107e:	40d3      	lsrs	r3, r2
 8001080:	2920      	cmp	r1, #32
 8001082:	d004      	beq.n	800108e <__aeabi_ddiv+0x432>
 8001084:	4644      	mov	r4, r8
 8001086:	4a65      	ldr	r2, [pc, #404]	; (800121c <__aeabi_ddiv+0x5c0>)
 8001088:	445a      	add	r2, fp
 800108a:	4094      	lsls	r4, r2
 800108c:	4325      	orrs	r5, r4
 800108e:	1e6a      	subs	r2, r5, #1
 8001090:	4195      	sbcs	r5, r2
 8001092:	2207      	movs	r2, #7
 8001094:	432b      	orrs	r3, r5
 8001096:	0015      	movs	r5, r2
 8001098:	2400      	movs	r4, #0
 800109a:	401d      	ands	r5, r3
 800109c:	421a      	tst	r2, r3
 800109e:	d100      	bne.n	80010a2 <__aeabi_ddiv+0x446>
 80010a0:	e0a1      	b.n	80011e6 <__aeabi_ddiv+0x58a>
 80010a2:	220f      	movs	r2, #15
 80010a4:	2400      	movs	r4, #0
 80010a6:	401a      	ands	r2, r3
 80010a8:	2a04      	cmp	r2, #4
 80010aa:	d100      	bne.n	80010ae <__aeabi_ddiv+0x452>
 80010ac:	e098      	b.n	80011e0 <__aeabi_ddiv+0x584>
 80010ae:	1d1a      	adds	r2, r3, #4
 80010b0:	429a      	cmp	r2, r3
 80010b2:	419b      	sbcs	r3, r3
 80010b4:	425b      	negs	r3, r3
 80010b6:	18e4      	adds	r4, r4, r3
 80010b8:	0013      	movs	r3, r2
 80010ba:	0222      	lsls	r2, r4, #8
 80010bc:	d400      	bmi.n	80010c0 <__aeabi_ddiv+0x464>
 80010be:	e08f      	b.n	80011e0 <__aeabi_ddiv+0x584>
 80010c0:	2301      	movs	r3, #1
 80010c2:	2400      	movs	r4, #0
 80010c4:	2500      	movs	r5, #0
 80010c6:	e623      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 80010c8:	42b5      	cmp	r5, r6
 80010ca:	d300      	bcc.n	80010ce <__aeabi_ddiv+0x472>
 80010cc:	e764      	b.n	8000f98 <__aeabi_ddiv+0x33c>
 80010ce:	4643      	mov	r3, r8
 80010d0:	1e5a      	subs	r2, r3, #1
 80010d2:	9b00      	ldr	r3, [sp, #0]
 80010d4:	469c      	mov	ip, r3
 80010d6:	4465      	add	r5, ip
 80010d8:	001f      	movs	r7, r3
 80010da:	429d      	cmp	r5, r3
 80010dc:	419b      	sbcs	r3, r3
 80010de:	425b      	negs	r3, r3
 80010e0:	191b      	adds	r3, r3, r4
 80010e2:	18c9      	adds	r1, r1, r3
 80010e4:	428c      	cmp	r4, r1
 80010e6:	d23a      	bcs.n	800115e <__aeabi_ddiv+0x502>
 80010e8:	4288      	cmp	r0, r1
 80010ea:	d863      	bhi.n	80011b4 <__aeabi_ddiv+0x558>
 80010ec:	d060      	beq.n	80011b0 <__aeabi_ddiv+0x554>
 80010ee:	4690      	mov	r8, r2
 80010f0:	e752      	b.n	8000f98 <__aeabi_ddiv+0x33c>
 80010f2:	42aa      	cmp	r2, r5
 80010f4:	d900      	bls.n	80010f8 <__aeabi_ddiv+0x49c>
 80010f6:	e6ea      	b.n	8000ece <__aeabi_ddiv+0x272>
 80010f8:	4643      	mov	r3, r8
 80010fa:	07de      	lsls	r6, r3, #31
 80010fc:	0858      	lsrs	r0, r3, #1
 80010fe:	086b      	lsrs	r3, r5, #1
 8001100:	431e      	orrs	r6, r3
 8001102:	07ed      	lsls	r5, r5, #31
 8001104:	e6ea      	b.n	8000edc <__aeabi_ddiv+0x280>
 8001106:	4648      	mov	r0, r9
 8001108:	f001 f8de 	bl	80022c8 <__clzsi2>
 800110c:	0001      	movs	r1, r0
 800110e:	0002      	movs	r2, r0
 8001110:	3115      	adds	r1, #21
 8001112:	3220      	adds	r2, #32
 8001114:	291c      	cmp	r1, #28
 8001116:	dc00      	bgt.n	800111a <__aeabi_ddiv+0x4be>
 8001118:	e61a      	b.n	8000d50 <__aeabi_ddiv+0xf4>
 800111a:	464b      	mov	r3, r9
 800111c:	3808      	subs	r0, #8
 800111e:	4083      	lsls	r3, r0
 8001120:	2500      	movs	r5, #0
 8001122:	4698      	mov	r8, r3
 8001124:	e620      	b.n	8000d68 <__aeabi_ddiv+0x10c>
 8001126:	f001 f8cf 	bl	80022c8 <__clzsi2>
 800112a:	0003      	movs	r3, r0
 800112c:	001a      	movs	r2, r3
 800112e:	3215      	adds	r2, #21
 8001130:	3020      	adds	r0, #32
 8001132:	2a1c      	cmp	r2, #28
 8001134:	dc00      	bgt.n	8001138 <__aeabi_ddiv+0x4dc>
 8001136:	e630      	b.n	8000d9a <__aeabi_ddiv+0x13e>
 8001138:	4654      	mov	r4, sl
 800113a:	3b08      	subs	r3, #8
 800113c:	2200      	movs	r2, #0
 800113e:	409c      	lsls	r4, r3
 8001140:	e635      	b.n	8000dae <__aeabi_ddiv+0x152>
 8001142:	230f      	movs	r3, #15
 8001144:	402b      	ands	r3, r5
 8001146:	2b04      	cmp	r3, #4
 8001148:	d100      	bne.n	800114c <__aeabi_ddiv+0x4f0>
 800114a:	e652      	b.n	8000df2 <__aeabi_ddiv+0x196>
 800114c:	2305      	movs	r3, #5
 800114e:	425b      	negs	r3, r3
 8001150:	42ab      	cmp	r3, r5
 8001152:	419b      	sbcs	r3, r3
 8001154:	3504      	adds	r5, #4
 8001156:	425b      	negs	r3, r3
 8001158:	08ed      	lsrs	r5, r5, #3
 800115a:	4498      	add	r8, r3
 800115c:	e64a      	b.n	8000df4 <__aeabi_ddiv+0x198>
 800115e:	428c      	cmp	r4, r1
 8001160:	d1c5      	bne.n	80010ee <__aeabi_ddiv+0x492>
 8001162:	42af      	cmp	r7, r5
 8001164:	d9c0      	bls.n	80010e8 <__aeabi_ddiv+0x48c>
 8001166:	4690      	mov	r8, r2
 8001168:	e716      	b.n	8000f98 <__aeabi_ddiv+0x33c>
 800116a:	428a      	cmp	r2, r1
 800116c:	d800      	bhi.n	8001170 <__aeabi_ddiv+0x514>
 800116e:	e6ea      	b.n	8000f46 <__aeabi_ddiv+0x2ea>
 8001170:	1e83      	subs	r3, r0, #2
 8001172:	1909      	adds	r1, r1, r4
 8001174:	e6e7      	b.n	8000f46 <__aeabi_ddiv+0x2ea>
 8001176:	4a2a      	ldr	r2, [pc, #168]	; (8001220 <__aeabi_ddiv+0x5c4>)
 8001178:	0028      	movs	r0, r5
 800117a:	445a      	add	r2, fp
 800117c:	4643      	mov	r3, r8
 800117e:	4095      	lsls	r5, r2
 8001180:	4093      	lsls	r3, r2
 8001182:	40c8      	lsrs	r0, r1
 8001184:	1e6a      	subs	r2, r5, #1
 8001186:	4195      	sbcs	r5, r2
 8001188:	4644      	mov	r4, r8
 800118a:	4303      	orrs	r3, r0
 800118c:	432b      	orrs	r3, r5
 800118e:	40cc      	lsrs	r4, r1
 8001190:	075a      	lsls	r2, r3, #29
 8001192:	d092      	beq.n	80010ba <__aeabi_ddiv+0x45e>
 8001194:	220f      	movs	r2, #15
 8001196:	401a      	ands	r2, r3
 8001198:	2a04      	cmp	r2, #4
 800119a:	d188      	bne.n	80010ae <__aeabi_ddiv+0x452>
 800119c:	e78d      	b.n	80010ba <__aeabi_ddiv+0x45e>
 800119e:	0035      	movs	r5, r6
 80011a0:	4281      	cmp	r1, r0
 80011a2:	d000      	beq.n	80011a6 <__aeabi_ddiv+0x54a>
 80011a4:	e74b      	b.n	800103e <__aeabi_ddiv+0x3e2>
 80011a6:	9a00      	ldr	r2, [sp, #0]
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d000      	beq.n	80011ae <__aeabi_ddiv+0x552>
 80011ac:	e747      	b.n	800103e <__aeabi_ddiv+0x3e2>
 80011ae:	e618      	b.n	8000de2 <__aeabi_ddiv+0x186>
 80011b0:	42ae      	cmp	r6, r5
 80011b2:	d99c      	bls.n	80010ee <__aeabi_ddiv+0x492>
 80011b4:	2302      	movs	r3, #2
 80011b6:	425b      	negs	r3, r3
 80011b8:	469c      	mov	ip, r3
 80011ba:	9b00      	ldr	r3, [sp, #0]
 80011bc:	44e0      	add	r8, ip
 80011be:	469c      	mov	ip, r3
 80011c0:	4465      	add	r5, ip
 80011c2:	429d      	cmp	r5, r3
 80011c4:	419b      	sbcs	r3, r3
 80011c6:	425b      	negs	r3, r3
 80011c8:	191b      	adds	r3, r3, r4
 80011ca:	18c9      	adds	r1, r1, r3
 80011cc:	e6e4      	b.n	8000f98 <__aeabi_ddiv+0x33c>
 80011ce:	4a15      	ldr	r2, [pc, #84]	; (8001224 <__aeabi_ddiv+0x5c8>)
 80011d0:	445a      	add	r2, fp
 80011d2:	2a00      	cmp	r2, #0
 80011d4:	dc00      	bgt.n	80011d8 <__aeabi_ddiv+0x57c>
 80011d6:	e744      	b.n	8001062 <__aeabi_ddiv+0x406>
 80011d8:	2301      	movs	r3, #1
 80011da:	2500      	movs	r5, #0
 80011dc:	4498      	add	r8, r3
 80011de:	e609      	b.n	8000df4 <__aeabi_ddiv+0x198>
 80011e0:	0765      	lsls	r5, r4, #29
 80011e2:	0264      	lsls	r4, r4, #9
 80011e4:	0b24      	lsrs	r4, r4, #12
 80011e6:	08db      	lsrs	r3, r3, #3
 80011e8:	431d      	orrs	r5, r3
 80011ea:	2300      	movs	r3, #0
 80011ec:	e590      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 80011ee:	9e00      	ldr	r6, [sp, #0]
 80011f0:	3d02      	subs	r5, #2
 80011f2:	0072      	lsls	r2, r6, #1
 80011f4:	42b2      	cmp	r2, r6
 80011f6:	41bf      	sbcs	r7, r7
 80011f8:	427f      	negs	r7, r7
 80011fa:	193c      	adds	r4, r7, r4
 80011fc:	1909      	adds	r1, r1, r4
 80011fe:	9200      	str	r2, [sp, #0]
 8001200:	e7ce      	b.n	80011a0 <__aeabi_ddiv+0x544>
 8001202:	2480      	movs	r4, #128	; 0x80
 8001204:	4643      	mov	r3, r8
 8001206:	0324      	lsls	r4, r4, #12
 8001208:	431c      	orrs	r4, r3
 800120a:	0324      	lsls	r4, r4, #12
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <__aeabi_ddiv+0x5cc>)
 800120e:	0b24      	lsrs	r4, r4, #12
 8001210:	e57e      	b.n	8000d10 <__aeabi_ddiv+0xb4>
 8001212:	9a00      	ldr	r2, [sp, #0]
 8001214:	429a      	cmp	r2, r3
 8001216:	d3ea      	bcc.n	80011ee <__aeabi_ddiv+0x592>
 8001218:	0035      	movs	r5, r6
 800121a:	e7c4      	b.n	80011a6 <__aeabi_ddiv+0x54a>
 800121c:	0000043e 	.word	0x0000043e
 8001220:	0000041e 	.word	0x0000041e
 8001224:	000003ff 	.word	0x000003ff
 8001228:	000007ff 	.word	0x000007ff

0800122c <__eqdf2>:
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	464f      	mov	r7, r9
 8001230:	4646      	mov	r6, r8
 8001232:	46d6      	mov	lr, sl
 8001234:	4694      	mov	ip, r2
 8001236:	4691      	mov	r9, r2
 8001238:	031a      	lsls	r2, r3, #12
 800123a:	0b12      	lsrs	r2, r2, #12
 800123c:	4d18      	ldr	r5, [pc, #96]	; (80012a0 <__eqdf2+0x74>)
 800123e:	b5c0      	push	{r6, r7, lr}
 8001240:	004c      	lsls	r4, r1, #1
 8001242:	030f      	lsls	r7, r1, #12
 8001244:	4692      	mov	sl, r2
 8001246:	005a      	lsls	r2, r3, #1
 8001248:	0006      	movs	r6, r0
 800124a:	4680      	mov	r8, r0
 800124c:	0b3f      	lsrs	r7, r7, #12
 800124e:	2001      	movs	r0, #1
 8001250:	0d64      	lsrs	r4, r4, #21
 8001252:	0fc9      	lsrs	r1, r1, #31
 8001254:	0d52      	lsrs	r2, r2, #21
 8001256:	0fdb      	lsrs	r3, r3, #31
 8001258:	42ac      	cmp	r4, r5
 800125a:	d00a      	beq.n	8001272 <__eqdf2+0x46>
 800125c:	42aa      	cmp	r2, r5
 800125e:	d003      	beq.n	8001268 <__eqdf2+0x3c>
 8001260:	4294      	cmp	r4, r2
 8001262:	d101      	bne.n	8001268 <__eqdf2+0x3c>
 8001264:	4557      	cmp	r7, sl
 8001266:	d00d      	beq.n	8001284 <__eqdf2+0x58>
 8001268:	bce0      	pop	{r5, r6, r7}
 800126a:	46ba      	mov	sl, r7
 800126c:	46b1      	mov	r9, r6
 800126e:	46a8      	mov	r8, r5
 8001270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001272:	003d      	movs	r5, r7
 8001274:	4335      	orrs	r5, r6
 8001276:	d1f7      	bne.n	8001268 <__eqdf2+0x3c>
 8001278:	42a2      	cmp	r2, r4
 800127a:	d1f5      	bne.n	8001268 <__eqdf2+0x3c>
 800127c:	4652      	mov	r2, sl
 800127e:	4665      	mov	r5, ip
 8001280:	432a      	orrs	r2, r5
 8001282:	d1f1      	bne.n	8001268 <__eqdf2+0x3c>
 8001284:	2001      	movs	r0, #1
 8001286:	45c8      	cmp	r8, r9
 8001288:	d1ee      	bne.n	8001268 <__eqdf2+0x3c>
 800128a:	4299      	cmp	r1, r3
 800128c:	d006      	beq.n	800129c <__eqdf2+0x70>
 800128e:	2c00      	cmp	r4, #0
 8001290:	d1ea      	bne.n	8001268 <__eqdf2+0x3c>
 8001292:	433e      	orrs	r6, r7
 8001294:	0030      	movs	r0, r6
 8001296:	1e46      	subs	r6, r0, #1
 8001298:	41b0      	sbcs	r0, r6
 800129a:	e7e5      	b.n	8001268 <__eqdf2+0x3c>
 800129c:	2000      	movs	r0, #0
 800129e:	e7e3      	b.n	8001268 <__eqdf2+0x3c>
 80012a0:	000007ff 	.word	0x000007ff

080012a4 <__gedf2>:
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	464e      	mov	r6, r9
 80012a8:	4645      	mov	r5, r8
 80012aa:	4657      	mov	r7, sl
 80012ac:	46de      	mov	lr, fp
 80012ae:	0004      	movs	r4, r0
 80012b0:	0018      	movs	r0, r3
 80012b2:	b5e0      	push	{r5, r6, r7, lr}
 80012b4:	0016      	movs	r6, r2
 80012b6:	031b      	lsls	r3, r3, #12
 80012b8:	0b1b      	lsrs	r3, r3, #12
 80012ba:	4d32      	ldr	r5, [pc, #200]	; (8001384 <__gedf2+0xe0>)
 80012bc:	030f      	lsls	r7, r1, #12
 80012be:	004a      	lsls	r2, r1, #1
 80012c0:	4699      	mov	r9, r3
 80012c2:	0043      	lsls	r3, r0, #1
 80012c4:	46a4      	mov	ip, r4
 80012c6:	46b0      	mov	r8, r6
 80012c8:	0b3f      	lsrs	r7, r7, #12
 80012ca:	0d52      	lsrs	r2, r2, #21
 80012cc:	0fc9      	lsrs	r1, r1, #31
 80012ce:	0d5b      	lsrs	r3, r3, #21
 80012d0:	0fc0      	lsrs	r0, r0, #31
 80012d2:	42aa      	cmp	r2, r5
 80012d4:	d029      	beq.n	800132a <__gedf2+0x86>
 80012d6:	42ab      	cmp	r3, r5
 80012d8:	d018      	beq.n	800130c <__gedf2+0x68>
 80012da:	2a00      	cmp	r2, #0
 80012dc:	d12a      	bne.n	8001334 <__gedf2+0x90>
 80012de:	433c      	orrs	r4, r7
 80012e0:	46a3      	mov	fp, r4
 80012e2:	4265      	negs	r5, r4
 80012e4:	4165      	adcs	r5, r4
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d102      	bne.n	80012f0 <__gedf2+0x4c>
 80012ea:	464c      	mov	r4, r9
 80012ec:	4326      	orrs	r6, r4
 80012ee:	d027      	beq.n	8001340 <__gedf2+0x9c>
 80012f0:	2d00      	cmp	r5, #0
 80012f2:	d115      	bne.n	8001320 <__gedf2+0x7c>
 80012f4:	4281      	cmp	r1, r0
 80012f6:	d028      	beq.n	800134a <__gedf2+0xa6>
 80012f8:	2002      	movs	r0, #2
 80012fa:	3901      	subs	r1, #1
 80012fc:	4008      	ands	r0, r1
 80012fe:	3801      	subs	r0, #1
 8001300:	bcf0      	pop	{r4, r5, r6, r7}
 8001302:	46bb      	mov	fp, r7
 8001304:	46b2      	mov	sl, r6
 8001306:	46a9      	mov	r9, r5
 8001308:	46a0      	mov	r8, r4
 800130a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800130c:	464d      	mov	r5, r9
 800130e:	432e      	orrs	r6, r5
 8001310:	d12f      	bne.n	8001372 <__gedf2+0xce>
 8001312:	2a00      	cmp	r2, #0
 8001314:	d1ee      	bne.n	80012f4 <__gedf2+0x50>
 8001316:	433c      	orrs	r4, r7
 8001318:	4265      	negs	r5, r4
 800131a:	4165      	adcs	r5, r4
 800131c:	2d00      	cmp	r5, #0
 800131e:	d0e9      	beq.n	80012f4 <__gedf2+0x50>
 8001320:	2800      	cmp	r0, #0
 8001322:	d1ed      	bne.n	8001300 <__gedf2+0x5c>
 8001324:	2001      	movs	r0, #1
 8001326:	4240      	negs	r0, r0
 8001328:	e7ea      	b.n	8001300 <__gedf2+0x5c>
 800132a:	003d      	movs	r5, r7
 800132c:	4325      	orrs	r5, r4
 800132e:	d120      	bne.n	8001372 <__gedf2+0xce>
 8001330:	4293      	cmp	r3, r2
 8001332:	d0eb      	beq.n	800130c <__gedf2+0x68>
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1dd      	bne.n	80012f4 <__gedf2+0x50>
 8001338:	464c      	mov	r4, r9
 800133a:	4326      	orrs	r6, r4
 800133c:	d1da      	bne.n	80012f4 <__gedf2+0x50>
 800133e:	e7db      	b.n	80012f8 <__gedf2+0x54>
 8001340:	465b      	mov	r3, fp
 8001342:	2000      	movs	r0, #0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0db      	beq.n	8001300 <__gedf2+0x5c>
 8001348:	e7d6      	b.n	80012f8 <__gedf2+0x54>
 800134a:	429a      	cmp	r2, r3
 800134c:	dc0a      	bgt.n	8001364 <__gedf2+0xc0>
 800134e:	dbe7      	blt.n	8001320 <__gedf2+0x7c>
 8001350:	454f      	cmp	r7, r9
 8001352:	d8d1      	bhi.n	80012f8 <__gedf2+0x54>
 8001354:	d010      	beq.n	8001378 <__gedf2+0xd4>
 8001356:	2000      	movs	r0, #0
 8001358:	454f      	cmp	r7, r9
 800135a:	d2d1      	bcs.n	8001300 <__gedf2+0x5c>
 800135c:	2900      	cmp	r1, #0
 800135e:	d0e1      	beq.n	8001324 <__gedf2+0x80>
 8001360:	0008      	movs	r0, r1
 8001362:	e7cd      	b.n	8001300 <__gedf2+0x5c>
 8001364:	4243      	negs	r3, r0
 8001366:	4158      	adcs	r0, r3
 8001368:	2302      	movs	r3, #2
 800136a:	4240      	negs	r0, r0
 800136c:	4018      	ands	r0, r3
 800136e:	3801      	subs	r0, #1
 8001370:	e7c6      	b.n	8001300 <__gedf2+0x5c>
 8001372:	2002      	movs	r0, #2
 8001374:	4240      	negs	r0, r0
 8001376:	e7c3      	b.n	8001300 <__gedf2+0x5c>
 8001378:	45c4      	cmp	ip, r8
 800137a:	d8bd      	bhi.n	80012f8 <__gedf2+0x54>
 800137c:	2000      	movs	r0, #0
 800137e:	45c4      	cmp	ip, r8
 8001380:	d2be      	bcs.n	8001300 <__gedf2+0x5c>
 8001382:	e7eb      	b.n	800135c <__gedf2+0xb8>
 8001384:	000007ff 	.word	0x000007ff

08001388 <__ledf2>:
 8001388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800138a:	464e      	mov	r6, r9
 800138c:	4645      	mov	r5, r8
 800138e:	4657      	mov	r7, sl
 8001390:	46de      	mov	lr, fp
 8001392:	0004      	movs	r4, r0
 8001394:	0018      	movs	r0, r3
 8001396:	b5e0      	push	{r5, r6, r7, lr}
 8001398:	0016      	movs	r6, r2
 800139a:	031b      	lsls	r3, r3, #12
 800139c:	0b1b      	lsrs	r3, r3, #12
 800139e:	4d31      	ldr	r5, [pc, #196]	; (8001464 <__ledf2+0xdc>)
 80013a0:	030f      	lsls	r7, r1, #12
 80013a2:	004a      	lsls	r2, r1, #1
 80013a4:	4699      	mov	r9, r3
 80013a6:	0043      	lsls	r3, r0, #1
 80013a8:	46a4      	mov	ip, r4
 80013aa:	46b0      	mov	r8, r6
 80013ac:	0b3f      	lsrs	r7, r7, #12
 80013ae:	0d52      	lsrs	r2, r2, #21
 80013b0:	0fc9      	lsrs	r1, r1, #31
 80013b2:	0d5b      	lsrs	r3, r3, #21
 80013b4:	0fc0      	lsrs	r0, r0, #31
 80013b6:	42aa      	cmp	r2, r5
 80013b8:	d011      	beq.n	80013de <__ledf2+0x56>
 80013ba:	42ab      	cmp	r3, r5
 80013bc:	d014      	beq.n	80013e8 <__ledf2+0x60>
 80013be:	2a00      	cmp	r2, #0
 80013c0:	d12f      	bne.n	8001422 <__ledf2+0x9a>
 80013c2:	433c      	orrs	r4, r7
 80013c4:	46a3      	mov	fp, r4
 80013c6:	4265      	negs	r5, r4
 80013c8:	4165      	adcs	r5, r4
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d114      	bne.n	80013f8 <__ledf2+0x70>
 80013ce:	464c      	mov	r4, r9
 80013d0:	4326      	orrs	r6, r4
 80013d2:	d111      	bne.n	80013f8 <__ledf2+0x70>
 80013d4:	465b      	mov	r3, fp
 80013d6:	2000      	movs	r0, #0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d017      	beq.n	800140c <__ledf2+0x84>
 80013dc:	e010      	b.n	8001400 <__ledf2+0x78>
 80013de:	003d      	movs	r5, r7
 80013e0:	4325      	orrs	r5, r4
 80013e2:	d112      	bne.n	800140a <__ledf2+0x82>
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d11c      	bne.n	8001422 <__ledf2+0x9a>
 80013e8:	464d      	mov	r5, r9
 80013ea:	432e      	orrs	r6, r5
 80013ec:	d10d      	bne.n	800140a <__ledf2+0x82>
 80013ee:	2a00      	cmp	r2, #0
 80013f0:	d104      	bne.n	80013fc <__ledf2+0x74>
 80013f2:	433c      	orrs	r4, r7
 80013f4:	4265      	negs	r5, r4
 80013f6:	4165      	adcs	r5, r4
 80013f8:	2d00      	cmp	r5, #0
 80013fa:	d10d      	bne.n	8001418 <__ledf2+0x90>
 80013fc:	4281      	cmp	r1, r0
 80013fe:	d016      	beq.n	800142e <__ledf2+0xa6>
 8001400:	2002      	movs	r0, #2
 8001402:	3901      	subs	r1, #1
 8001404:	4008      	ands	r0, r1
 8001406:	3801      	subs	r0, #1
 8001408:	e000      	b.n	800140c <__ledf2+0x84>
 800140a:	2002      	movs	r0, #2
 800140c:	bcf0      	pop	{r4, r5, r6, r7}
 800140e:	46bb      	mov	fp, r7
 8001410:	46b2      	mov	sl, r6
 8001412:	46a9      	mov	r9, r5
 8001414:	46a0      	mov	r8, r4
 8001416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001418:	2800      	cmp	r0, #0
 800141a:	d1f7      	bne.n	800140c <__ledf2+0x84>
 800141c:	2001      	movs	r0, #1
 800141e:	4240      	negs	r0, r0
 8001420:	e7f4      	b.n	800140c <__ledf2+0x84>
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1ea      	bne.n	80013fc <__ledf2+0x74>
 8001426:	464c      	mov	r4, r9
 8001428:	4326      	orrs	r6, r4
 800142a:	d1e7      	bne.n	80013fc <__ledf2+0x74>
 800142c:	e7e8      	b.n	8001400 <__ledf2+0x78>
 800142e:	429a      	cmp	r2, r3
 8001430:	dd06      	ble.n	8001440 <__ledf2+0xb8>
 8001432:	4243      	negs	r3, r0
 8001434:	4158      	adcs	r0, r3
 8001436:	2302      	movs	r3, #2
 8001438:	4240      	negs	r0, r0
 800143a:	4018      	ands	r0, r3
 800143c:	3801      	subs	r0, #1
 800143e:	e7e5      	b.n	800140c <__ledf2+0x84>
 8001440:	429a      	cmp	r2, r3
 8001442:	dbe9      	blt.n	8001418 <__ledf2+0x90>
 8001444:	454f      	cmp	r7, r9
 8001446:	d8db      	bhi.n	8001400 <__ledf2+0x78>
 8001448:	d006      	beq.n	8001458 <__ledf2+0xd0>
 800144a:	2000      	movs	r0, #0
 800144c:	454f      	cmp	r7, r9
 800144e:	d2dd      	bcs.n	800140c <__ledf2+0x84>
 8001450:	2900      	cmp	r1, #0
 8001452:	d0e3      	beq.n	800141c <__ledf2+0x94>
 8001454:	0008      	movs	r0, r1
 8001456:	e7d9      	b.n	800140c <__ledf2+0x84>
 8001458:	45c4      	cmp	ip, r8
 800145a:	d8d1      	bhi.n	8001400 <__ledf2+0x78>
 800145c:	2000      	movs	r0, #0
 800145e:	45c4      	cmp	ip, r8
 8001460:	d2d4      	bcs.n	800140c <__ledf2+0x84>
 8001462:	e7f5      	b.n	8001450 <__ledf2+0xc8>
 8001464:	000007ff 	.word	0x000007ff

08001468 <__aeabi_dmul>:
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	4657      	mov	r7, sl
 800146c:	464e      	mov	r6, r9
 800146e:	4645      	mov	r5, r8
 8001470:	46de      	mov	lr, fp
 8001472:	b5e0      	push	{r5, r6, r7, lr}
 8001474:	4698      	mov	r8, r3
 8001476:	030c      	lsls	r4, r1, #12
 8001478:	004b      	lsls	r3, r1, #1
 800147a:	0006      	movs	r6, r0
 800147c:	4692      	mov	sl, r2
 800147e:	b087      	sub	sp, #28
 8001480:	0b24      	lsrs	r4, r4, #12
 8001482:	0d5b      	lsrs	r3, r3, #21
 8001484:	0fcf      	lsrs	r7, r1, #31
 8001486:	2b00      	cmp	r3, #0
 8001488:	d06c      	beq.n	8001564 <__aeabi_dmul+0xfc>
 800148a:	4add      	ldr	r2, [pc, #884]	; (8001800 <__aeabi_dmul+0x398>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d100      	bne.n	8001492 <__aeabi_dmul+0x2a>
 8001490:	e086      	b.n	80015a0 <__aeabi_dmul+0x138>
 8001492:	0f42      	lsrs	r2, r0, #29
 8001494:	00e4      	lsls	r4, r4, #3
 8001496:	4314      	orrs	r4, r2
 8001498:	2280      	movs	r2, #128	; 0x80
 800149a:	0412      	lsls	r2, r2, #16
 800149c:	4314      	orrs	r4, r2
 800149e:	4ad9      	ldr	r2, [pc, #868]	; (8001804 <__aeabi_dmul+0x39c>)
 80014a0:	00c5      	lsls	r5, r0, #3
 80014a2:	4694      	mov	ip, r2
 80014a4:	4463      	add	r3, ip
 80014a6:	9300      	str	r3, [sp, #0]
 80014a8:	2300      	movs	r3, #0
 80014aa:	4699      	mov	r9, r3
 80014ac:	469b      	mov	fp, r3
 80014ae:	4643      	mov	r3, r8
 80014b0:	4642      	mov	r2, r8
 80014b2:	031e      	lsls	r6, r3, #12
 80014b4:	0fd2      	lsrs	r2, r2, #31
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	4650      	mov	r0, sl
 80014ba:	4690      	mov	r8, r2
 80014bc:	0b36      	lsrs	r6, r6, #12
 80014be:	0d5b      	lsrs	r3, r3, #21
 80014c0:	d100      	bne.n	80014c4 <__aeabi_dmul+0x5c>
 80014c2:	e078      	b.n	80015b6 <__aeabi_dmul+0x14e>
 80014c4:	4ace      	ldr	r2, [pc, #824]	; (8001800 <__aeabi_dmul+0x398>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d01d      	beq.n	8001506 <__aeabi_dmul+0x9e>
 80014ca:	49ce      	ldr	r1, [pc, #824]	; (8001804 <__aeabi_dmul+0x39c>)
 80014cc:	0f42      	lsrs	r2, r0, #29
 80014ce:	468c      	mov	ip, r1
 80014d0:	9900      	ldr	r1, [sp, #0]
 80014d2:	4463      	add	r3, ip
 80014d4:	00f6      	lsls	r6, r6, #3
 80014d6:	468c      	mov	ip, r1
 80014d8:	4316      	orrs	r6, r2
 80014da:	2280      	movs	r2, #128	; 0x80
 80014dc:	449c      	add	ip, r3
 80014de:	0412      	lsls	r2, r2, #16
 80014e0:	4663      	mov	r3, ip
 80014e2:	4316      	orrs	r6, r2
 80014e4:	00c2      	lsls	r2, r0, #3
 80014e6:	2000      	movs	r0, #0
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	9900      	ldr	r1, [sp, #0]
 80014ec:	4643      	mov	r3, r8
 80014ee:	3101      	adds	r1, #1
 80014f0:	468c      	mov	ip, r1
 80014f2:	4649      	mov	r1, r9
 80014f4:	407b      	eors	r3, r7
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	290f      	cmp	r1, #15
 80014fa:	d900      	bls.n	80014fe <__aeabi_dmul+0x96>
 80014fc:	e07e      	b.n	80015fc <__aeabi_dmul+0x194>
 80014fe:	4bc2      	ldr	r3, [pc, #776]	; (8001808 <__aeabi_dmul+0x3a0>)
 8001500:	0089      	lsls	r1, r1, #2
 8001502:	5859      	ldr	r1, [r3, r1]
 8001504:	468f      	mov	pc, r1
 8001506:	4652      	mov	r2, sl
 8001508:	9b00      	ldr	r3, [sp, #0]
 800150a:	4332      	orrs	r2, r6
 800150c:	d000      	beq.n	8001510 <__aeabi_dmul+0xa8>
 800150e:	e156      	b.n	80017be <__aeabi_dmul+0x356>
 8001510:	49bb      	ldr	r1, [pc, #748]	; (8001800 <__aeabi_dmul+0x398>)
 8001512:	2600      	movs	r6, #0
 8001514:	468c      	mov	ip, r1
 8001516:	4463      	add	r3, ip
 8001518:	4649      	mov	r1, r9
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	2302      	movs	r3, #2
 800151e:	4319      	orrs	r1, r3
 8001520:	4689      	mov	r9, r1
 8001522:	2002      	movs	r0, #2
 8001524:	e7e1      	b.n	80014ea <__aeabi_dmul+0x82>
 8001526:	4643      	mov	r3, r8
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	0034      	movs	r4, r6
 800152c:	0015      	movs	r5, r2
 800152e:	4683      	mov	fp, r0
 8001530:	465b      	mov	r3, fp
 8001532:	2b02      	cmp	r3, #2
 8001534:	d05e      	beq.n	80015f4 <__aeabi_dmul+0x18c>
 8001536:	2b03      	cmp	r3, #3
 8001538:	d100      	bne.n	800153c <__aeabi_dmul+0xd4>
 800153a:	e1f3      	b.n	8001924 <__aeabi_dmul+0x4bc>
 800153c:	2b01      	cmp	r3, #1
 800153e:	d000      	beq.n	8001542 <__aeabi_dmul+0xda>
 8001540:	e118      	b.n	8001774 <__aeabi_dmul+0x30c>
 8001542:	2200      	movs	r2, #0
 8001544:	2400      	movs	r4, #0
 8001546:	2500      	movs	r5, #0
 8001548:	9b01      	ldr	r3, [sp, #4]
 800154a:	0512      	lsls	r2, r2, #20
 800154c:	4322      	orrs	r2, r4
 800154e:	07db      	lsls	r3, r3, #31
 8001550:	431a      	orrs	r2, r3
 8001552:	0028      	movs	r0, r5
 8001554:	0011      	movs	r1, r2
 8001556:	b007      	add	sp, #28
 8001558:	bcf0      	pop	{r4, r5, r6, r7}
 800155a:	46bb      	mov	fp, r7
 800155c:	46b2      	mov	sl, r6
 800155e:	46a9      	mov	r9, r5
 8001560:	46a0      	mov	r8, r4
 8001562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001564:	0025      	movs	r5, r4
 8001566:	4305      	orrs	r5, r0
 8001568:	d100      	bne.n	800156c <__aeabi_dmul+0x104>
 800156a:	e141      	b.n	80017f0 <__aeabi_dmul+0x388>
 800156c:	2c00      	cmp	r4, #0
 800156e:	d100      	bne.n	8001572 <__aeabi_dmul+0x10a>
 8001570:	e1ad      	b.n	80018ce <__aeabi_dmul+0x466>
 8001572:	0020      	movs	r0, r4
 8001574:	f000 fea8 	bl	80022c8 <__clzsi2>
 8001578:	0001      	movs	r1, r0
 800157a:	0002      	movs	r2, r0
 800157c:	390b      	subs	r1, #11
 800157e:	231d      	movs	r3, #29
 8001580:	0010      	movs	r0, r2
 8001582:	1a5b      	subs	r3, r3, r1
 8001584:	0031      	movs	r1, r6
 8001586:	0035      	movs	r5, r6
 8001588:	3808      	subs	r0, #8
 800158a:	4084      	lsls	r4, r0
 800158c:	40d9      	lsrs	r1, r3
 800158e:	4085      	lsls	r5, r0
 8001590:	430c      	orrs	r4, r1
 8001592:	489e      	ldr	r0, [pc, #632]	; (800180c <__aeabi_dmul+0x3a4>)
 8001594:	1a83      	subs	r3, r0, r2
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2300      	movs	r3, #0
 800159a:	4699      	mov	r9, r3
 800159c:	469b      	mov	fp, r3
 800159e:	e786      	b.n	80014ae <__aeabi_dmul+0x46>
 80015a0:	0005      	movs	r5, r0
 80015a2:	4325      	orrs	r5, r4
 80015a4:	d000      	beq.n	80015a8 <__aeabi_dmul+0x140>
 80015a6:	e11c      	b.n	80017e2 <__aeabi_dmul+0x37a>
 80015a8:	2208      	movs	r2, #8
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2302      	movs	r3, #2
 80015ae:	2400      	movs	r4, #0
 80015b0:	4691      	mov	r9, r2
 80015b2:	469b      	mov	fp, r3
 80015b4:	e77b      	b.n	80014ae <__aeabi_dmul+0x46>
 80015b6:	4652      	mov	r2, sl
 80015b8:	4332      	orrs	r2, r6
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x156>
 80015bc:	e10a      	b.n	80017d4 <__aeabi_dmul+0x36c>
 80015be:	2e00      	cmp	r6, #0
 80015c0:	d100      	bne.n	80015c4 <__aeabi_dmul+0x15c>
 80015c2:	e176      	b.n	80018b2 <__aeabi_dmul+0x44a>
 80015c4:	0030      	movs	r0, r6
 80015c6:	f000 fe7f 	bl	80022c8 <__clzsi2>
 80015ca:	0002      	movs	r2, r0
 80015cc:	3a0b      	subs	r2, #11
 80015ce:	231d      	movs	r3, #29
 80015d0:	0001      	movs	r1, r0
 80015d2:	1a9b      	subs	r3, r3, r2
 80015d4:	4652      	mov	r2, sl
 80015d6:	3908      	subs	r1, #8
 80015d8:	40da      	lsrs	r2, r3
 80015da:	408e      	lsls	r6, r1
 80015dc:	4316      	orrs	r6, r2
 80015de:	4652      	mov	r2, sl
 80015e0:	408a      	lsls	r2, r1
 80015e2:	9b00      	ldr	r3, [sp, #0]
 80015e4:	4989      	ldr	r1, [pc, #548]	; (800180c <__aeabi_dmul+0x3a4>)
 80015e6:	1a18      	subs	r0, r3, r0
 80015e8:	0003      	movs	r3, r0
 80015ea:	468c      	mov	ip, r1
 80015ec:	4463      	add	r3, ip
 80015ee:	2000      	movs	r0, #0
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	e77a      	b.n	80014ea <__aeabi_dmul+0x82>
 80015f4:	2400      	movs	r4, #0
 80015f6:	2500      	movs	r5, #0
 80015f8:	4a81      	ldr	r2, [pc, #516]	; (8001800 <__aeabi_dmul+0x398>)
 80015fa:	e7a5      	b.n	8001548 <__aeabi_dmul+0xe0>
 80015fc:	0c2f      	lsrs	r7, r5, #16
 80015fe:	042d      	lsls	r5, r5, #16
 8001600:	0c2d      	lsrs	r5, r5, #16
 8001602:	002b      	movs	r3, r5
 8001604:	0c11      	lsrs	r1, r2, #16
 8001606:	0412      	lsls	r2, r2, #16
 8001608:	0c12      	lsrs	r2, r2, #16
 800160a:	4353      	muls	r3, r2
 800160c:	4698      	mov	r8, r3
 800160e:	0013      	movs	r3, r2
 8001610:	0028      	movs	r0, r5
 8001612:	437b      	muls	r3, r7
 8001614:	4699      	mov	r9, r3
 8001616:	4348      	muls	r0, r1
 8001618:	4448      	add	r0, r9
 800161a:	4683      	mov	fp, r0
 800161c:	4640      	mov	r0, r8
 800161e:	000b      	movs	r3, r1
 8001620:	0c00      	lsrs	r0, r0, #16
 8001622:	4682      	mov	sl, r0
 8001624:	4658      	mov	r0, fp
 8001626:	437b      	muls	r3, r7
 8001628:	4450      	add	r0, sl
 800162a:	9302      	str	r3, [sp, #8]
 800162c:	4581      	cmp	r9, r0
 800162e:	d906      	bls.n	800163e <__aeabi_dmul+0x1d6>
 8001630:	469a      	mov	sl, r3
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	025b      	lsls	r3, r3, #9
 8001636:	4699      	mov	r9, r3
 8001638:	44ca      	add	sl, r9
 800163a:	4653      	mov	r3, sl
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	0c03      	lsrs	r3, r0, #16
 8001640:	469b      	mov	fp, r3
 8001642:	4643      	mov	r3, r8
 8001644:	041b      	lsls	r3, r3, #16
 8001646:	0400      	lsls	r0, r0, #16
 8001648:	0c1b      	lsrs	r3, r3, #16
 800164a:	4698      	mov	r8, r3
 800164c:	0003      	movs	r3, r0
 800164e:	4443      	add	r3, r8
 8001650:	9304      	str	r3, [sp, #16]
 8001652:	0c33      	lsrs	r3, r6, #16
 8001654:	4699      	mov	r9, r3
 8001656:	002b      	movs	r3, r5
 8001658:	0436      	lsls	r6, r6, #16
 800165a:	0c36      	lsrs	r6, r6, #16
 800165c:	4373      	muls	r3, r6
 800165e:	4698      	mov	r8, r3
 8001660:	0033      	movs	r3, r6
 8001662:	437b      	muls	r3, r7
 8001664:	469a      	mov	sl, r3
 8001666:	464b      	mov	r3, r9
 8001668:	435d      	muls	r5, r3
 800166a:	435f      	muls	r7, r3
 800166c:	4643      	mov	r3, r8
 800166e:	4455      	add	r5, sl
 8001670:	0c18      	lsrs	r0, r3, #16
 8001672:	1940      	adds	r0, r0, r5
 8001674:	4582      	cmp	sl, r0
 8001676:	d903      	bls.n	8001680 <__aeabi_dmul+0x218>
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	025b      	lsls	r3, r3, #9
 800167c:	469a      	mov	sl, r3
 800167e:	4457      	add	r7, sl
 8001680:	0c05      	lsrs	r5, r0, #16
 8001682:	19eb      	adds	r3, r5, r7
 8001684:	9305      	str	r3, [sp, #20]
 8001686:	4643      	mov	r3, r8
 8001688:	041d      	lsls	r5, r3, #16
 800168a:	0c2d      	lsrs	r5, r5, #16
 800168c:	0400      	lsls	r0, r0, #16
 800168e:	1940      	adds	r0, r0, r5
 8001690:	0c25      	lsrs	r5, r4, #16
 8001692:	0424      	lsls	r4, r4, #16
 8001694:	0c24      	lsrs	r4, r4, #16
 8001696:	0027      	movs	r7, r4
 8001698:	4357      	muls	r7, r2
 800169a:	436a      	muls	r2, r5
 800169c:	4690      	mov	r8, r2
 800169e:	002a      	movs	r2, r5
 80016a0:	0c3b      	lsrs	r3, r7, #16
 80016a2:	469a      	mov	sl, r3
 80016a4:	434a      	muls	r2, r1
 80016a6:	4361      	muls	r1, r4
 80016a8:	4441      	add	r1, r8
 80016aa:	4451      	add	r1, sl
 80016ac:	4483      	add	fp, r0
 80016ae:	4588      	cmp	r8, r1
 80016b0:	d903      	bls.n	80016ba <__aeabi_dmul+0x252>
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	025b      	lsls	r3, r3, #9
 80016b6:	4698      	mov	r8, r3
 80016b8:	4442      	add	r2, r8
 80016ba:	043f      	lsls	r7, r7, #16
 80016bc:	0c0b      	lsrs	r3, r1, #16
 80016be:	0c3f      	lsrs	r7, r7, #16
 80016c0:	0409      	lsls	r1, r1, #16
 80016c2:	19c9      	adds	r1, r1, r7
 80016c4:	0027      	movs	r7, r4
 80016c6:	4698      	mov	r8, r3
 80016c8:	464b      	mov	r3, r9
 80016ca:	4377      	muls	r7, r6
 80016cc:	435c      	muls	r4, r3
 80016ce:	436e      	muls	r6, r5
 80016d0:	435d      	muls	r5, r3
 80016d2:	0c3b      	lsrs	r3, r7, #16
 80016d4:	4699      	mov	r9, r3
 80016d6:	19a4      	adds	r4, r4, r6
 80016d8:	444c      	add	r4, r9
 80016da:	4442      	add	r2, r8
 80016dc:	9503      	str	r5, [sp, #12]
 80016de:	42a6      	cmp	r6, r4
 80016e0:	d904      	bls.n	80016ec <__aeabi_dmul+0x284>
 80016e2:	2380      	movs	r3, #128	; 0x80
 80016e4:	025b      	lsls	r3, r3, #9
 80016e6:	4698      	mov	r8, r3
 80016e8:	4445      	add	r5, r8
 80016ea:	9503      	str	r5, [sp, #12]
 80016ec:	9b02      	ldr	r3, [sp, #8]
 80016ee:	043f      	lsls	r7, r7, #16
 80016f0:	445b      	add	r3, fp
 80016f2:	001e      	movs	r6, r3
 80016f4:	4283      	cmp	r3, r0
 80016f6:	4180      	sbcs	r0, r0
 80016f8:	0423      	lsls	r3, r4, #16
 80016fa:	4698      	mov	r8, r3
 80016fc:	9b05      	ldr	r3, [sp, #20]
 80016fe:	0c3f      	lsrs	r7, r7, #16
 8001700:	4447      	add	r7, r8
 8001702:	4698      	mov	r8, r3
 8001704:	1876      	adds	r6, r6, r1
 8001706:	428e      	cmp	r6, r1
 8001708:	4189      	sbcs	r1, r1
 800170a:	4447      	add	r7, r8
 800170c:	4240      	negs	r0, r0
 800170e:	183d      	adds	r5, r7, r0
 8001710:	46a8      	mov	r8, r5
 8001712:	4693      	mov	fp, r2
 8001714:	4249      	negs	r1, r1
 8001716:	468a      	mov	sl, r1
 8001718:	44c3      	add	fp, r8
 800171a:	429f      	cmp	r7, r3
 800171c:	41bf      	sbcs	r7, r7
 800171e:	4580      	cmp	r8, r0
 8001720:	4180      	sbcs	r0, r0
 8001722:	9b03      	ldr	r3, [sp, #12]
 8001724:	44da      	add	sl, fp
 8001726:	4698      	mov	r8, r3
 8001728:	4653      	mov	r3, sl
 800172a:	4240      	negs	r0, r0
 800172c:	427f      	negs	r7, r7
 800172e:	4307      	orrs	r7, r0
 8001730:	0c24      	lsrs	r4, r4, #16
 8001732:	4593      	cmp	fp, r2
 8001734:	4192      	sbcs	r2, r2
 8001736:	458a      	cmp	sl, r1
 8001738:	4189      	sbcs	r1, r1
 800173a:	193f      	adds	r7, r7, r4
 800173c:	0ddc      	lsrs	r4, r3, #23
 800173e:	9b04      	ldr	r3, [sp, #16]
 8001740:	0275      	lsls	r5, r6, #9
 8001742:	431d      	orrs	r5, r3
 8001744:	1e68      	subs	r0, r5, #1
 8001746:	4185      	sbcs	r5, r0
 8001748:	4653      	mov	r3, sl
 800174a:	4252      	negs	r2, r2
 800174c:	4249      	negs	r1, r1
 800174e:	430a      	orrs	r2, r1
 8001750:	18bf      	adds	r7, r7, r2
 8001752:	4447      	add	r7, r8
 8001754:	0df6      	lsrs	r6, r6, #23
 8001756:	027f      	lsls	r7, r7, #9
 8001758:	4335      	orrs	r5, r6
 800175a:	025a      	lsls	r2, r3, #9
 800175c:	433c      	orrs	r4, r7
 800175e:	4315      	orrs	r5, r2
 8001760:	01fb      	lsls	r3, r7, #7
 8001762:	d400      	bmi.n	8001766 <__aeabi_dmul+0x2fe>
 8001764:	e0c1      	b.n	80018ea <__aeabi_dmul+0x482>
 8001766:	2101      	movs	r1, #1
 8001768:	086a      	lsrs	r2, r5, #1
 800176a:	400d      	ands	r5, r1
 800176c:	4315      	orrs	r5, r2
 800176e:	07e2      	lsls	r2, r4, #31
 8001770:	4315      	orrs	r5, r2
 8001772:	0864      	lsrs	r4, r4, #1
 8001774:	4926      	ldr	r1, [pc, #152]	; (8001810 <__aeabi_dmul+0x3a8>)
 8001776:	4461      	add	r1, ip
 8001778:	2900      	cmp	r1, #0
 800177a:	dd56      	ble.n	800182a <__aeabi_dmul+0x3c2>
 800177c:	076b      	lsls	r3, r5, #29
 800177e:	d009      	beq.n	8001794 <__aeabi_dmul+0x32c>
 8001780:	220f      	movs	r2, #15
 8001782:	402a      	ands	r2, r5
 8001784:	2a04      	cmp	r2, #4
 8001786:	d005      	beq.n	8001794 <__aeabi_dmul+0x32c>
 8001788:	1d2a      	adds	r2, r5, #4
 800178a:	42aa      	cmp	r2, r5
 800178c:	41ad      	sbcs	r5, r5
 800178e:	426d      	negs	r5, r5
 8001790:	1964      	adds	r4, r4, r5
 8001792:	0015      	movs	r5, r2
 8001794:	01e3      	lsls	r3, r4, #7
 8001796:	d504      	bpl.n	80017a2 <__aeabi_dmul+0x33a>
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	4a1e      	ldr	r2, [pc, #120]	; (8001814 <__aeabi_dmul+0x3ac>)
 800179c:	00c9      	lsls	r1, r1, #3
 800179e:	4014      	ands	r4, r2
 80017a0:	4461      	add	r1, ip
 80017a2:	4a1d      	ldr	r2, [pc, #116]	; (8001818 <__aeabi_dmul+0x3b0>)
 80017a4:	4291      	cmp	r1, r2
 80017a6:	dd00      	ble.n	80017aa <__aeabi_dmul+0x342>
 80017a8:	e724      	b.n	80015f4 <__aeabi_dmul+0x18c>
 80017aa:	0762      	lsls	r2, r4, #29
 80017ac:	08ed      	lsrs	r5, r5, #3
 80017ae:	0264      	lsls	r4, r4, #9
 80017b0:	0549      	lsls	r1, r1, #21
 80017b2:	4315      	orrs	r5, r2
 80017b4:	0b24      	lsrs	r4, r4, #12
 80017b6:	0d4a      	lsrs	r2, r1, #21
 80017b8:	e6c6      	b.n	8001548 <__aeabi_dmul+0xe0>
 80017ba:	9701      	str	r7, [sp, #4]
 80017bc:	e6b8      	b.n	8001530 <__aeabi_dmul+0xc8>
 80017be:	4a10      	ldr	r2, [pc, #64]	; (8001800 <__aeabi_dmul+0x398>)
 80017c0:	2003      	movs	r0, #3
 80017c2:	4694      	mov	ip, r2
 80017c4:	4463      	add	r3, ip
 80017c6:	464a      	mov	r2, r9
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2303      	movs	r3, #3
 80017cc:	431a      	orrs	r2, r3
 80017ce:	4691      	mov	r9, r2
 80017d0:	4652      	mov	r2, sl
 80017d2:	e68a      	b.n	80014ea <__aeabi_dmul+0x82>
 80017d4:	4649      	mov	r1, r9
 80017d6:	2301      	movs	r3, #1
 80017d8:	4319      	orrs	r1, r3
 80017da:	4689      	mov	r9, r1
 80017dc:	2600      	movs	r6, #0
 80017de:	2001      	movs	r0, #1
 80017e0:	e683      	b.n	80014ea <__aeabi_dmul+0x82>
 80017e2:	220c      	movs	r2, #12
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	2303      	movs	r3, #3
 80017e8:	0005      	movs	r5, r0
 80017ea:	4691      	mov	r9, r2
 80017ec:	469b      	mov	fp, r3
 80017ee:	e65e      	b.n	80014ae <__aeabi_dmul+0x46>
 80017f0:	2304      	movs	r3, #4
 80017f2:	4699      	mov	r9, r3
 80017f4:	2300      	movs	r3, #0
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	3301      	adds	r3, #1
 80017fa:	2400      	movs	r4, #0
 80017fc:	469b      	mov	fp, r3
 80017fe:	e656      	b.n	80014ae <__aeabi_dmul+0x46>
 8001800:	000007ff 	.word	0x000007ff
 8001804:	fffffc01 	.word	0xfffffc01
 8001808:	08009e04 	.word	0x08009e04
 800180c:	fffffc0d 	.word	0xfffffc0d
 8001810:	000003ff 	.word	0x000003ff
 8001814:	feffffff 	.word	0xfeffffff
 8001818:	000007fe 	.word	0x000007fe
 800181c:	2300      	movs	r3, #0
 800181e:	2480      	movs	r4, #128	; 0x80
 8001820:	2500      	movs	r5, #0
 8001822:	4a44      	ldr	r2, [pc, #272]	; (8001934 <__aeabi_dmul+0x4cc>)
 8001824:	9301      	str	r3, [sp, #4]
 8001826:	0324      	lsls	r4, r4, #12
 8001828:	e68e      	b.n	8001548 <__aeabi_dmul+0xe0>
 800182a:	2001      	movs	r0, #1
 800182c:	1a40      	subs	r0, r0, r1
 800182e:	2838      	cmp	r0, #56	; 0x38
 8001830:	dd00      	ble.n	8001834 <__aeabi_dmul+0x3cc>
 8001832:	e686      	b.n	8001542 <__aeabi_dmul+0xda>
 8001834:	281f      	cmp	r0, #31
 8001836:	dd5b      	ble.n	80018f0 <__aeabi_dmul+0x488>
 8001838:	221f      	movs	r2, #31
 800183a:	0023      	movs	r3, r4
 800183c:	4252      	negs	r2, r2
 800183e:	1a51      	subs	r1, r2, r1
 8001840:	40cb      	lsrs	r3, r1
 8001842:	0019      	movs	r1, r3
 8001844:	2820      	cmp	r0, #32
 8001846:	d003      	beq.n	8001850 <__aeabi_dmul+0x3e8>
 8001848:	4a3b      	ldr	r2, [pc, #236]	; (8001938 <__aeabi_dmul+0x4d0>)
 800184a:	4462      	add	r2, ip
 800184c:	4094      	lsls	r4, r2
 800184e:	4325      	orrs	r5, r4
 8001850:	1e6a      	subs	r2, r5, #1
 8001852:	4195      	sbcs	r5, r2
 8001854:	002a      	movs	r2, r5
 8001856:	430a      	orrs	r2, r1
 8001858:	2107      	movs	r1, #7
 800185a:	000d      	movs	r5, r1
 800185c:	2400      	movs	r4, #0
 800185e:	4015      	ands	r5, r2
 8001860:	4211      	tst	r1, r2
 8001862:	d05b      	beq.n	800191c <__aeabi_dmul+0x4b4>
 8001864:	210f      	movs	r1, #15
 8001866:	2400      	movs	r4, #0
 8001868:	4011      	ands	r1, r2
 800186a:	2904      	cmp	r1, #4
 800186c:	d053      	beq.n	8001916 <__aeabi_dmul+0x4ae>
 800186e:	1d11      	adds	r1, r2, #4
 8001870:	4291      	cmp	r1, r2
 8001872:	4192      	sbcs	r2, r2
 8001874:	4252      	negs	r2, r2
 8001876:	18a4      	adds	r4, r4, r2
 8001878:	000a      	movs	r2, r1
 800187a:	0223      	lsls	r3, r4, #8
 800187c:	d54b      	bpl.n	8001916 <__aeabi_dmul+0x4ae>
 800187e:	2201      	movs	r2, #1
 8001880:	2400      	movs	r4, #0
 8001882:	2500      	movs	r5, #0
 8001884:	e660      	b.n	8001548 <__aeabi_dmul+0xe0>
 8001886:	2380      	movs	r3, #128	; 0x80
 8001888:	031b      	lsls	r3, r3, #12
 800188a:	421c      	tst	r4, r3
 800188c:	d009      	beq.n	80018a2 <__aeabi_dmul+0x43a>
 800188e:	421e      	tst	r6, r3
 8001890:	d107      	bne.n	80018a2 <__aeabi_dmul+0x43a>
 8001892:	4333      	orrs	r3, r6
 8001894:	031c      	lsls	r4, r3, #12
 8001896:	4643      	mov	r3, r8
 8001898:	0015      	movs	r5, r2
 800189a:	0b24      	lsrs	r4, r4, #12
 800189c:	4a25      	ldr	r2, [pc, #148]	; (8001934 <__aeabi_dmul+0x4cc>)
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	e652      	b.n	8001548 <__aeabi_dmul+0xe0>
 80018a2:	2280      	movs	r2, #128	; 0x80
 80018a4:	0312      	lsls	r2, r2, #12
 80018a6:	4314      	orrs	r4, r2
 80018a8:	0324      	lsls	r4, r4, #12
 80018aa:	4a22      	ldr	r2, [pc, #136]	; (8001934 <__aeabi_dmul+0x4cc>)
 80018ac:	0b24      	lsrs	r4, r4, #12
 80018ae:	9701      	str	r7, [sp, #4]
 80018b0:	e64a      	b.n	8001548 <__aeabi_dmul+0xe0>
 80018b2:	f000 fd09 	bl	80022c8 <__clzsi2>
 80018b6:	0003      	movs	r3, r0
 80018b8:	001a      	movs	r2, r3
 80018ba:	3215      	adds	r2, #21
 80018bc:	3020      	adds	r0, #32
 80018be:	2a1c      	cmp	r2, #28
 80018c0:	dc00      	bgt.n	80018c4 <__aeabi_dmul+0x45c>
 80018c2:	e684      	b.n	80015ce <__aeabi_dmul+0x166>
 80018c4:	4656      	mov	r6, sl
 80018c6:	3b08      	subs	r3, #8
 80018c8:	2200      	movs	r2, #0
 80018ca:	409e      	lsls	r6, r3
 80018cc:	e689      	b.n	80015e2 <__aeabi_dmul+0x17a>
 80018ce:	f000 fcfb 	bl	80022c8 <__clzsi2>
 80018d2:	0001      	movs	r1, r0
 80018d4:	0002      	movs	r2, r0
 80018d6:	3115      	adds	r1, #21
 80018d8:	3220      	adds	r2, #32
 80018da:	291c      	cmp	r1, #28
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x478>
 80018de:	e64e      	b.n	800157e <__aeabi_dmul+0x116>
 80018e0:	0034      	movs	r4, r6
 80018e2:	3808      	subs	r0, #8
 80018e4:	2500      	movs	r5, #0
 80018e6:	4084      	lsls	r4, r0
 80018e8:	e653      	b.n	8001592 <__aeabi_dmul+0x12a>
 80018ea:	9b00      	ldr	r3, [sp, #0]
 80018ec:	469c      	mov	ip, r3
 80018ee:	e741      	b.n	8001774 <__aeabi_dmul+0x30c>
 80018f0:	4912      	ldr	r1, [pc, #72]	; (800193c <__aeabi_dmul+0x4d4>)
 80018f2:	0022      	movs	r2, r4
 80018f4:	4461      	add	r1, ip
 80018f6:	002e      	movs	r6, r5
 80018f8:	408d      	lsls	r5, r1
 80018fa:	408a      	lsls	r2, r1
 80018fc:	40c6      	lsrs	r6, r0
 80018fe:	1e69      	subs	r1, r5, #1
 8001900:	418d      	sbcs	r5, r1
 8001902:	4332      	orrs	r2, r6
 8001904:	432a      	orrs	r2, r5
 8001906:	40c4      	lsrs	r4, r0
 8001908:	0753      	lsls	r3, r2, #29
 800190a:	d0b6      	beq.n	800187a <__aeabi_dmul+0x412>
 800190c:	210f      	movs	r1, #15
 800190e:	4011      	ands	r1, r2
 8001910:	2904      	cmp	r1, #4
 8001912:	d1ac      	bne.n	800186e <__aeabi_dmul+0x406>
 8001914:	e7b1      	b.n	800187a <__aeabi_dmul+0x412>
 8001916:	0765      	lsls	r5, r4, #29
 8001918:	0264      	lsls	r4, r4, #9
 800191a:	0b24      	lsrs	r4, r4, #12
 800191c:	08d2      	lsrs	r2, r2, #3
 800191e:	4315      	orrs	r5, r2
 8001920:	2200      	movs	r2, #0
 8001922:	e611      	b.n	8001548 <__aeabi_dmul+0xe0>
 8001924:	2280      	movs	r2, #128	; 0x80
 8001926:	0312      	lsls	r2, r2, #12
 8001928:	4314      	orrs	r4, r2
 800192a:	0324      	lsls	r4, r4, #12
 800192c:	4a01      	ldr	r2, [pc, #4]	; (8001934 <__aeabi_dmul+0x4cc>)
 800192e:	0b24      	lsrs	r4, r4, #12
 8001930:	e60a      	b.n	8001548 <__aeabi_dmul+0xe0>
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	000007ff 	.word	0x000007ff
 8001938:	0000043e 	.word	0x0000043e
 800193c:	0000041e 	.word	0x0000041e

08001940 <__aeabi_dsub>:
 8001940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001942:	4657      	mov	r7, sl
 8001944:	464e      	mov	r6, r9
 8001946:	4645      	mov	r5, r8
 8001948:	46de      	mov	lr, fp
 800194a:	0004      	movs	r4, r0
 800194c:	b5e0      	push	{r5, r6, r7, lr}
 800194e:	001f      	movs	r7, r3
 8001950:	0010      	movs	r0, r2
 8001952:	030b      	lsls	r3, r1, #12
 8001954:	0f62      	lsrs	r2, r4, #29
 8001956:	004e      	lsls	r6, r1, #1
 8001958:	0fcd      	lsrs	r5, r1, #31
 800195a:	0a5b      	lsrs	r3, r3, #9
 800195c:	0339      	lsls	r1, r7, #12
 800195e:	4313      	orrs	r3, r2
 8001960:	0a49      	lsrs	r1, r1, #9
 8001962:	00e2      	lsls	r2, r4, #3
 8001964:	0f44      	lsrs	r4, r0, #29
 8001966:	4321      	orrs	r1, r4
 8001968:	4cc2      	ldr	r4, [pc, #776]	; (8001c74 <__aeabi_dsub+0x334>)
 800196a:	4691      	mov	r9, r2
 800196c:	4692      	mov	sl, r2
 800196e:	00c0      	lsls	r0, r0, #3
 8001970:	007a      	lsls	r2, r7, #1
 8001972:	4680      	mov	r8, r0
 8001974:	0d76      	lsrs	r6, r6, #21
 8001976:	0d52      	lsrs	r2, r2, #21
 8001978:	0fff      	lsrs	r7, r7, #31
 800197a:	42a2      	cmp	r2, r4
 800197c:	d100      	bne.n	8001980 <__aeabi_dsub+0x40>
 800197e:	e0b4      	b.n	8001aea <__aeabi_dsub+0x1aa>
 8001980:	2401      	movs	r4, #1
 8001982:	4067      	eors	r7, r4
 8001984:	46bb      	mov	fp, r7
 8001986:	42bd      	cmp	r5, r7
 8001988:	d100      	bne.n	800198c <__aeabi_dsub+0x4c>
 800198a:	e088      	b.n	8001a9e <__aeabi_dsub+0x15e>
 800198c:	1ab4      	subs	r4, r6, r2
 800198e:	46a4      	mov	ip, r4
 8001990:	2c00      	cmp	r4, #0
 8001992:	dc00      	bgt.n	8001996 <__aeabi_dsub+0x56>
 8001994:	e0b2      	b.n	8001afc <__aeabi_dsub+0x1bc>
 8001996:	2a00      	cmp	r2, #0
 8001998:	d100      	bne.n	800199c <__aeabi_dsub+0x5c>
 800199a:	e0c5      	b.n	8001b28 <__aeabi_dsub+0x1e8>
 800199c:	4ab5      	ldr	r2, [pc, #724]	; (8001c74 <__aeabi_dsub+0x334>)
 800199e:	4296      	cmp	r6, r2
 80019a0:	d100      	bne.n	80019a4 <__aeabi_dsub+0x64>
 80019a2:	e28b      	b.n	8001ebc <__aeabi_dsub+0x57c>
 80019a4:	2280      	movs	r2, #128	; 0x80
 80019a6:	0412      	lsls	r2, r2, #16
 80019a8:	4311      	orrs	r1, r2
 80019aa:	4662      	mov	r2, ip
 80019ac:	2a38      	cmp	r2, #56	; 0x38
 80019ae:	dd00      	ble.n	80019b2 <__aeabi_dsub+0x72>
 80019b0:	e1a1      	b.n	8001cf6 <__aeabi_dsub+0x3b6>
 80019b2:	2a1f      	cmp	r2, #31
 80019b4:	dd00      	ble.n	80019b8 <__aeabi_dsub+0x78>
 80019b6:	e216      	b.n	8001de6 <__aeabi_dsub+0x4a6>
 80019b8:	2720      	movs	r7, #32
 80019ba:	000c      	movs	r4, r1
 80019bc:	1abf      	subs	r7, r7, r2
 80019be:	40bc      	lsls	r4, r7
 80019c0:	0002      	movs	r2, r0
 80019c2:	46a0      	mov	r8, r4
 80019c4:	4664      	mov	r4, ip
 80019c6:	40b8      	lsls	r0, r7
 80019c8:	40e2      	lsrs	r2, r4
 80019ca:	4644      	mov	r4, r8
 80019cc:	4314      	orrs	r4, r2
 80019ce:	0002      	movs	r2, r0
 80019d0:	1e50      	subs	r0, r2, #1
 80019d2:	4182      	sbcs	r2, r0
 80019d4:	4660      	mov	r0, ip
 80019d6:	40c1      	lsrs	r1, r0
 80019d8:	4322      	orrs	r2, r4
 80019da:	1a5b      	subs	r3, r3, r1
 80019dc:	4649      	mov	r1, r9
 80019de:	1a8c      	subs	r4, r1, r2
 80019e0:	45a1      	cmp	r9, r4
 80019e2:	4192      	sbcs	r2, r2
 80019e4:	4252      	negs	r2, r2
 80019e6:	1a9b      	subs	r3, r3, r2
 80019e8:	4698      	mov	r8, r3
 80019ea:	4643      	mov	r3, r8
 80019ec:	021b      	lsls	r3, r3, #8
 80019ee:	d400      	bmi.n	80019f2 <__aeabi_dsub+0xb2>
 80019f0:	e117      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 80019f2:	4643      	mov	r3, r8
 80019f4:	025b      	lsls	r3, r3, #9
 80019f6:	0a5b      	lsrs	r3, r3, #9
 80019f8:	4698      	mov	r8, r3
 80019fa:	4643      	mov	r3, r8
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d100      	bne.n	8001a02 <__aeabi_dsub+0xc2>
 8001a00:	e16c      	b.n	8001cdc <__aeabi_dsub+0x39c>
 8001a02:	4640      	mov	r0, r8
 8001a04:	f000 fc60 	bl	80022c8 <__clzsi2>
 8001a08:	0002      	movs	r2, r0
 8001a0a:	3a08      	subs	r2, #8
 8001a0c:	2120      	movs	r1, #32
 8001a0e:	0020      	movs	r0, r4
 8001a10:	4643      	mov	r3, r8
 8001a12:	1a89      	subs	r1, r1, r2
 8001a14:	4093      	lsls	r3, r2
 8001a16:	40c8      	lsrs	r0, r1
 8001a18:	4094      	lsls	r4, r2
 8001a1a:	4303      	orrs	r3, r0
 8001a1c:	4296      	cmp	r6, r2
 8001a1e:	dd00      	ble.n	8001a22 <__aeabi_dsub+0xe2>
 8001a20:	e157      	b.n	8001cd2 <__aeabi_dsub+0x392>
 8001a22:	1b96      	subs	r6, r2, r6
 8001a24:	1c71      	adds	r1, r6, #1
 8001a26:	291f      	cmp	r1, #31
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dsub+0xec>
 8001a2a:	e1cb      	b.n	8001dc4 <__aeabi_dsub+0x484>
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	0018      	movs	r0, r3
 8001a30:	0026      	movs	r6, r4
 8001a32:	1a52      	subs	r2, r2, r1
 8001a34:	4094      	lsls	r4, r2
 8001a36:	4090      	lsls	r0, r2
 8001a38:	40ce      	lsrs	r6, r1
 8001a3a:	40cb      	lsrs	r3, r1
 8001a3c:	1e62      	subs	r2, r4, #1
 8001a3e:	4194      	sbcs	r4, r2
 8001a40:	4330      	orrs	r0, r6
 8001a42:	4698      	mov	r8, r3
 8001a44:	2600      	movs	r6, #0
 8001a46:	4304      	orrs	r4, r0
 8001a48:	0763      	lsls	r3, r4, #29
 8001a4a:	d009      	beq.n	8001a60 <__aeabi_dsub+0x120>
 8001a4c:	230f      	movs	r3, #15
 8001a4e:	4023      	ands	r3, r4
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d005      	beq.n	8001a60 <__aeabi_dsub+0x120>
 8001a54:	1d23      	adds	r3, r4, #4
 8001a56:	42a3      	cmp	r3, r4
 8001a58:	41a4      	sbcs	r4, r4
 8001a5a:	4264      	negs	r4, r4
 8001a5c:	44a0      	add	r8, r4
 8001a5e:	001c      	movs	r4, r3
 8001a60:	4643      	mov	r3, r8
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	d400      	bmi.n	8001a68 <__aeabi_dsub+0x128>
 8001a66:	e0df      	b.n	8001c28 <__aeabi_dsub+0x2e8>
 8001a68:	4b82      	ldr	r3, [pc, #520]	; (8001c74 <__aeabi_dsub+0x334>)
 8001a6a:	3601      	adds	r6, #1
 8001a6c:	429e      	cmp	r6, r3
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dsub+0x132>
 8001a70:	e0fb      	b.n	8001c6a <__aeabi_dsub+0x32a>
 8001a72:	4642      	mov	r2, r8
 8001a74:	4b80      	ldr	r3, [pc, #512]	; (8001c78 <__aeabi_dsub+0x338>)
 8001a76:	08e4      	lsrs	r4, r4, #3
 8001a78:	401a      	ands	r2, r3
 8001a7a:	0013      	movs	r3, r2
 8001a7c:	0571      	lsls	r1, r6, #21
 8001a7e:	0752      	lsls	r2, r2, #29
 8001a80:	025b      	lsls	r3, r3, #9
 8001a82:	4322      	orrs	r2, r4
 8001a84:	0b1b      	lsrs	r3, r3, #12
 8001a86:	0d49      	lsrs	r1, r1, #21
 8001a88:	0509      	lsls	r1, r1, #20
 8001a8a:	07ed      	lsls	r5, r5, #31
 8001a8c:	4319      	orrs	r1, r3
 8001a8e:	4329      	orrs	r1, r5
 8001a90:	0010      	movs	r0, r2
 8001a92:	bcf0      	pop	{r4, r5, r6, r7}
 8001a94:	46bb      	mov	fp, r7
 8001a96:	46b2      	mov	sl, r6
 8001a98:	46a9      	mov	r9, r5
 8001a9a:	46a0      	mov	r8, r4
 8001a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a9e:	1ab4      	subs	r4, r6, r2
 8001aa0:	46a4      	mov	ip, r4
 8001aa2:	2c00      	cmp	r4, #0
 8001aa4:	dd58      	ble.n	8001b58 <__aeabi_dsub+0x218>
 8001aa6:	2a00      	cmp	r2, #0
 8001aa8:	d100      	bne.n	8001aac <__aeabi_dsub+0x16c>
 8001aaa:	e09e      	b.n	8001bea <__aeabi_dsub+0x2aa>
 8001aac:	4a71      	ldr	r2, [pc, #452]	; (8001c74 <__aeabi_dsub+0x334>)
 8001aae:	4296      	cmp	r6, r2
 8001ab0:	d100      	bne.n	8001ab4 <__aeabi_dsub+0x174>
 8001ab2:	e13b      	b.n	8001d2c <__aeabi_dsub+0x3ec>
 8001ab4:	2280      	movs	r2, #128	; 0x80
 8001ab6:	0412      	lsls	r2, r2, #16
 8001ab8:	4311      	orrs	r1, r2
 8001aba:	4662      	mov	r2, ip
 8001abc:	2a38      	cmp	r2, #56	; 0x38
 8001abe:	dd00      	ble.n	8001ac2 <__aeabi_dsub+0x182>
 8001ac0:	e0c1      	b.n	8001c46 <__aeabi_dsub+0x306>
 8001ac2:	2a1f      	cmp	r2, #31
 8001ac4:	dc00      	bgt.n	8001ac8 <__aeabi_dsub+0x188>
 8001ac6:	e1bb      	b.n	8001e40 <__aeabi_dsub+0x500>
 8001ac8:	000c      	movs	r4, r1
 8001aca:	3a20      	subs	r2, #32
 8001acc:	40d4      	lsrs	r4, r2
 8001ace:	0022      	movs	r2, r4
 8001ad0:	4664      	mov	r4, ip
 8001ad2:	2c20      	cmp	r4, #32
 8001ad4:	d004      	beq.n	8001ae0 <__aeabi_dsub+0x1a0>
 8001ad6:	2740      	movs	r7, #64	; 0x40
 8001ad8:	1b3f      	subs	r7, r7, r4
 8001ada:	40b9      	lsls	r1, r7
 8001adc:	4308      	orrs	r0, r1
 8001ade:	4680      	mov	r8, r0
 8001ae0:	4644      	mov	r4, r8
 8001ae2:	1e61      	subs	r1, r4, #1
 8001ae4:	418c      	sbcs	r4, r1
 8001ae6:	4314      	orrs	r4, r2
 8001ae8:	e0b1      	b.n	8001c4e <__aeabi_dsub+0x30e>
 8001aea:	000c      	movs	r4, r1
 8001aec:	4304      	orrs	r4, r0
 8001aee:	d02a      	beq.n	8001b46 <__aeabi_dsub+0x206>
 8001af0:	46bb      	mov	fp, r7
 8001af2:	42bd      	cmp	r5, r7
 8001af4:	d02d      	beq.n	8001b52 <__aeabi_dsub+0x212>
 8001af6:	4c61      	ldr	r4, [pc, #388]	; (8001c7c <__aeabi_dsub+0x33c>)
 8001af8:	46a4      	mov	ip, r4
 8001afa:	44b4      	add	ip, r6
 8001afc:	4664      	mov	r4, ip
 8001afe:	2c00      	cmp	r4, #0
 8001b00:	d05c      	beq.n	8001bbc <__aeabi_dsub+0x27c>
 8001b02:	1b94      	subs	r4, r2, r6
 8001b04:	46a4      	mov	ip, r4
 8001b06:	2e00      	cmp	r6, #0
 8001b08:	d000      	beq.n	8001b0c <__aeabi_dsub+0x1cc>
 8001b0a:	e115      	b.n	8001d38 <__aeabi_dsub+0x3f8>
 8001b0c:	464d      	mov	r5, r9
 8001b0e:	431d      	orrs	r5, r3
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x1d4>
 8001b12:	e1c3      	b.n	8001e9c <__aeabi_dsub+0x55c>
 8001b14:	1e65      	subs	r5, r4, #1
 8001b16:	2c01      	cmp	r4, #1
 8001b18:	d100      	bne.n	8001b1c <__aeabi_dsub+0x1dc>
 8001b1a:	e20c      	b.n	8001f36 <__aeabi_dsub+0x5f6>
 8001b1c:	4e55      	ldr	r6, [pc, #340]	; (8001c74 <__aeabi_dsub+0x334>)
 8001b1e:	42b4      	cmp	r4, r6
 8001b20:	d100      	bne.n	8001b24 <__aeabi_dsub+0x1e4>
 8001b22:	e1f8      	b.n	8001f16 <__aeabi_dsub+0x5d6>
 8001b24:	46ac      	mov	ip, r5
 8001b26:	e10e      	b.n	8001d46 <__aeabi_dsub+0x406>
 8001b28:	000a      	movs	r2, r1
 8001b2a:	4302      	orrs	r2, r0
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_dsub+0x1f0>
 8001b2e:	e136      	b.n	8001d9e <__aeabi_dsub+0x45e>
 8001b30:	0022      	movs	r2, r4
 8001b32:	3a01      	subs	r2, #1
 8001b34:	2c01      	cmp	r4, #1
 8001b36:	d100      	bne.n	8001b3a <__aeabi_dsub+0x1fa>
 8001b38:	e1c6      	b.n	8001ec8 <__aeabi_dsub+0x588>
 8001b3a:	4c4e      	ldr	r4, [pc, #312]	; (8001c74 <__aeabi_dsub+0x334>)
 8001b3c:	45a4      	cmp	ip, r4
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_dsub+0x202>
 8001b40:	e0f4      	b.n	8001d2c <__aeabi_dsub+0x3ec>
 8001b42:	4694      	mov	ip, r2
 8001b44:	e731      	b.n	80019aa <__aeabi_dsub+0x6a>
 8001b46:	2401      	movs	r4, #1
 8001b48:	4067      	eors	r7, r4
 8001b4a:	46bb      	mov	fp, r7
 8001b4c:	42bd      	cmp	r5, r7
 8001b4e:	d000      	beq.n	8001b52 <__aeabi_dsub+0x212>
 8001b50:	e71c      	b.n	800198c <__aeabi_dsub+0x4c>
 8001b52:	4c4a      	ldr	r4, [pc, #296]	; (8001c7c <__aeabi_dsub+0x33c>)
 8001b54:	46a4      	mov	ip, r4
 8001b56:	44b4      	add	ip, r6
 8001b58:	4664      	mov	r4, ip
 8001b5a:	2c00      	cmp	r4, #0
 8001b5c:	d100      	bne.n	8001b60 <__aeabi_dsub+0x220>
 8001b5e:	e0cf      	b.n	8001d00 <__aeabi_dsub+0x3c0>
 8001b60:	1b94      	subs	r4, r2, r6
 8001b62:	46a4      	mov	ip, r4
 8001b64:	2e00      	cmp	r6, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0x22a>
 8001b68:	e15c      	b.n	8001e24 <__aeabi_dsub+0x4e4>
 8001b6a:	4e42      	ldr	r6, [pc, #264]	; (8001c74 <__aeabi_dsub+0x334>)
 8001b6c:	42b2      	cmp	r2, r6
 8001b6e:	d100      	bne.n	8001b72 <__aeabi_dsub+0x232>
 8001b70:	e1ec      	b.n	8001f4c <__aeabi_dsub+0x60c>
 8001b72:	2680      	movs	r6, #128	; 0x80
 8001b74:	0436      	lsls	r6, r6, #16
 8001b76:	4333      	orrs	r3, r6
 8001b78:	4664      	mov	r4, ip
 8001b7a:	2c38      	cmp	r4, #56	; 0x38
 8001b7c:	dd00      	ble.n	8001b80 <__aeabi_dsub+0x240>
 8001b7e:	e1b3      	b.n	8001ee8 <__aeabi_dsub+0x5a8>
 8001b80:	2c1f      	cmp	r4, #31
 8001b82:	dd00      	ble.n	8001b86 <__aeabi_dsub+0x246>
 8001b84:	e238      	b.n	8001ff8 <__aeabi_dsub+0x6b8>
 8001b86:	2620      	movs	r6, #32
 8001b88:	1b36      	subs	r6, r6, r4
 8001b8a:	001c      	movs	r4, r3
 8001b8c:	40b4      	lsls	r4, r6
 8001b8e:	464f      	mov	r7, r9
 8001b90:	46a0      	mov	r8, r4
 8001b92:	4664      	mov	r4, ip
 8001b94:	40e7      	lsrs	r7, r4
 8001b96:	4644      	mov	r4, r8
 8001b98:	433c      	orrs	r4, r7
 8001b9a:	464f      	mov	r7, r9
 8001b9c:	40b7      	lsls	r7, r6
 8001b9e:	003e      	movs	r6, r7
 8001ba0:	1e77      	subs	r7, r6, #1
 8001ba2:	41be      	sbcs	r6, r7
 8001ba4:	4334      	orrs	r4, r6
 8001ba6:	4666      	mov	r6, ip
 8001ba8:	40f3      	lsrs	r3, r6
 8001baa:	18c9      	adds	r1, r1, r3
 8001bac:	1824      	adds	r4, r4, r0
 8001bae:	4284      	cmp	r4, r0
 8001bb0:	419b      	sbcs	r3, r3
 8001bb2:	425b      	negs	r3, r3
 8001bb4:	4698      	mov	r8, r3
 8001bb6:	0016      	movs	r6, r2
 8001bb8:	4488      	add	r8, r1
 8001bba:	e04e      	b.n	8001c5a <__aeabi_dsub+0x31a>
 8001bbc:	4a30      	ldr	r2, [pc, #192]	; (8001c80 <__aeabi_dsub+0x340>)
 8001bbe:	1c74      	adds	r4, r6, #1
 8001bc0:	4214      	tst	r4, r2
 8001bc2:	d000      	beq.n	8001bc6 <__aeabi_dsub+0x286>
 8001bc4:	e0d6      	b.n	8001d74 <__aeabi_dsub+0x434>
 8001bc6:	464a      	mov	r2, r9
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	2e00      	cmp	r6, #0
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x290>
 8001bce:	e15b      	b.n	8001e88 <__aeabi_dsub+0x548>
 8001bd0:	2a00      	cmp	r2, #0
 8001bd2:	d100      	bne.n	8001bd6 <__aeabi_dsub+0x296>
 8001bd4:	e1a5      	b.n	8001f22 <__aeabi_dsub+0x5e2>
 8001bd6:	000a      	movs	r2, r1
 8001bd8:	4302      	orrs	r2, r0
 8001bda:	d000      	beq.n	8001bde <__aeabi_dsub+0x29e>
 8001bdc:	e1bb      	b.n	8001f56 <__aeabi_dsub+0x616>
 8001bde:	464a      	mov	r2, r9
 8001be0:	0759      	lsls	r1, r3, #29
 8001be2:	08d2      	lsrs	r2, r2, #3
 8001be4:	430a      	orrs	r2, r1
 8001be6:	08db      	lsrs	r3, r3, #3
 8001be8:	e027      	b.n	8001c3a <__aeabi_dsub+0x2fa>
 8001bea:	000a      	movs	r2, r1
 8001bec:	4302      	orrs	r2, r0
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x2b2>
 8001bf0:	e174      	b.n	8001edc <__aeabi_dsub+0x59c>
 8001bf2:	0022      	movs	r2, r4
 8001bf4:	3a01      	subs	r2, #1
 8001bf6:	2c01      	cmp	r4, #1
 8001bf8:	d005      	beq.n	8001c06 <__aeabi_dsub+0x2c6>
 8001bfa:	4c1e      	ldr	r4, [pc, #120]	; (8001c74 <__aeabi_dsub+0x334>)
 8001bfc:	45a4      	cmp	ip, r4
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dsub+0x2c2>
 8001c00:	e094      	b.n	8001d2c <__aeabi_dsub+0x3ec>
 8001c02:	4694      	mov	ip, r2
 8001c04:	e759      	b.n	8001aba <__aeabi_dsub+0x17a>
 8001c06:	4448      	add	r0, r9
 8001c08:	4548      	cmp	r0, r9
 8001c0a:	4192      	sbcs	r2, r2
 8001c0c:	185b      	adds	r3, r3, r1
 8001c0e:	4698      	mov	r8, r3
 8001c10:	0004      	movs	r4, r0
 8001c12:	4252      	negs	r2, r2
 8001c14:	4490      	add	r8, r2
 8001c16:	4643      	mov	r3, r8
 8001c18:	2602      	movs	r6, #2
 8001c1a:	021b      	lsls	r3, r3, #8
 8001c1c:	d500      	bpl.n	8001c20 <__aeabi_dsub+0x2e0>
 8001c1e:	e0c4      	b.n	8001daa <__aeabi_dsub+0x46a>
 8001c20:	3e01      	subs	r6, #1
 8001c22:	0763      	lsls	r3, r4, #29
 8001c24:	d000      	beq.n	8001c28 <__aeabi_dsub+0x2e8>
 8001c26:	e711      	b.n	8001a4c <__aeabi_dsub+0x10c>
 8001c28:	4643      	mov	r3, r8
 8001c2a:	46b4      	mov	ip, r6
 8001c2c:	0759      	lsls	r1, r3, #29
 8001c2e:	08e2      	lsrs	r2, r4, #3
 8001c30:	430a      	orrs	r2, r1
 8001c32:	08db      	lsrs	r3, r3, #3
 8001c34:	490f      	ldr	r1, [pc, #60]	; (8001c74 <__aeabi_dsub+0x334>)
 8001c36:	458c      	cmp	ip, r1
 8001c38:	d040      	beq.n	8001cbc <__aeabi_dsub+0x37c>
 8001c3a:	4661      	mov	r1, ip
 8001c3c:	031b      	lsls	r3, r3, #12
 8001c3e:	0549      	lsls	r1, r1, #21
 8001c40:	0b1b      	lsrs	r3, r3, #12
 8001c42:	0d49      	lsrs	r1, r1, #21
 8001c44:	e720      	b.n	8001a88 <__aeabi_dsub+0x148>
 8001c46:	4301      	orrs	r1, r0
 8001c48:	000c      	movs	r4, r1
 8001c4a:	1e61      	subs	r1, r4, #1
 8001c4c:	418c      	sbcs	r4, r1
 8001c4e:	444c      	add	r4, r9
 8001c50:	454c      	cmp	r4, r9
 8001c52:	4192      	sbcs	r2, r2
 8001c54:	4252      	negs	r2, r2
 8001c56:	4690      	mov	r8, r2
 8001c58:	4498      	add	r8, r3
 8001c5a:	4643      	mov	r3, r8
 8001c5c:	021b      	lsls	r3, r3, #8
 8001c5e:	d5e0      	bpl.n	8001c22 <__aeabi_dsub+0x2e2>
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <__aeabi_dsub+0x334>)
 8001c62:	3601      	adds	r6, #1
 8001c64:	429e      	cmp	r6, r3
 8001c66:	d000      	beq.n	8001c6a <__aeabi_dsub+0x32a>
 8001c68:	e09f      	b.n	8001daa <__aeabi_dsub+0x46a>
 8001c6a:	0031      	movs	r1, r6
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	2200      	movs	r2, #0
 8001c70:	e70a      	b.n	8001a88 <__aeabi_dsub+0x148>
 8001c72:	46c0      	nop			; (mov r8, r8)
 8001c74:	000007ff 	.word	0x000007ff
 8001c78:	ff7fffff 	.word	0xff7fffff
 8001c7c:	fffff801 	.word	0xfffff801
 8001c80:	000007fe 	.word	0x000007fe
 8001c84:	2a00      	cmp	r2, #0
 8001c86:	d100      	bne.n	8001c8a <__aeabi_dsub+0x34a>
 8001c88:	e160      	b.n	8001f4c <__aeabi_dsub+0x60c>
 8001c8a:	000a      	movs	r2, r1
 8001c8c:	4302      	orrs	r2, r0
 8001c8e:	d04d      	beq.n	8001d2c <__aeabi_dsub+0x3ec>
 8001c90:	464a      	mov	r2, r9
 8001c92:	075c      	lsls	r4, r3, #29
 8001c94:	08d2      	lsrs	r2, r2, #3
 8001c96:	4322      	orrs	r2, r4
 8001c98:	2480      	movs	r4, #128	; 0x80
 8001c9a:	08db      	lsrs	r3, r3, #3
 8001c9c:	0324      	lsls	r4, r4, #12
 8001c9e:	4223      	tst	r3, r4
 8001ca0:	d007      	beq.n	8001cb2 <__aeabi_dsub+0x372>
 8001ca2:	08ce      	lsrs	r6, r1, #3
 8001ca4:	4226      	tst	r6, r4
 8001ca6:	d104      	bne.n	8001cb2 <__aeabi_dsub+0x372>
 8001ca8:	465d      	mov	r5, fp
 8001caa:	0033      	movs	r3, r6
 8001cac:	08c2      	lsrs	r2, r0, #3
 8001cae:	0749      	lsls	r1, r1, #29
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	0f51      	lsrs	r1, r2, #29
 8001cb4:	00d2      	lsls	r2, r2, #3
 8001cb6:	08d2      	lsrs	r2, r2, #3
 8001cb8:	0749      	lsls	r1, r1, #29
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	0011      	movs	r1, r2
 8001cbe:	4319      	orrs	r1, r3
 8001cc0:	d100      	bne.n	8001cc4 <__aeabi_dsub+0x384>
 8001cc2:	e1c8      	b.n	8002056 <__aeabi_dsub+0x716>
 8001cc4:	2180      	movs	r1, #128	; 0x80
 8001cc6:	0309      	lsls	r1, r1, #12
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	031b      	lsls	r3, r3, #12
 8001ccc:	49d5      	ldr	r1, [pc, #852]	; (8002024 <__aeabi_dsub+0x6e4>)
 8001cce:	0b1b      	lsrs	r3, r3, #12
 8001cd0:	e6da      	b.n	8001a88 <__aeabi_dsub+0x148>
 8001cd2:	49d5      	ldr	r1, [pc, #852]	; (8002028 <__aeabi_dsub+0x6e8>)
 8001cd4:	1ab6      	subs	r6, r6, r2
 8001cd6:	400b      	ands	r3, r1
 8001cd8:	4698      	mov	r8, r3
 8001cda:	e6b5      	b.n	8001a48 <__aeabi_dsub+0x108>
 8001cdc:	0020      	movs	r0, r4
 8001cde:	f000 faf3 	bl	80022c8 <__clzsi2>
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	3218      	adds	r2, #24
 8001ce6:	2a1f      	cmp	r2, #31
 8001ce8:	dc00      	bgt.n	8001cec <__aeabi_dsub+0x3ac>
 8001cea:	e68f      	b.n	8001a0c <__aeabi_dsub+0xcc>
 8001cec:	0023      	movs	r3, r4
 8001cee:	3808      	subs	r0, #8
 8001cf0:	4083      	lsls	r3, r0
 8001cf2:	2400      	movs	r4, #0
 8001cf4:	e692      	b.n	8001a1c <__aeabi_dsub+0xdc>
 8001cf6:	4308      	orrs	r0, r1
 8001cf8:	0002      	movs	r2, r0
 8001cfa:	1e50      	subs	r0, r2, #1
 8001cfc:	4182      	sbcs	r2, r0
 8001cfe:	e66d      	b.n	80019dc <__aeabi_dsub+0x9c>
 8001d00:	4cca      	ldr	r4, [pc, #808]	; (800202c <__aeabi_dsub+0x6ec>)
 8001d02:	1c72      	adds	r2, r6, #1
 8001d04:	4222      	tst	r2, r4
 8001d06:	d000      	beq.n	8001d0a <__aeabi_dsub+0x3ca>
 8001d08:	e0ad      	b.n	8001e66 <__aeabi_dsub+0x526>
 8001d0a:	464a      	mov	r2, r9
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	2e00      	cmp	r6, #0
 8001d10:	d1b8      	bne.n	8001c84 <__aeabi_dsub+0x344>
 8001d12:	2a00      	cmp	r2, #0
 8001d14:	d100      	bne.n	8001d18 <__aeabi_dsub+0x3d8>
 8001d16:	e158      	b.n	8001fca <__aeabi_dsub+0x68a>
 8001d18:	000a      	movs	r2, r1
 8001d1a:	4302      	orrs	r2, r0
 8001d1c:	d000      	beq.n	8001d20 <__aeabi_dsub+0x3e0>
 8001d1e:	e159      	b.n	8001fd4 <__aeabi_dsub+0x694>
 8001d20:	464a      	mov	r2, r9
 8001d22:	0759      	lsls	r1, r3, #29
 8001d24:	08d2      	lsrs	r2, r2, #3
 8001d26:	430a      	orrs	r2, r1
 8001d28:	08db      	lsrs	r3, r3, #3
 8001d2a:	e786      	b.n	8001c3a <__aeabi_dsub+0x2fa>
 8001d2c:	464a      	mov	r2, r9
 8001d2e:	0759      	lsls	r1, r3, #29
 8001d30:	08d2      	lsrs	r2, r2, #3
 8001d32:	430a      	orrs	r2, r1
 8001d34:	08db      	lsrs	r3, r3, #3
 8001d36:	e7c1      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001d38:	4dba      	ldr	r5, [pc, #744]	; (8002024 <__aeabi_dsub+0x6e4>)
 8001d3a:	42aa      	cmp	r2, r5
 8001d3c:	d100      	bne.n	8001d40 <__aeabi_dsub+0x400>
 8001d3e:	e11e      	b.n	8001f7e <__aeabi_dsub+0x63e>
 8001d40:	2580      	movs	r5, #128	; 0x80
 8001d42:	042d      	lsls	r5, r5, #16
 8001d44:	432b      	orrs	r3, r5
 8001d46:	4664      	mov	r4, ip
 8001d48:	2c38      	cmp	r4, #56	; 0x38
 8001d4a:	dc5d      	bgt.n	8001e08 <__aeabi_dsub+0x4c8>
 8001d4c:	2c1f      	cmp	r4, #31
 8001d4e:	dd00      	ble.n	8001d52 <__aeabi_dsub+0x412>
 8001d50:	e0d0      	b.n	8001ef4 <__aeabi_dsub+0x5b4>
 8001d52:	2520      	movs	r5, #32
 8001d54:	4667      	mov	r7, ip
 8001d56:	1b2d      	subs	r5, r5, r4
 8001d58:	464e      	mov	r6, r9
 8001d5a:	001c      	movs	r4, r3
 8001d5c:	40fe      	lsrs	r6, r7
 8001d5e:	40ac      	lsls	r4, r5
 8001d60:	4334      	orrs	r4, r6
 8001d62:	464e      	mov	r6, r9
 8001d64:	40ae      	lsls	r6, r5
 8001d66:	0035      	movs	r5, r6
 8001d68:	40fb      	lsrs	r3, r7
 8001d6a:	1e6e      	subs	r6, r5, #1
 8001d6c:	41b5      	sbcs	r5, r6
 8001d6e:	1ac9      	subs	r1, r1, r3
 8001d70:	432c      	orrs	r4, r5
 8001d72:	e04e      	b.n	8001e12 <__aeabi_dsub+0x4d2>
 8001d74:	464a      	mov	r2, r9
 8001d76:	1a14      	subs	r4, r2, r0
 8001d78:	45a1      	cmp	r9, r4
 8001d7a:	4192      	sbcs	r2, r2
 8001d7c:	4252      	negs	r2, r2
 8001d7e:	4690      	mov	r8, r2
 8001d80:	1a5f      	subs	r7, r3, r1
 8001d82:	003a      	movs	r2, r7
 8001d84:	4647      	mov	r7, r8
 8001d86:	1bd2      	subs	r2, r2, r7
 8001d88:	4690      	mov	r8, r2
 8001d8a:	0212      	lsls	r2, r2, #8
 8001d8c:	d500      	bpl.n	8001d90 <__aeabi_dsub+0x450>
 8001d8e:	e08b      	b.n	8001ea8 <__aeabi_dsub+0x568>
 8001d90:	4642      	mov	r2, r8
 8001d92:	4322      	orrs	r2, r4
 8001d94:	d000      	beq.n	8001d98 <__aeabi_dsub+0x458>
 8001d96:	e630      	b.n	80019fa <__aeabi_dsub+0xba>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	2500      	movs	r5, #0
 8001d9c:	e74d      	b.n	8001c3a <__aeabi_dsub+0x2fa>
 8001d9e:	464a      	mov	r2, r9
 8001da0:	0759      	lsls	r1, r3, #29
 8001da2:	08d2      	lsrs	r2, r2, #3
 8001da4:	430a      	orrs	r2, r1
 8001da6:	08db      	lsrs	r3, r3, #3
 8001da8:	e744      	b.n	8001c34 <__aeabi_dsub+0x2f4>
 8001daa:	4642      	mov	r2, r8
 8001dac:	4b9e      	ldr	r3, [pc, #632]	; (8002028 <__aeabi_dsub+0x6e8>)
 8001dae:	0861      	lsrs	r1, r4, #1
 8001db0:	401a      	ands	r2, r3
 8001db2:	0013      	movs	r3, r2
 8001db4:	2201      	movs	r2, #1
 8001db6:	4014      	ands	r4, r2
 8001db8:	430c      	orrs	r4, r1
 8001dba:	07da      	lsls	r2, r3, #31
 8001dbc:	085b      	lsrs	r3, r3, #1
 8001dbe:	4698      	mov	r8, r3
 8001dc0:	4314      	orrs	r4, r2
 8001dc2:	e641      	b.n	8001a48 <__aeabi_dsub+0x108>
 8001dc4:	001a      	movs	r2, r3
 8001dc6:	3e1f      	subs	r6, #31
 8001dc8:	40f2      	lsrs	r2, r6
 8001dca:	0016      	movs	r6, r2
 8001dcc:	2920      	cmp	r1, #32
 8001dce:	d003      	beq.n	8001dd8 <__aeabi_dsub+0x498>
 8001dd0:	2240      	movs	r2, #64	; 0x40
 8001dd2:	1a51      	subs	r1, r2, r1
 8001dd4:	408b      	lsls	r3, r1
 8001dd6:	431c      	orrs	r4, r3
 8001dd8:	1e62      	subs	r2, r4, #1
 8001dda:	4194      	sbcs	r4, r2
 8001ddc:	2300      	movs	r3, #0
 8001dde:	4334      	orrs	r4, r6
 8001de0:	4698      	mov	r8, r3
 8001de2:	2600      	movs	r6, #0
 8001de4:	e71d      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 8001de6:	000c      	movs	r4, r1
 8001de8:	3a20      	subs	r2, #32
 8001dea:	40d4      	lsrs	r4, r2
 8001dec:	0022      	movs	r2, r4
 8001dee:	4664      	mov	r4, ip
 8001df0:	2c20      	cmp	r4, #32
 8001df2:	d004      	beq.n	8001dfe <__aeabi_dsub+0x4be>
 8001df4:	2740      	movs	r7, #64	; 0x40
 8001df6:	1b3f      	subs	r7, r7, r4
 8001df8:	40b9      	lsls	r1, r7
 8001dfa:	4308      	orrs	r0, r1
 8001dfc:	4680      	mov	r8, r0
 8001dfe:	4644      	mov	r4, r8
 8001e00:	1e61      	subs	r1, r4, #1
 8001e02:	418c      	sbcs	r4, r1
 8001e04:	4322      	orrs	r2, r4
 8001e06:	e5e9      	b.n	80019dc <__aeabi_dsub+0x9c>
 8001e08:	464c      	mov	r4, r9
 8001e0a:	4323      	orrs	r3, r4
 8001e0c:	001c      	movs	r4, r3
 8001e0e:	1e63      	subs	r3, r4, #1
 8001e10:	419c      	sbcs	r4, r3
 8001e12:	1b04      	subs	r4, r0, r4
 8001e14:	42a0      	cmp	r0, r4
 8001e16:	419b      	sbcs	r3, r3
 8001e18:	425b      	negs	r3, r3
 8001e1a:	1acb      	subs	r3, r1, r3
 8001e1c:	4698      	mov	r8, r3
 8001e1e:	465d      	mov	r5, fp
 8001e20:	0016      	movs	r6, r2
 8001e22:	e5e2      	b.n	80019ea <__aeabi_dsub+0xaa>
 8001e24:	464e      	mov	r6, r9
 8001e26:	431e      	orrs	r6, r3
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x4ec>
 8001e2a:	e0ae      	b.n	8001f8a <__aeabi_dsub+0x64a>
 8001e2c:	1e66      	subs	r6, r4, #1
 8001e2e:	2c01      	cmp	r4, #1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x4f4>
 8001e32:	e0fd      	b.n	8002030 <__aeabi_dsub+0x6f0>
 8001e34:	4f7b      	ldr	r7, [pc, #492]	; (8002024 <__aeabi_dsub+0x6e4>)
 8001e36:	42bc      	cmp	r4, r7
 8001e38:	d100      	bne.n	8001e3c <__aeabi_dsub+0x4fc>
 8001e3a:	e107      	b.n	800204c <__aeabi_dsub+0x70c>
 8001e3c:	46b4      	mov	ip, r6
 8001e3e:	e69b      	b.n	8001b78 <__aeabi_dsub+0x238>
 8001e40:	4664      	mov	r4, ip
 8001e42:	2220      	movs	r2, #32
 8001e44:	1b12      	subs	r2, r2, r4
 8001e46:	000c      	movs	r4, r1
 8001e48:	4094      	lsls	r4, r2
 8001e4a:	0007      	movs	r7, r0
 8001e4c:	4090      	lsls	r0, r2
 8001e4e:	46a0      	mov	r8, r4
 8001e50:	4664      	mov	r4, ip
 8001e52:	1e42      	subs	r2, r0, #1
 8001e54:	4190      	sbcs	r0, r2
 8001e56:	4662      	mov	r2, ip
 8001e58:	40e7      	lsrs	r7, r4
 8001e5a:	4644      	mov	r4, r8
 8001e5c:	40d1      	lsrs	r1, r2
 8001e5e:	433c      	orrs	r4, r7
 8001e60:	4304      	orrs	r4, r0
 8001e62:	185b      	adds	r3, r3, r1
 8001e64:	e6f3      	b.n	8001c4e <__aeabi_dsub+0x30e>
 8001e66:	4c6f      	ldr	r4, [pc, #444]	; (8002024 <__aeabi_dsub+0x6e4>)
 8001e68:	42a2      	cmp	r2, r4
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_dsub+0x52e>
 8001e6c:	e0d5      	b.n	800201a <__aeabi_dsub+0x6da>
 8001e6e:	4448      	add	r0, r9
 8001e70:	185b      	adds	r3, r3, r1
 8001e72:	4548      	cmp	r0, r9
 8001e74:	4189      	sbcs	r1, r1
 8001e76:	4249      	negs	r1, r1
 8001e78:	185b      	adds	r3, r3, r1
 8001e7a:	07dc      	lsls	r4, r3, #31
 8001e7c:	0840      	lsrs	r0, r0, #1
 8001e7e:	085b      	lsrs	r3, r3, #1
 8001e80:	4698      	mov	r8, r3
 8001e82:	0016      	movs	r6, r2
 8001e84:	4304      	orrs	r4, r0
 8001e86:	e6cc      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 8001e88:	2a00      	cmp	r2, #0
 8001e8a:	d000      	beq.n	8001e8e <__aeabi_dsub+0x54e>
 8001e8c:	e082      	b.n	8001f94 <__aeabi_dsub+0x654>
 8001e8e:	000a      	movs	r2, r1
 8001e90:	4302      	orrs	r2, r0
 8001e92:	d140      	bne.n	8001f16 <__aeabi_dsub+0x5d6>
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	2500      	movs	r5, #0
 8001e98:	031b      	lsls	r3, r3, #12
 8001e9a:	e713      	b.n	8001cc4 <__aeabi_dsub+0x384>
 8001e9c:	074b      	lsls	r3, r1, #29
 8001e9e:	08c2      	lsrs	r2, r0, #3
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	465d      	mov	r5, fp
 8001ea4:	08cb      	lsrs	r3, r1, #3
 8001ea6:	e6c5      	b.n	8001c34 <__aeabi_dsub+0x2f4>
 8001ea8:	464a      	mov	r2, r9
 8001eaa:	1a84      	subs	r4, r0, r2
 8001eac:	42a0      	cmp	r0, r4
 8001eae:	4192      	sbcs	r2, r2
 8001eb0:	1acb      	subs	r3, r1, r3
 8001eb2:	4252      	negs	r2, r2
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	4698      	mov	r8, r3
 8001eb8:	465d      	mov	r5, fp
 8001eba:	e59e      	b.n	80019fa <__aeabi_dsub+0xba>
 8001ebc:	464a      	mov	r2, r9
 8001ebe:	0759      	lsls	r1, r3, #29
 8001ec0:	08d2      	lsrs	r2, r2, #3
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	08db      	lsrs	r3, r3, #3
 8001ec6:	e6f9      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001ec8:	464a      	mov	r2, r9
 8001eca:	1a14      	subs	r4, r2, r0
 8001ecc:	45a1      	cmp	r9, r4
 8001ece:	4192      	sbcs	r2, r2
 8001ed0:	1a5b      	subs	r3, r3, r1
 8001ed2:	4252      	negs	r2, r2
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	4698      	mov	r8, r3
 8001ed8:	2601      	movs	r6, #1
 8001eda:	e586      	b.n	80019ea <__aeabi_dsub+0xaa>
 8001edc:	464a      	mov	r2, r9
 8001ede:	0759      	lsls	r1, r3, #29
 8001ee0:	08d2      	lsrs	r2, r2, #3
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	08db      	lsrs	r3, r3, #3
 8001ee6:	e6a5      	b.n	8001c34 <__aeabi_dsub+0x2f4>
 8001ee8:	464c      	mov	r4, r9
 8001eea:	4323      	orrs	r3, r4
 8001eec:	001c      	movs	r4, r3
 8001eee:	1e63      	subs	r3, r4, #1
 8001ef0:	419c      	sbcs	r4, r3
 8001ef2:	e65b      	b.n	8001bac <__aeabi_dsub+0x26c>
 8001ef4:	4665      	mov	r5, ip
 8001ef6:	001e      	movs	r6, r3
 8001ef8:	3d20      	subs	r5, #32
 8001efa:	40ee      	lsrs	r6, r5
 8001efc:	2c20      	cmp	r4, #32
 8001efe:	d005      	beq.n	8001f0c <__aeabi_dsub+0x5cc>
 8001f00:	2540      	movs	r5, #64	; 0x40
 8001f02:	1b2d      	subs	r5, r5, r4
 8001f04:	40ab      	lsls	r3, r5
 8001f06:	464c      	mov	r4, r9
 8001f08:	431c      	orrs	r4, r3
 8001f0a:	46a2      	mov	sl, r4
 8001f0c:	4654      	mov	r4, sl
 8001f0e:	1e63      	subs	r3, r4, #1
 8001f10:	419c      	sbcs	r4, r3
 8001f12:	4334      	orrs	r4, r6
 8001f14:	e77d      	b.n	8001e12 <__aeabi_dsub+0x4d2>
 8001f16:	074b      	lsls	r3, r1, #29
 8001f18:	08c2      	lsrs	r2, r0, #3
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	465d      	mov	r5, fp
 8001f1e:	08cb      	lsrs	r3, r1, #3
 8001f20:	e6cc      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001f22:	000a      	movs	r2, r1
 8001f24:	4302      	orrs	r2, r0
 8001f26:	d100      	bne.n	8001f2a <__aeabi_dsub+0x5ea>
 8001f28:	e736      	b.n	8001d98 <__aeabi_dsub+0x458>
 8001f2a:	074b      	lsls	r3, r1, #29
 8001f2c:	08c2      	lsrs	r2, r0, #3
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	465d      	mov	r5, fp
 8001f32:	08cb      	lsrs	r3, r1, #3
 8001f34:	e681      	b.n	8001c3a <__aeabi_dsub+0x2fa>
 8001f36:	464a      	mov	r2, r9
 8001f38:	1a84      	subs	r4, r0, r2
 8001f3a:	42a0      	cmp	r0, r4
 8001f3c:	4192      	sbcs	r2, r2
 8001f3e:	1acb      	subs	r3, r1, r3
 8001f40:	4252      	negs	r2, r2
 8001f42:	1a9b      	subs	r3, r3, r2
 8001f44:	4698      	mov	r8, r3
 8001f46:	465d      	mov	r5, fp
 8001f48:	2601      	movs	r6, #1
 8001f4a:	e54e      	b.n	80019ea <__aeabi_dsub+0xaa>
 8001f4c:	074b      	lsls	r3, r1, #29
 8001f4e:	08c2      	lsrs	r2, r0, #3
 8001f50:	431a      	orrs	r2, r3
 8001f52:	08cb      	lsrs	r3, r1, #3
 8001f54:	e6b2      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001f56:	464a      	mov	r2, r9
 8001f58:	1a14      	subs	r4, r2, r0
 8001f5a:	45a1      	cmp	r9, r4
 8001f5c:	4192      	sbcs	r2, r2
 8001f5e:	1a5f      	subs	r7, r3, r1
 8001f60:	4252      	negs	r2, r2
 8001f62:	1aba      	subs	r2, r7, r2
 8001f64:	4690      	mov	r8, r2
 8001f66:	0212      	lsls	r2, r2, #8
 8001f68:	d56b      	bpl.n	8002042 <__aeabi_dsub+0x702>
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	1a84      	subs	r4, r0, r2
 8001f6e:	42a0      	cmp	r0, r4
 8001f70:	4192      	sbcs	r2, r2
 8001f72:	1acb      	subs	r3, r1, r3
 8001f74:	4252      	negs	r2, r2
 8001f76:	1a9b      	subs	r3, r3, r2
 8001f78:	4698      	mov	r8, r3
 8001f7a:	465d      	mov	r5, fp
 8001f7c:	e564      	b.n	8001a48 <__aeabi_dsub+0x108>
 8001f7e:	074b      	lsls	r3, r1, #29
 8001f80:	08c2      	lsrs	r2, r0, #3
 8001f82:	431a      	orrs	r2, r3
 8001f84:	465d      	mov	r5, fp
 8001f86:	08cb      	lsrs	r3, r1, #3
 8001f88:	e698      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001f8a:	074b      	lsls	r3, r1, #29
 8001f8c:	08c2      	lsrs	r2, r0, #3
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	08cb      	lsrs	r3, r1, #3
 8001f92:	e64f      	b.n	8001c34 <__aeabi_dsub+0x2f4>
 8001f94:	000a      	movs	r2, r1
 8001f96:	4302      	orrs	r2, r0
 8001f98:	d090      	beq.n	8001ebc <__aeabi_dsub+0x57c>
 8001f9a:	464a      	mov	r2, r9
 8001f9c:	075c      	lsls	r4, r3, #29
 8001f9e:	08d2      	lsrs	r2, r2, #3
 8001fa0:	4314      	orrs	r4, r2
 8001fa2:	2280      	movs	r2, #128	; 0x80
 8001fa4:	08db      	lsrs	r3, r3, #3
 8001fa6:	0312      	lsls	r2, r2, #12
 8001fa8:	4213      	tst	r3, r2
 8001faa:	d008      	beq.n	8001fbe <__aeabi_dsub+0x67e>
 8001fac:	08ce      	lsrs	r6, r1, #3
 8001fae:	4216      	tst	r6, r2
 8001fb0:	d105      	bne.n	8001fbe <__aeabi_dsub+0x67e>
 8001fb2:	08c0      	lsrs	r0, r0, #3
 8001fb4:	0749      	lsls	r1, r1, #29
 8001fb6:	4308      	orrs	r0, r1
 8001fb8:	0004      	movs	r4, r0
 8001fba:	465d      	mov	r5, fp
 8001fbc:	0033      	movs	r3, r6
 8001fbe:	0f61      	lsrs	r1, r4, #29
 8001fc0:	00e2      	lsls	r2, r4, #3
 8001fc2:	0749      	lsls	r1, r1, #29
 8001fc4:	08d2      	lsrs	r2, r2, #3
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	e678      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8001fca:	074b      	lsls	r3, r1, #29
 8001fcc:	08c2      	lsrs	r2, r0, #3
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	08cb      	lsrs	r3, r1, #3
 8001fd2:	e632      	b.n	8001c3a <__aeabi_dsub+0x2fa>
 8001fd4:	4448      	add	r0, r9
 8001fd6:	185b      	adds	r3, r3, r1
 8001fd8:	4548      	cmp	r0, r9
 8001fda:	4192      	sbcs	r2, r2
 8001fdc:	4698      	mov	r8, r3
 8001fde:	4252      	negs	r2, r2
 8001fe0:	4490      	add	r8, r2
 8001fe2:	4643      	mov	r3, r8
 8001fe4:	0004      	movs	r4, r0
 8001fe6:	021b      	lsls	r3, r3, #8
 8001fe8:	d400      	bmi.n	8001fec <__aeabi_dsub+0x6ac>
 8001fea:	e61a      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 8001fec:	4642      	mov	r2, r8
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <__aeabi_dsub+0x6e8>)
 8001ff0:	2601      	movs	r6, #1
 8001ff2:	401a      	ands	r2, r3
 8001ff4:	4690      	mov	r8, r2
 8001ff6:	e614      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 8001ff8:	4666      	mov	r6, ip
 8001ffa:	001f      	movs	r7, r3
 8001ffc:	3e20      	subs	r6, #32
 8001ffe:	40f7      	lsrs	r7, r6
 8002000:	2c20      	cmp	r4, #32
 8002002:	d005      	beq.n	8002010 <__aeabi_dsub+0x6d0>
 8002004:	2640      	movs	r6, #64	; 0x40
 8002006:	1b36      	subs	r6, r6, r4
 8002008:	40b3      	lsls	r3, r6
 800200a:	464c      	mov	r4, r9
 800200c:	431c      	orrs	r4, r3
 800200e:	46a2      	mov	sl, r4
 8002010:	4654      	mov	r4, sl
 8002012:	1e63      	subs	r3, r4, #1
 8002014:	419c      	sbcs	r4, r3
 8002016:	433c      	orrs	r4, r7
 8002018:	e5c8      	b.n	8001bac <__aeabi_dsub+0x26c>
 800201a:	0011      	movs	r1, r2
 800201c:	2300      	movs	r3, #0
 800201e:	2200      	movs	r2, #0
 8002020:	e532      	b.n	8001a88 <__aeabi_dsub+0x148>
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	000007ff 	.word	0x000007ff
 8002028:	ff7fffff 	.word	0xff7fffff
 800202c:	000007fe 	.word	0x000007fe
 8002030:	464a      	mov	r2, r9
 8002032:	1814      	adds	r4, r2, r0
 8002034:	4284      	cmp	r4, r0
 8002036:	4192      	sbcs	r2, r2
 8002038:	185b      	adds	r3, r3, r1
 800203a:	4698      	mov	r8, r3
 800203c:	4252      	negs	r2, r2
 800203e:	4490      	add	r8, r2
 8002040:	e5e9      	b.n	8001c16 <__aeabi_dsub+0x2d6>
 8002042:	4642      	mov	r2, r8
 8002044:	4322      	orrs	r2, r4
 8002046:	d100      	bne.n	800204a <__aeabi_dsub+0x70a>
 8002048:	e6a6      	b.n	8001d98 <__aeabi_dsub+0x458>
 800204a:	e5ea      	b.n	8001c22 <__aeabi_dsub+0x2e2>
 800204c:	074b      	lsls	r3, r1, #29
 800204e:	08c2      	lsrs	r2, r0, #3
 8002050:	431a      	orrs	r2, r3
 8002052:	08cb      	lsrs	r3, r1, #3
 8002054:	e632      	b.n	8001cbc <__aeabi_dsub+0x37c>
 8002056:	2200      	movs	r2, #0
 8002058:	4901      	ldr	r1, [pc, #4]	; (8002060 <__aeabi_dsub+0x720>)
 800205a:	0013      	movs	r3, r2
 800205c:	e514      	b.n	8001a88 <__aeabi_dsub+0x148>
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	000007ff 	.word	0x000007ff

08002064 <__aeabi_dcmpun>:
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	0005      	movs	r5, r0
 8002068:	480c      	ldr	r0, [pc, #48]	; (800209c <__aeabi_dcmpun+0x38>)
 800206a:	030c      	lsls	r4, r1, #12
 800206c:	0016      	movs	r6, r2
 800206e:	0049      	lsls	r1, r1, #1
 8002070:	031a      	lsls	r2, r3, #12
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	0b24      	lsrs	r4, r4, #12
 8002076:	0d49      	lsrs	r1, r1, #21
 8002078:	0b12      	lsrs	r2, r2, #12
 800207a:	0d5b      	lsrs	r3, r3, #21
 800207c:	4281      	cmp	r1, r0
 800207e:	d008      	beq.n	8002092 <__aeabi_dcmpun+0x2e>
 8002080:	4906      	ldr	r1, [pc, #24]	; (800209c <__aeabi_dcmpun+0x38>)
 8002082:	2000      	movs	r0, #0
 8002084:	428b      	cmp	r3, r1
 8002086:	d103      	bne.n	8002090 <__aeabi_dcmpun+0x2c>
 8002088:	4332      	orrs	r2, r6
 800208a:	0010      	movs	r0, r2
 800208c:	1e42      	subs	r2, r0, #1
 800208e:	4190      	sbcs	r0, r2
 8002090:	bd70      	pop	{r4, r5, r6, pc}
 8002092:	2001      	movs	r0, #1
 8002094:	432c      	orrs	r4, r5
 8002096:	d1fb      	bne.n	8002090 <__aeabi_dcmpun+0x2c>
 8002098:	e7f2      	b.n	8002080 <__aeabi_dcmpun+0x1c>
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	000007ff 	.word	0x000007ff

080020a0 <__aeabi_d2iz>:
 80020a0:	000a      	movs	r2, r1
 80020a2:	b530      	push	{r4, r5, lr}
 80020a4:	4c13      	ldr	r4, [pc, #76]	; (80020f4 <__aeabi_d2iz+0x54>)
 80020a6:	0053      	lsls	r3, r2, #1
 80020a8:	0309      	lsls	r1, r1, #12
 80020aa:	0005      	movs	r5, r0
 80020ac:	0b09      	lsrs	r1, r1, #12
 80020ae:	2000      	movs	r0, #0
 80020b0:	0d5b      	lsrs	r3, r3, #21
 80020b2:	0fd2      	lsrs	r2, r2, #31
 80020b4:	42a3      	cmp	r3, r4
 80020b6:	dd04      	ble.n	80020c2 <__aeabi_d2iz+0x22>
 80020b8:	480f      	ldr	r0, [pc, #60]	; (80020f8 <__aeabi_d2iz+0x58>)
 80020ba:	4283      	cmp	r3, r0
 80020bc:	dd02      	ble.n	80020c4 <__aeabi_d2iz+0x24>
 80020be:	4b0f      	ldr	r3, [pc, #60]	; (80020fc <__aeabi_d2iz+0x5c>)
 80020c0:	18d0      	adds	r0, r2, r3
 80020c2:	bd30      	pop	{r4, r5, pc}
 80020c4:	2080      	movs	r0, #128	; 0x80
 80020c6:	0340      	lsls	r0, r0, #13
 80020c8:	4301      	orrs	r1, r0
 80020ca:	480d      	ldr	r0, [pc, #52]	; (8002100 <__aeabi_d2iz+0x60>)
 80020cc:	1ac0      	subs	r0, r0, r3
 80020ce:	281f      	cmp	r0, #31
 80020d0:	dd08      	ble.n	80020e4 <__aeabi_d2iz+0x44>
 80020d2:	480c      	ldr	r0, [pc, #48]	; (8002104 <__aeabi_d2iz+0x64>)
 80020d4:	1ac3      	subs	r3, r0, r3
 80020d6:	40d9      	lsrs	r1, r3
 80020d8:	000b      	movs	r3, r1
 80020da:	4258      	negs	r0, r3
 80020dc:	2a00      	cmp	r2, #0
 80020de:	d1f0      	bne.n	80020c2 <__aeabi_d2iz+0x22>
 80020e0:	0018      	movs	r0, r3
 80020e2:	e7ee      	b.n	80020c2 <__aeabi_d2iz+0x22>
 80020e4:	4c08      	ldr	r4, [pc, #32]	; (8002108 <__aeabi_d2iz+0x68>)
 80020e6:	40c5      	lsrs	r5, r0
 80020e8:	46a4      	mov	ip, r4
 80020ea:	4463      	add	r3, ip
 80020ec:	4099      	lsls	r1, r3
 80020ee:	000b      	movs	r3, r1
 80020f0:	432b      	orrs	r3, r5
 80020f2:	e7f2      	b.n	80020da <__aeabi_d2iz+0x3a>
 80020f4:	000003fe 	.word	0x000003fe
 80020f8:	0000041d 	.word	0x0000041d
 80020fc:	7fffffff 	.word	0x7fffffff
 8002100:	00000433 	.word	0x00000433
 8002104:	00000413 	.word	0x00000413
 8002108:	fffffbed 	.word	0xfffffbed

0800210c <__aeabi_i2d>:
 800210c:	b570      	push	{r4, r5, r6, lr}
 800210e:	2800      	cmp	r0, #0
 8002110:	d016      	beq.n	8002140 <__aeabi_i2d+0x34>
 8002112:	17c3      	asrs	r3, r0, #31
 8002114:	18c5      	adds	r5, r0, r3
 8002116:	405d      	eors	r5, r3
 8002118:	0fc4      	lsrs	r4, r0, #31
 800211a:	0028      	movs	r0, r5
 800211c:	f000 f8d4 	bl	80022c8 <__clzsi2>
 8002120:	4a11      	ldr	r2, [pc, #68]	; (8002168 <__aeabi_i2d+0x5c>)
 8002122:	1a12      	subs	r2, r2, r0
 8002124:	280a      	cmp	r0, #10
 8002126:	dc16      	bgt.n	8002156 <__aeabi_i2d+0x4a>
 8002128:	0003      	movs	r3, r0
 800212a:	002e      	movs	r6, r5
 800212c:	3315      	adds	r3, #21
 800212e:	409e      	lsls	r6, r3
 8002130:	230b      	movs	r3, #11
 8002132:	1a18      	subs	r0, r3, r0
 8002134:	40c5      	lsrs	r5, r0
 8002136:	0553      	lsls	r3, r2, #21
 8002138:	032d      	lsls	r5, r5, #12
 800213a:	0b2d      	lsrs	r5, r5, #12
 800213c:	0d5b      	lsrs	r3, r3, #21
 800213e:	e003      	b.n	8002148 <__aeabi_i2d+0x3c>
 8002140:	2400      	movs	r4, #0
 8002142:	2300      	movs	r3, #0
 8002144:	2500      	movs	r5, #0
 8002146:	2600      	movs	r6, #0
 8002148:	051b      	lsls	r3, r3, #20
 800214a:	432b      	orrs	r3, r5
 800214c:	07e4      	lsls	r4, r4, #31
 800214e:	4323      	orrs	r3, r4
 8002150:	0030      	movs	r0, r6
 8002152:	0019      	movs	r1, r3
 8002154:	bd70      	pop	{r4, r5, r6, pc}
 8002156:	380b      	subs	r0, #11
 8002158:	4085      	lsls	r5, r0
 800215a:	0553      	lsls	r3, r2, #21
 800215c:	032d      	lsls	r5, r5, #12
 800215e:	2600      	movs	r6, #0
 8002160:	0b2d      	lsrs	r5, r5, #12
 8002162:	0d5b      	lsrs	r3, r3, #21
 8002164:	e7f0      	b.n	8002148 <__aeabi_i2d+0x3c>
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	0000041e 	.word	0x0000041e

0800216c <__aeabi_ui2d>:
 800216c:	b510      	push	{r4, lr}
 800216e:	1e04      	subs	r4, r0, #0
 8002170:	d010      	beq.n	8002194 <__aeabi_ui2d+0x28>
 8002172:	f000 f8a9 	bl	80022c8 <__clzsi2>
 8002176:	4b0f      	ldr	r3, [pc, #60]	; (80021b4 <__aeabi_ui2d+0x48>)
 8002178:	1a1b      	subs	r3, r3, r0
 800217a:	280a      	cmp	r0, #10
 800217c:	dc11      	bgt.n	80021a2 <__aeabi_ui2d+0x36>
 800217e:	220b      	movs	r2, #11
 8002180:	0021      	movs	r1, r4
 8002182:	1a12      	subs	r2, r2, r0
 8002184:	40d1      	lsrs	r1, r2
 8002186:	3015      	adds	r0, #21
 8002188:	030a      	lsls	r2, r1, #12
 800218a:	055b      	lsls	r3, r3, #21
 800218c:	4084      	lsls	r4, r0
 800218e:	0b12      	lsrs	r2, r2, #12
 8002190:	0d5b      	lsrs	r3, r3, #21
 8002192:	e001      	b.n	8002198 <__aeabi_ui2d+0x2c>
 8002194:	2300      	movs	r3, #0
 8002196:	2200      	movs	r2, #0
 8002198:	051b      	lsls	r3, r3, #20
 800219a:	4313      	orrs	r3, r2
 800219c:	0020      	movs	r0, r4
 800219e:	0019      	movs	r1, r3
 80021a0:	bd10      	pop	{r4, pc}
 80021a2:	0022      	movs	r2, r4
 80021a4:	380b      	subs	r0, #11
 80021a6:	4082      	lsls	r2, r0
 80021a8:	055b      	lsls	r3, r3, #21
 80021aa:	0312      	lsls	r2, r2, #12
 80021ac:	2400      	movs	r4, #0
 80021ae:	0b12      	lsrs	r2, r2, #12
 80021b0:	0d5b      	lsrs	r3, r3, #21
 80021b2:	e7f1      	b.n	8002198 <__aeabi_ui2d+0x2c>
 80021b4:	0000041e 	.word	0x0000041e

080021b8 <__aeabi_d2f>:
 80021b8:	0002      	movs	r2, r0
 80021ba:	004b      	lsls	r3, r1, #1
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021be:	0308      	lsls	r0, r1, #12
 80021c0:	0d5b      	lsrs	r3, r3, #21
 80021c2:	4e3d      	ldr	r6, [pc, #244]	; (80022b8 <__aeabi_d2f+0x100>)
 80021c4:	0fcc      	lsrs	r4, r1, #31
 80021c6:	0a40      	lsrs	r0, r0, #9
 80021c8:	0f51      	lsrs	r1, r2, #29
 80021ca:	1c5f      	adds	r7, r3, #1
 80021cc:	4308      	orrs	r0, r1
 80021ce:	00d5      	lsls	r5, r2, #3
 80021d0:	4237      	tst	r7, r6
 80021d2:	d00a      	beq.n	80021ea <__aeabi_d2f+0x32>
 80021d4:	4939      	ldr	r1, [pc, #228]	; (80022bc <__aeabi_d2f+0x104>)
 80021d6:	185e      	adds	r6, r3, r1
 80021d8:	2efe      	cmp	r6, #254	; 0xfe
 80021da:	dd16      	ble.n	800220a <__aeabi_d2f+0x52>
 80021dc:	23ff      	movs	r3, #255	; 0xff
 80021de:	2100      	movs	r1, #0
 80021e0:	05db      	lsls	r3, r3, #23
 80021e2:	430b      	orrs	r3, r1
 80021e4:	07e0      	lsls	r0, r4, #31
 80021e6:	4318      	orrs	r0, r3
 80021e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d106      	bne.n	80021fc <__aeabi_d2f+0x44>
 80021ee:	4328      	orrs	r0, r5
 80021f0:	d027      	beq.n	8002242 <__aeabi_d2f+0x8a>
 80021f2:	2105      	movs	r1, #5
 80021f4:	0189      	lsls	r1, r1, #6
 80021f6:	0a49      	lsrs	r1, r1, #9
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	e7f1      	b.n	80021e0 <__aeabi_d2f+0x28>
 80021fc:	4305      	orrs	r5, r0
 80021fe:	d0ed      	beq.n	80021dc <__aeabi_d2f+0x24>
 8002200:	2180      	movs	r1, #128	; 0x80
 8002202:	03c9      	lsls	r1, r1, #15
 8002204:	23ff      	movs	r3, #255	; 0xff
 8002206:	4301      	orrs	r1, r0
 8002208:	e7ea      	b.n	80021e0 <__aeabi_d2f+0x28>
 800220a:	2e00      	cmp	r6, #0
 800220c:	dd1c      	ble.n	8002248 <__aeabi_d2f+0x90>
 800220e:	0192      	lsls	r2, r2, #6
 8002210:	0011      	movs	r1, r2
 8002212:	1e4a      	subs	r2, r1, #1
 8002214:	4191      	sbcs	r1, r2
 8002216:	00c0      	lsls	r0, r0, #3
 8002218:	0f6d      	lsrs	r5, r5, #29
 800221a:	4301      	orrs	r1, r0
 800221c:	4329      	orrs	r1, r5
 800221e:	074b      	lsls	r3, r1, #29
 8002220:	d048      	beq.n	80022b4 <__aeabi_d2f+0xfc>
 8002222:	230f      	movs	r3, #15
 8002224:	400b      	ands	r3, r1
 8002226:	2b04      	cmp	r3, #4
 8002228:	d000      	beq.n	800222c <__aeabi_d2f+0x74>
 800222a:	3104      	adds	r1, #4
 800222c:	2380      	movs	r3, #128	; 0x80
 800222e:	04db      	lsls	r3, r3, #19
 8002230:	400b      	ands	r3, r1
 8002232:	d03f      	beq.n	80022b4 <__aeabi_d2f+0xfc>
 8002234:	1c72      	adds	r2, r6, #1
 8002236:	2efe      	cmp	r6, #254	; 0xfe
 8002238:	d0d0      	beq.n	80021dc <__aeabi_d2f+0x24>
 800223a:	0189      	lsls	r1, r1, #6
 800223c:	0a49      	lsrs	r1, r1, #9
 800223e:	b2d3      	uxtb	r3, r2
 8002240:	e7ce      	b.n	80021e0 <__aeabi_d2f+0x28>
 8002242:	2300      	movs	r3, #0
 8002244:	2100      	movs	r1, #0
 8002246:	e7cb      	b.n	80021e0 <__aeabi_d2f+0x28>
 8002248:	0032      	movs	r2, r6
 800224a:	3217      	adds	r2, #23
 800224c:	db22      	blt.n	8002294 <__aeabi_d2f+0xdc>
 800224e:	2180      	movs	r1, #128	; 0x80
 8002250:	221e      	movs	r2, #30
 8002252:	0409      	lsls	r1, r1, #16
 8002254:	4308      	orrs	r0, r1
 8002256:	1b92      	subs	r2, r2, r6
 8002258:	2a1f      	cmp	r2, #31
 800225a:	dd1d      	ble.n	8002298 <__aeabi_d2f+0xe0>
 800225c:	2102      	movs	r1, #2
 800225e:	4249      	negs	r1, r1
 8002260:	1b8e      	subs	r6, r1, r6
 8002262:	0001      	movs	r1, r0
 8002264:	40f1      	lsrs	r1, r6
 8002266:	000e      	movs	r6, r1
 8002268:	2a20      	cmp	r2, #32
 800226a:	d004      	beq.n	8002276 <__aeabi_d2f+0xbe>
 800226c:	4a14      	ldr	r2, [pc, #80]	; (80022c0 <__aeabi_d2f+0x108>)
 800226e:	4694      	mov	ip, r2
 8002270:	4463      	add	r3, ip
 8002272:	4098      	lsls	r0, r3
 8002274:	4305      	orrs	r5, r0
 8002276:	0029      	movs	r1, r5
 8002278:	1e4d      	subs	r5, r1, #1
 800227a:	41a9      	sbcs	r1, r5
 800227c:	4331      	orrs	r1, r6
 800227e:	2600      	movs	r6, #0
 8002280:	074b      	lsls	r3, r1, #29
 8002282:	d1ce      	bne.n	8002222 <__aeabi_d2f+0x6a>
 8002284:	2080      	movs	r0, #128	; 0x80
 8002286:	000b      	movs	r3, r1
 8002288:	04c0      	lsls	r0, r0, #19
 800228a:	2201      	movs	r2, #1
 800228c:	4003      	ands	r3, r0
 800228e:	4201      	tst	r1, r0
 8002290:	d1d3      	bne.n	800223a <__aeabi_d2f+0x82>
 8002292:	e7af      	b.n	80021f4 <__aeabi_d2f+0x3c>
 8002294:	2300      	movs	r3, #0
 8002296:	e7ac      	b.n	80021f2 <__aeabi_d2f+0x3a>
 8002298:	490a      	ldr	r1, [pc, #40]	; (80022c4 <__aeabi_d2f+0x10c>)
 800229a:	468c      	mov	ip, r1
 800229c:	0029      	movs	r1, r5
 800229e:	4463      	add	r3, ip
 80022a0:	40d1      	lsrs	r1, r2
 80022a2:	409d      	lsls	r5, r3
 80022a4:	000a      	movs	r2, r1
 80022a6:	0029      	movs	r1, r5
 80022a8:	4098      	lsls	r0, r3
 80022aa:	1e4d      	subs	r5, r1, #1
 80022ac:	41a9      	sbcs	r1, r5
 80022ae:	4301      	orrs	r1, r0
 80022b0:	4311      	orrs	r1, r2
 80022b2:	e7e4      	b.n	800227e <__aeabi_d2f+0xc6>
 80022b4:	0033      	movs	r3, r6
 80022b6:	e79d      	b.n	80021f4 <__aeabi_d2f+0x3c>
 80022b8:	000007fe 	.word	0x000007fe
 80022bc:	fffffc80 	.word	0xfffffc80
 80022c0:	fffffca2 	.word	0xfffffca2
 80022c4:	fffffc82 	.word	0xfffffc82

080022c8 <__clzsi2>:
 80022c8:	211c      	movs	r1, #28
 80022ca:	2301      	movs	r3, #1
 80022cc:	041b      	lsls	r3, r3, #16
 80022ce:	4298      	cmp	r0, r3
 80022d0:	d301      	bcc.n	80022d6 <__clzsi2+0xe>
 80022d2:	0c00      	lsrs	r0, r0, #16
 80022d4:	3910      	subs	r1, #16
 80022d6:	0a1b      	lsrs	r3, r3, #8
 80022d8:	4298      	cmp	r0, r3
 80022da:	d301      	bcc.n	80022e0 <__clzsi2+0x18>
 80022dc:	0a00      	lsrs	r0, r0, #8
 80022de:	3908      	subs	r1, #8
 80022e0:	091b      	lsrs	r3, r3, #4
 80022e2:	4298      	cmp	r0, r3
 80022e4:	d301      	bcc.n	80022ea <__clzsi2+0x22>
 80022e6:	0900      	lsrs	r0, r0, #4
 80022e8:	3904      	subs	r1, #4
 80022ea:	a202      	add	r2, pc, #8	; (adr r2, 80022f4 <__clzsi2+0x2c>)
 80022ec:	5c10      	ldrb	r0, [r2, r0]
 80022ee:	1840      	adds	r0, r0, r1
 80022f0:	4770      	bx	lr
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	02020304 	.word	0x02020304
 80022f8:	01010101 	.word	0x01010101
	...

08002304 <TimerDelay_Init>:

volatile static TIM_HandleTypeDef HTIMx;
volatile static uint32_t gu32_ticks = 0;

void TimerDelay_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
	gu32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 800230a:	f001 fd1f 	bl	8003d4c <HAL_RCC_GetHCLKFreq>
 800230e:	0003      	movs	r3, r0
 8002310:	492c      	ldr	r1, [pc, #176]	; (80023c4 <TimerDelay_Init+0xc0>)
 8002312:	0018      	movs	r0, r3
 8002314:	f7fd ff14 	bl	8000140 <__udivsi3>
 8002318:	0003      	movs	r3, r0
 800231a:	001a      	movs	r2, r3
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <TimerDelay_Init+0xc4>)
 800231e:	601a      	str	r2, [r3, #0]
	HTIMx.Instance = TIMER;
 8002320:	4b2a      	ldr	r3, [pc, #168]	; (80023cc <TimerDelay_Init+0xc8>)
 8002322:	4a2b      	ldr	r2, [pc, #172]	; (80023d0 <TimerDelay_Init+0xcc>)
 8002324:	601a      	str	r2, [r3, #0]

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002326:	2308      	movs	r3, #8
 8002328:	18fb      	adds	r3, r7, r3
 800232a:	0018      	movs	r0, r3
 800232c:	2310      	movs	r3, #16
 800232e:	001a      	movs	r2, r3
 8002330:	2100      	movs	r1, #0
 8002332:	f002 fec7 	bl	80050c4 <memset>
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002336:	003b      	movs	r3, r7
 8002338:	0018      	movs	r0, r3
 800233a:	2308      	movs	r3, #8
 800233c:	001a      	movs	r2, r3
 800233e:	2100      	movs	r1, #0
 8002340:	f002 fec0 	bl	80050c4 <memset>

    HTIMx.Init.Prescaler = gu32_ticks-1;
 8002344:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <TimerDelay_Init+0xc4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	1e5a      	subs	r2, r3, #1
 800234a:	4b20      	ldr	r3, [pc, #128]	; (80023cc <TimerDelay_Init+0xc8>)
 800234c:	605a      	str	r2, [r3, #4]
    HTIMx.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234e:	4b1f      	ldr	r3, [pc, #124]	; (80023cc <TimerDelay_Init+0xc8>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
    HTIMx.Init.Period = 65535;
 8002354:	4b1d      	ldr	r3, [pc, #116]	; (80023cc <TimerDelay_Init+0xc8>)
 8002356:	4a1f      	ldr	r2, [pc, #124]	; (80023d4 <TimerDelay_Init+0xd0>)
 8002358:	60da      	str	r2, [r3, #12]
    HTIMx.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800235a:	4b1c      	ldr	r3, [pc, #112]	; (80023cc <TimerDelay_Init+0xc8>)
 800235c:	2200      	movs	r2, #0
 800235e:	611a      	str	r2, [r3, #16]
    HTIMx.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002360:	4b1a      	ldr	r3, [pc, #104]	; (80023cc <TimerDelay_Init+0xc8>)
 8002362:	2280      	movs	r2, #128	; 0x80
 8002364:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&HTIMx) != HAL_OK)
 8002366:	4b19      	ldr	r3, [pc, #100]	; (80023cc <TimerDelay_Init+0xc8>)
 8002368:	0018      	movs	r0, r3
 800236a:	f001 fe0d 	bl	8003f88 <HAL_TIM_Base_Init>
 800236e:	1e03      	subs	r3, r0, #0
 8002370:	d001      	beq.n	8002376 <TimerDelay_Init+0x72>
    {
      Error_Handler();
 8002372:	f000 fb93 	bl	8002a9c <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002376:	2108      	movs	r1, #8
 8002378:	187b      	adds	r3, r7, r1
 800237a:	2280      	movs	r2, #128	; 0x80
 800237c:	0152      	lsls	r2, r2, #5
 800237e:	601a      	str	r2, [r3, #0]
    if (HAL_TIM_ConfigClockSource(&HTIMx, &sClockSourceConfig) != HAL_OK)
 8002380:	187a      	adds	r2, r7, r1
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <TimerDelay_Init+0xc8>)
 8002384:	0011      	movs	r1, r2
 8002386:	0018      	movs	r0, r3
 8002388:	f001 fe98 	bl	80040bc <HAL_TIM_ConfigClockSource>
 800238c:	1e03      	subs	r3, r0, #0
 800238e:	d001      	beq.n	8002394 <TimerDelay_Init+0x90>
    {
      Error_Handler();
 8002390:	f000 fb84 	bl	8002a9c <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002394:	003b      	movs	r3, r7
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239a:	003b      	movs	r3, r7
 800239c:	2200      	movs	r2, #0
 800239e:	605a      	str	r2, [r3, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&HTIMx, &sMasterConfig) != HAL_OK)
 80023a0:	003a      	movs	r2, r7
 80023a2:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <TimerDelay_Init+0xc8>)
 80023a4:	0011      	movs	r1, r2
 80023a6:	0018      	movs	r0, r3
 80023a8:	f002 f876 	bl	8004498 <HAL_TIMEx_MasterConfigSynchronization>
 80023ac:	1e03      	subs	r3, r0, #0
 80023ae:	d001      	beq.n	80023b4 <TimerDelay_Init+0xb0>
    {
      Error_Handler();
 80023b0:	f000 fb74 	bl	8002a9c <Error_Handler>
    }

    HAL_TIM_Base_Start(&HTIMx);
 80023b4:	4b05      	ldr	r3, [pc, #20]	; (80023cc <TimerDelay_Init+0xc8>)
 80023b6:	0018      	movs	r0, r3
 80023b8:	f001 fe36 	bl	8004028 <HAL_TIM_Base_Start>
}
 80023bc:	46c0      	nop			; (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	b006      	add	sp, #24
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	000f4240 	.word	0x000f4240
 80023c8:	20000244 	.word	0x20000244
 80023cc:	200001fc 	.word	0x200001fc
 80023d0:	40001000 	.word	0x40001000
 80023d4:	0000ffff 	.word	0x0000ffff

080023d8 <delay_us>:

void delay_us(volatile uint16_t au16_us)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	0002      	movs	r2, r0
 80023e0:	1dbb      	adds	r3, r7, #6
 80023e2:	801a      	strh	r2, [r3, #0]
	HTIMx.Instance->CNT = 0;
 80023e4:	4b08      	ldr	r3, [pc, #32]	; (8002408 <delay_us+0x30>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2200      	movs	r2, #0
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24
	while (HTIMx.Instance->CNT < au16_us);
 80023ec:	46c0      	nop			; (mov r8, r8)
 80023ee:	4b06      	ldr	r3, [pc, #24]	; (8002408 <delay_us+0x30>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	1dba      	adds	r2, r7, #6
 80023f6:	8812      	ldrh	r2, [r2, #0]
 80023f8:	b292      	uxth	r2, r2
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d3f7      	bcc.n	80023ee <delay_us+0x16>
}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	46c0      	nop			; (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b002      	add	sp, #8
 8002406:	bd80      	pop	{r7, pc}
 8002408:	200001fc 	.word	0x200001fc

0800240c <dht11_gpio_config_output>:
#include "main.h"
#include "dht11.h"
#include "Timer_Delay.h"

static void dht11_gpio_config_output()
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef dht11PinDef = {0};
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	0018      	movs	r0, r3
 8002416:	2314      	movs	r3, #20
 8002418:	001a      	movs	r2, r3
 800241a:	2100      	movs	r1, #0
 800241c:	f002 fe52 	bl	80050c4 <memset>

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <dht11_gpio_config_output+0x5c>)
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	4b10      	ldr	r3, [pc, #64]	; (8002468 <dht11_gpio_config_output+0x5c>)
 8002426:	2180      	movs	r1, #128	; 0x80
 8002428:	02c9      	lsls	r1, r1, #11
 800242a:	430a      	orrs	r2, r1
 800242c:	615a      	str	r2, [r3, #20]
 800242e:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <dht11_gpio_config_output+0x5c>)
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	2380      	movs	r3, #128	; 0x80
 8002434:	02db      	lsls	r3, r3, #11
 8002436:	4013      	ands	r3, r2
 8002438:	603b      	str	r3, [r7, #0]
 800243a:	683b      	ldr	r3, [r7, #0]

	dht11PinDef.Pin = DHT11PIN;
 800243c:	1d3b      	adds	r3, r7, #4
 800243e:	2240      	movs	r2, #64	; 0x40
 8002440:	601a      	str	r2, [r3, #0]
	dht11PinDef.Mode = GPIO_MODE_OUTPUT_PP;
 8002442:	1d3b      	adds	r3, r7, #4
 8002444:	2201      	movs	r2, #1
 8002446:	605a      	str	r2, [r3, #4]
	dht11PinDef.Pull = GPIO_PULLUP;
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	2201      	movs	r2, #1
 800244c:	609a      	str	r2, [r3, #8]
	dht11PinDef.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	2200      	movs	r2, #0
 8002452:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(DHT11PORT, &dht11PinDef);
 8002454:	1d3b      	adds	r3, r7, #4
 8002456:	4a05      	ldr	r2, [pc, #20]	; (800246c <dht11_gpio_config_output+0x60>)
 8002458:	0019      	movs	r1, r3
 800245a:	0010      	movs	r0, r2
 800245c:	f000 fdf2 	bl	8003044 <HAL_GPIO_Init>
}
 8002460:	46c0      	nop			; (mov r8, r8)
 8002462:	46bd      	mov	sp, r7
 8002464:	b006      	add	sp, #24
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40021000 	.word	0x40021000
 800246c:	48000400 	.word	0x48000400

08002470 <dht11_gpio_config_input>:

static void dht11_gpio_config_input()
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef dht11PinDef = {0};
 8002476:	1d3b      	adds	r3, r7, #4
 8002478:	0018      	movs	r0, r3
 800247a:	2314      	movs	r3, #20
 800247c:	001a      	movs	r2, r3
 800247e:	2100      	movs	r1, #0
 8002480:	f002 fe20 	bl	80050c4 <memset>

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002484:	4b11      	ldr	r3, [pc, #68]	; (80024cc <dht11_gpio_config_input+0x5c>)
 8002486:	695a      	ldr	r2, [r3, #20]
 8002488:	4b10      	ldr	r3, [pc, #64]	; (80024cc <dht11_gpio_config_input+0x5c>)
 800248a:	2180      	movs	r1, #128	; 0x80
 800248c:	02c9      	lsls	r1, r1, #11
 800248e:	430a      	orrs	r2, r1
 8002490:	615a      	str	r2, [r3, #20]
 8002492:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <dht11_gpio_config_input+0x5c>)
 8002494:	695a      	ldr	r2, [r3, #20]
 8002496:	2380      	movs	r3, #128	; 0x80
 8002498:	02db      	lsls	r3, r3, #11
 800249a:	4013      	ands	r3, r2
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	683b      	ldr	r3, [r7, #0]

	dht11PinDef.Pin = DHT11PIN;
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	2240      	movs	r2, #64	; 0x40
 80024a4:	601a      	str	r2, [r3, #0]
	dht11PinDef.Mode = GPIO_MODE_INPUT;
 80024a6:	1d3b      	adds	r3, r7, #4
 80024a8:	2200      	movs	r2, #0
 80024aa:	605a      	str	r2, [r3, #4]
	dht11PinDef.Pull = GPIO_PULLUP;
 80024ac:	1d3b      	adds	r3, r7, #4
 80024ae:	2201      	movs	r2, #1
 80024b0:	609a      	str	r2, [r3, #8]
	dht11PinDef.Speed = GPIO_SPEED_FREQ_LOW;
 80024b2:	1d3b      	adds	r3, r7, #4
 80024b4:	2200      	movs	r2, #0
 80024b6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(DHT11PORT, &dht11PinDef);
 80024b8:	1d3b      	adds	r3, r7, #4
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <dht11_gpio_config_input+0x60>)
 80024bc:	0019      	movs	r1, r3
 80024be:	0010      	movs	r0, r2
 80024c0:	f000 fdc0 	bl	8003044 <HAL_GPIO_Init>
}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b006      	add	sp, #24
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40021000 	.word	0x40021000
 80024d0:	48000400 	.word	0x48000400

080024d4 <dht11_gpio_output_set>:

static void dht11_gpio_output_set()
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11PORT, DHT11PIN, GPIO_PIN_SET);
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <dht11_gpio_output_set+0x18>)
 80024da:	2201      	movs	r2, #1
 80024dc:	2140      	movs	r1, #64	; 0x40
 80024de:	0018      	movs	r0, r3
 80024e0:	f000 ff45 	bl	800336e <HAL_GPIO_WritePin>
}
 80024e4:	46c0      	nop			; (mov r8, r8)
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	48000400 	.word	0x48000400

080024f0 <dht11_gpio_output_clear>:

static void dht11_gpio_output_clear()
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11PORT, DHT11PIN, GPIO_PIN_RESET);
 80024f4:	4b04      	ldr	r3, [pc, #16]	; (8002508 <dht11_gpio_output_clear+0x18>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	2140      	movs	r1, #64	; 0x40
 80024fa:	0018      	movs	r0, r3
 80024fc:	f000 ff37 	bl	800336e <HAL_GPIO_WritePin>
}
 8002500:	46c0      	nop			; (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	46c0      	nop			; (mov r8, r8)
 8002508:	48000400 	.word	0x48000400

0800250c <dht11_gpio_input_read>:

static int dht11_gpio_input_read()
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(DHT11PORT, DHT11PIN);
 8002510:	4b04      	ldr	r3, [pc, #16]	; (8002524 <dht11_gpio_input_read+0x18>)
 8002512:	2140      	movs	r1, #64	; 0x40
 8002514:	0018      	movs	r0, r3
 8002516:	f000 ff0d 	bl	8003334 <HAL_GPIO_ReadPin>
 800251a:	0003      	movs	r3, r0
}
 800251c:	0018      	movs	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	48000400 	.word	0x48000400

08002528 <dht11_delay_usec>:

extern TIM_HandleTypeDef htim6;

static void dht11_delay_usec(uint16_t delay)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	0002      	movs	r2, r0
 8002530:	1dbb      	adds	r3, r7, #6
 8002532:	801a      	strh	r2, [r3, #0]
	delay_us(delay);
 8002534:	1dbb      	adds	r3, r7, #6
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	0018      	movs	r0, r3
 800253a:	f7ff ff4d 	bl	80023d8 <delay_us>
}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <read_dht11_sensor>:

dht11_status_t read_dht11_sensor (uint16_t *temp, uint16_t *humid)
{
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b087      	sub	sp, #28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
	int cntr;
	int bits = 40;
 8002552:	2328      	movs	r3, #40	; 0x28
 8002554:	613b      	str	r3, [r7, #16]
	uint8_t dht11_data[5];
	uint8_t data = 0;
 8002556:	230f      	movs	r3, #15
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	2200      	movs	r2, #0
 800255c:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800255e:	230e      	movs	r3, #14
 8002560:	18fb      	adds	r3, r7, r3
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]

	dht11_gpio_config_input();
 8002566:	f7ff ff83 	bl	8002470 <dht11_gpio_config_input>
	dht11_delay_usec(50);
 800256a:	2032      	movs	r0, #50	; 0x32
 800256c:	f7ff ffdc 	bl	8002528 <dht11_delay_usec>
	if(dht11_gpio_input_read() == 0) {
 8002570:	f7ff ffcc 	bl	800250c <dht11_gpio_input_read>
 8002574:	1e03      	subs	r3, r0, #0
 8002576:	d101      	bne.n	800257c <read_dht11_sensor+0x34>
		return DHT11_PULLUP_ERR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0c0      	b.n	80026fe <read_dht11_sensor+0x1b6>
	}

	dht11_gpio_config_output();
 800257c:	f7ff ff46 	bl	800240c <dht11_gpio_config_output>
	dht11_gpio_output_set();
 8002580:	f7ff ffa8 	bl	80024d4 <dht11_gpio_output_set>
	dht11_gpio_output_clear();
 8002584:	f7ff ffb4 	bl	80024f0 <dht11_gpio_output_clear>
	/* Delay for 18 - 20 mSec */
	dht11_delay_usec(18500);
 8002588:	4b5f      	ldr	r3, [pc, #380]	; (8002708 <read_dht11_sensor+0x1c0>)
 800258a:	0018      	movs	r0, r3
 800258c:	f7ff ffcc 	bl	8002528 <dht11_delay_usec>
	//dht11_gpio_output_set();

	dht11_gpio_config_input();
 8002590:	f7ff ff6e 	bl	8002470 <dht11_gpio_config_input>
	/*if(dht11_gpio_input_read() == 0) {
		return DHT11_PULLUP_ERR;
	}*/

	dht11_delay_usec(40);
 8002594:	2028      	movs	r0, #40	; 0x28
 8002596:	f7ff ffc7 	bl	8002528 <dht11_delay_usec>
	if(dht11_gpio_input_read() != 0) {
 800259a:	f7ff ffb7 	bl	800250c <dht11_gpio_input_read>
 800259e:	1e03      	subs	r3, r0, #0
 80025a0:	d001      	beq.n	80025a6 <read_dht11_sensor+0x5e>
		return DHT11_START_ERR;
 80025a2:	2302      	movs	r3, #2
 80025a4:	e0ab      	b.n	80026fe <read_dht11_sensor+0x1b6>
	}

	cntr=18;
 80025a6:	2312      	movs	r3, #18
 80025a8:	617b      	str	r3, [r7, #20]
	while(dht11_gpio_input_read() == 0) {
 80025aa:	e00a      	b.n	80025c2 <read_dht11_sensor+0x7a>
		dht11_delay_usec(5);
 80025ac:	2005      	movs	r0, #5
 80025ae:	f7ff ffbb 	bl	8002528 <dht11_delay_usec>
		if(--cntr == 0) {
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	3b01      	subs	r3, #1
 80025b6:	617b      	str	r3, [r7, #20]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <read_dht11_sensor+0x7a>
			return DHT11_START_ERR;
 80025be:	2302      	movs	r3, #2
 80025c0:	e09d      	b.n	80026fe <read_dht11_sensor+0x1b6>
	while(dht11_gpio_input_read() == 0) {
 80025c2:	f7ff ffa3 	bl	800250c <dht11_gpio_input_read>
 80025c6:	1e03      	subs	r3, r0, #0
 80025c8:	d0f0      	beq.n	80025ac <read_dht11_sensor+0x64>
		}
	}

	cntr=18;
 80025ca:	2312      	movs	r3, #18
 80025cc:	617b      	str	r3, [r7, #20]
	while(dht11_gpio_input_read() != 0) {
 80025ce:	e00a      	b.n	80025e6 <read_dht11_sensor+0x9e>
		dht11_delay_usec(5);
 80025d0:	2005      	movs	r0, #5
 80025d2:	f7ff ffa9 	bl	8002528 <dht11_delay_usec>
		if(--cntr == 0) {
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3b01      	subs	r3, #1
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <read_dht11_sensor+0x9e>
			return DHT11_START_ERR;
 80025e2:	2302      	movs	r3, #2
 80025e4:	e08b      	b.n	80026fe <read_dht11_sensor+0x1b6>
	while(dht11_gpio_input_read() != 0) {
 80025e6:	f7ff ff91 	bl	800250c <dht11_gpio_input_read>
 80025ea:	1e03      	subs	r3, r0, #0
 80025ec:	d1f0      	bne.n	80025d0 <read_dht11_sensor+0x88>
		}
	}

	do {
		cntr=11;
 80025ee:	230b      	movs	r3, #11
 80025f0:	617b      	str	r3, [r7, #20]
		while(dht11_gpio_input_read() == 0) {
 80025f2:	e00a      	b.n	800260a <read_dht11_sensor+0xc2>
			dht11_delay_usec(5);
 80025f4:	2005      	movs	r0, #5
 80025f6:	f7ff ff97 	bl	8002528 <dht11_delay_usec>
			if(--cntr == 0) {
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	3b01      	subs	r3, #1
 80025fe:	617b      	str	r3, [r7, #20]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <read_dht11_sensor+0xc2>
				return DHT11_DATA_ERR;
 8002606:	2303      	movs	r3, #3
 8002608:	e079      	b.n	80026fe <read_dht11_sensor+0x1b6>
		while(dht11_gpio_input_read() == 0) {
 800260a:	f7ff ff7f 	bl	800250c <dht11_gpio_input_read>
 800260e:	1e03      	subs	r3, r0, #0
 8002610:	d0f0      	beq.n	80025f4 <read_dht11_sensor+0xac>
			}
		}

		cntr=15;
 8002612:	230f      	movs	r3, #15
 8002614:	617b      	str	r3, [r7, #20]
		while(dht11_gpio_input_read() != 0) {
 8002616:	e00a      	b.n	800262e <read_dht11_sensor+0xe6>
			dht11_delay_usec(5);
 8002618:	2005      	movs	r0, #5
 800261a:	f7ff ff85 	bl	8002528 <dht11_delay_usec>
			if(--cntr == 0) {
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	3b01      	subs	r3, #1
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <read_dht11_sensor+0xe6>
				return DHT11_DATA_ERR;
 800262a:	2303      	movs	r3, #3
 800262c:	e067      	b.n	80026fe <read_dht11_sensor+0x1b6>
		while(dht11_gpio_input_read() != 0) {
 800262e:	f7ff ff6d 	bl	800250c <dht11_gpio_input_read>
 8002632:	1e03      	subs	r3, r0, #0
 8002634:	d1f0      	bne.n	8002618 <read_dht11_sensor+0xd0>
			}
		}
		data = data << 1;
 8002636:	210f      	movs	r1, #15
 8002638:	187a      	adds	r2, r7, r1
 800263a:	187b      	adds	r3, r7, r1
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	18db      	adds	r3, r3, r3
 8002640:	7013      	strb	r3, [r2, #0]

		if(cntr < 11) {
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	2b0a      	cmp	r3, #10
 8002646:	dc05      	bgt.n	8002654 <read_dht11_sensor+0x10c>
			data = data | 0x01;
 8002648:	187b      	adds	r3, r7, r1
 800264a:	187a      	adds	r2, r7, r1
 800264c:	7812      	ldrb	r2, [r2, #0]
 800264e:	2101      	movs	r1, #1
 8002650:	430a      	orrs	r2, r1
 8002652:	701a      	strb	r2, [r3, #0]
		}
		if((bits & 0x07) == 1) {
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	2207      	movs	r2, #7
 8002658:	4013      	ands	r3, r2
 800265a:	2b01      	cmp	r3, #1
 800265c:	d110      	bne.n	8002680 <read_dht11_sensor+0x138>
			dht11_data[i] = data;
 800265e:	200e      	movs	r0, #14
 8002660:	183b      	adds	r3, r7, r0
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2208      	movs	r2, #8
 8002666:	18ba      	adds	r2, r7, r2
 8002668:	240f      	movs	r4, #15
 800266a:	1939      	adds	r1, r7, r4
 800266c:	7809      	ldrb	r1, [r1, #0]
 800266e:	54d1      	strb	r1, [r2, r3]
			i++;
 8002670:	183b      	adds	r3, r7, r0
 8002672:	781a      	ldrb	r2, [r3, #0]
 8002674:	183b      	adds	r3, r7, r0
 8002676:	3201      	adds	r2, #1
 8002678:	701a      	strb	r2, [r3, #0]
			data = 0;
 800267a:	193b      	adds	r3, r7, r4
 800267c:	2200      	movs	r2, #0
 800267e:	701a      	strb	r2, [r3, #0]
		}
	} while(--bits != 0);
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	3b01      	subs	r3, #1
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d1b0      	bne.n	80025ee <read_dht11_sensor+0xa6>

	if ((dht11_data[0] + dht11_data[1] + dht11_data[2] + dht11_data[3]) != dht11_data[4]) {
 800268c:	2108      	movs	r1, #8
 800268e:	187b      	adds	r3, r7, r1
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	001a      	movs	r2, r3
 8002694:	187b      	adds	r3, r7, r1
 8002696:	785b      	ldrb	r3, [r3, #1]
 8002698:	18d3      	adds	r3, r2, r3
 800269a:	187a      	adds	r2, r7, r1
 800269c:	7892      	ldrb	r2, [r2, #2]
 800269e:	189b      	adds	r3, r3, r2
 80026a0:	187a      	adds	r2, r7, r1
 80026a2:	78d2      	ldrb	r2, [r2, #3]
 80026a4:	189b      	adds	r3, r3, r2
 80026a6:	187a      	adds	r2, r7, r1
 80026a8:	7912      	ldrb	r2, [r2, #4]
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d001      	beq.n	80026b2 <read_dht11_sensor+0x16a>
		return DHT11_CHKSUM_ERR;
 80026ae:	2304      	movs	r3, #4
 80026b0:	e025      	b.n	80026fe <read_dht11_sensor+0x1b6>
	}

	*humid = dht11_data[0] * 100 + dht11_data[1] * 10;
 80026b2:	2008      	movs	r0, #8
 80026b4:	183b      	adds	r3, r7, r0
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	2264      	movs	r2, #100	; 0x64
 80026bc:	4353      	muls	r3, r2
 80026be:	b29a      	uxth	r2, r3
 80026c0:	183b      	adds	r3, r7, r0
 80026c2:	785b      	ldrb	r3, [r3, #1]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	1c19      	adds	r1, r3, #0
 80026c8:	0089      	lsls	r1, r1, #2
 80026ca:	18cb      	adds	r3, r1, r3
 80026cc:	18db      	adds	r3, r3, r3
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	18d3      	adds	r3, r2, r3
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	801a      	strh	r2, [r3, #0]
	*temp = dht11_data[2] * 100 + dht11_data[3] * 10;
 80026d8:	183b      	adds	r3, r7, r0
 80026da:	789b      	ldrb	r3, [r3, #2]
 80026dc:	b29b      	uxth	r3, r3
 80026de:	2264      	movs	r2, #100	; 0x64
 80026e0:	4353      	muls	r3, r2
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	183b      	adds	r3, r7, r0
 80026e6:	78db      	ldrb	r3, [r3, #3]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	1c19      	adds	r1, r3, #0
 80026ec:	0089      	lsls	r1, r1, #2
 80026ee:	18cb      	adds	r3, r1, r3
 80026f0:	18db      	adds	r3, r3, r3
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	18d3      	adds	r3, r2, r3
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	801a      	strh	r2, [r3, #0]

	return DHT11_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	0018      	movs	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	b007      	add	sp, #28
 8002704:	bd90      	pop	{r4, r7, pc}
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	00004844 	.word	0x00004844

0800270c <__io_putchar>:
/* USER CODE BEGIN PFP */

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)             /* For Printf & Scanf */
#define GETCHAR_PROTOTYPE int __io_getchar(void)

PUTCHAR_PROTOTYPE {
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002714:	2301      	movs	r3, #1
 8002716:	425b      	negs	r3, r3
 8002718:	1d39      	adds	r1, r7, #4
 800271a:	4804      	ldr	r0, [pc, #16]	; (800272c <__io_putchar+0x20>)
 800271c:	2201      	movs	r2, #1
 800271e:	f001 ff6d 	bl	80045fc <HAL_UART_Transmit>
    return ch;
 8002722:	687b      	ldr	r3, [r7, #4]
}
 8002724:	0018      	movs	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000029c 	.word	0x2000029c

08002730 <__io_getchar>:

GETCHAR_PROTOTYPE {
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
    uint8_t ch = 0;
 8002736:	1dfb      	adds	r3, r7, #7
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800273c:	4b0b      	ldr	r3, [pc, #44]	; (800276c <__io_getchar+0x3c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2208      	movs	r2, #8
 8002742:	621a      	str	r2, [r3, #32]
    HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002744:	2301      	movs	r3, #1
 8002746:	425b      	negs	r3, r3
 8002748:	1df9      	adds	r1, r7, #7
 800274a:	4808      	ldr	r0, [pc, #32]	; (800276c <__io_getchar+0x3c>)
 800274c:	2201      	movs	r2, #1
 800274e:	f001 fff5 	bl	800473c <HAL_UART_Receive>
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002752:	2301      	movs	r3, #1
 8002754:	425b      	negs	r3, r3
 8002756:	1df9      	adds	r1, r7, #7
 8002758:	4804      	ldr	r0, [pc, #16]	; (800276c <__io_getchar+0x3c>)
 800275a:	2201      	movs	r2, #1
 800275c:	f001 ff4e 	bl	80045fc <HAL_UART_Transmit>
    return ch;
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	781b      	ldrb	r3, [r3, #0]
}
 8002764:	0018      	movs	r0, r3
 8002766:	46bd      	mov	sp, r7
 8002768:	b002      	add	sp, #8
 800276a:	bd80      	pop	{r7, pc}
 800276c:	2000029c 	.word	0x2000029c

08002770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002770:	b5b0      	push	{r4, r5, r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af02      	add	r7, sp, #8


  /* USER CODE BEGIN 1 */
	setvbuf(stdin, NULL, _IONBF, 0);     /* For Printf & Scanf */
 8002776:	4b28      	ldr	r3, [pc, #160]	; (8002818 <main+0xa8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6858      	ldr	r0, [r3, #4]
 800277c:	2300      	movs	r3, #0
 800277e:	2202      	movs	r2, #2
 8002780:	2100      	movs	r1, #0
 8002782:	f003 fbbf 	bl	8005f04 <setvbuf>

	uint16_t temp=0, humid=0;
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	801a      	strh	r2, [r3, #0]
 800278c:	1cbb      	adds	r3, r7, #2
 800278e:	2200      	movs	r2, #0
 8002790:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002792:	f000 fb1b 	bl	8002dcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002796:	f000 f84b 	bl	8002830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800279a:	f000 f915 	bl	80029c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800279e:	f000 f8e3 	bl	8002968 <MX_USART2_UART_Init>
  MX_TIM6_Init();                     /* Timer */
 80027a2:	f000 f8a5 	bl	80028f0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  TimerDelay_Init();                  /* For Delay */
 80027a6:	f7ff fdad 	bl	8002304 <TimerDelay_Init>
  printf("DHT11_Sensor_Start\r\n");
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <main+0xac>)
 80027ac:	0018      	movs	r0, r3
 80027ae:	f003 fb9f 	bl	8005ef0 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ret = read_dht11_sensor(&temp, &humid);
 80027b2:	1dfc      	adds	r4, r7, #7
 80027b4:	1cba      	adds	r2, r7, #2
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	0011      	movs	r1, r2
 80027ba:	0018      	movs	r0, r3
 80027bc:	f7ff fec4 	bl	8002548 <read_dht11_sensor>
 80027c0:	0003      	movs	r3, r0
 80027c2:	7023      	strb	r3, [r4, #0]
	  if(ret==DHT11_OK)
 80027c4:	1dfb      	adds	r3, r7, #7
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d11c      	bne.n	8002806 <main+0x96>
	  {
		   printf("\r\nTemperature : %.2f°C   Humidity : %d%%\r\n",(temp/100.0),(humid/100));
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f7ff fc9b 	bl	800210c <__aeabi_i2d>
 80027d6:	2200      	movs	r2, #0
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <main+0xb0>)
 80027da:	f7fe fa3f 	bl	8000c5c <__aeabi_ddiv>
 80027de:	0002      	movs	r2, r0
 80027e0:	000b      	movs	r3, r1
 80027e2:	0014      	movs	r4, r2
 80027e4:	001d      	movs	r5, r3
 80027e6:	1cbb      	adds	r3, r7, #2
 80027e8:	881b      	ldrh	r3, [r3, #0]
 80027ea:	2164      	movs	r1, #100	; 0x64
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7fd fca7 	bl	8000140 <__udivsi3>
 80027f2:	0003      	movs	r3, r0
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	490b      	ldr	r1, [pc, #44]	; (8002824 <main+0xb4>)
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	0022      	movs	r2, r4
 80027fc:	002b      	movs	r3, r5
 80027fe:	0008      	movs	r0, r1
 8002800:	f003 faea 	bl	8005dd8 <iprintf>
 8002804:	e003      	b.n	800280e <main+0x9e>
	  }
	  else
	  {
		  printf("Transmission Error\r\n");
 8002806:	4b08      	ldr	r3, [pc, #32]	; (8002828 <main+0xb8>)
 8002808:	0018      	movs	r0, r3
 800280a:	f003 fb71 	bl	8005ef0 <puts>
	  }
	  HAL_Delay(2500);
 800280e:	4b07      	ldr	r3, [pc, #28]	; (800282c <main+0xbc>)
 8002810:	0018      	movs	r0, r3
 8002812:	f000 fb3f 	bl	8002e94 <HAL_Delay>
	  ret = read_dht11_sensor(&temp, &humid);
 8002816:	e7cc      	b.n	80027b2 <main+0x42>
 8002818:	2000000c 	.word	0x2000000c
 800281c:	08009d70 	.word	0x08009d70
 8002820:	40590000 	.word	0x40590000
 8002824:	08009d84 	.word	0x08009d84
 8002828:	08009db0 	.word	0x08009db0
 800282c:	000009c4 	.word	0x000009c4

08002830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	b099      	sub	sp, #100	; 0x64
 8002834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002836:	242c      	movs	r4, #44	; 0x2c
 8002838:	193b      	adds	r3, r7, r4
 800283a:	0018      	movs	r0, r3
 800283c:	2334      	movs	r3, #52	; 0x34
 800283e:	001a      	movs	r2, r3
 8002840:	2100      	movs	r1, #0
 8002842:	f002 fc3f 	bl	80050c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002846:	231c      	movs	r3, #28
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	0018      	movs	r0, r3
 800284c:	2310      	movs	r3, #16
 800284e:	001a      	movs	r2, r3
 8002850:	2100      	movs	r1, #0
 8002852:	f002 fc37 	bl	80050c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002856:	003b      	movs	r3, r7
 8002858:	0018      	movs	r0, r3
 800285a:	231c      	movs	r3, #28
 800285c:	001a      	movs	r2, r3
 800285e:	2100      	movs	r1, #0
 8002860:	f002 fc30 	bl	80050c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002864:	0021      	movs	r1, r4
 8002866:	187b      	adds	r3, r7, r1
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800286c:	187b      	adds	r3, r7, r1
 800286e:	2201      	movs	r2, #1
 8002870:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002872:	187b      	adds	r3, r7, r1
 8002874:	2202      	movs	r2, #2
 8002876:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002878:	187b      	adds	r3, r7, r1
 800287a:	2280      	movs	r2, #128	; 0x80
 800287c:	0252      	lsls	r2, r2, #9
 800287e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002880:	187b      	adds	r3, r7, r1
 8002882:	2280      	movs	r2, #128	; 0x80
 8002884:	0352      	lsls	r2, r2, #13
 8002886:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002888:	187b      	adds	r3, r7, r1
 800288a:	2200      	movs	r2, #0
 800288c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800288e:	187b      	adds	r3, r7, r1
 8002890:	0018      	movs	r0, r3
 8002892:	f000 fd89 	bl	80033a8 <HAL_RCC_OscConfig>
 8002896:	1e03      	subs	r3, r0, #0
 8002898:	d001      	beq.n	800289e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800289a:	f000 f8ff 	bl	8002a9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800289e:	211c      	movs	r1, #28
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	2207      	movs	r2, #7
 80028a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028a6:	187b      	adds	r3, r7, r1
 80028a8:	2202      	movs	r2, #2
 80028aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ac:	187b      	adds	r3, r7, r1
 80028ae:	2200      	movs	r2, #0
 80028b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	2200      	movs	r2, #0
 80028b6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	2101      	movs	r1, #1
 80028bc:	0018      	movs	r0, r3
 80028be:	f001 f8f9 	bl	8003ab4 <HAL_RCC_ClockConfig>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d001      	beq.n	80028ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80028c6:	f000 f8e9 	bl	8002a9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80028ca:	003b      	movs	r3, r7
 80028cc:	2202      	movs	r2, #2
 80028ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80028d0:	003b      	movs	r3, r7
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028d6:	003b      	movs	r3, r7
 80028d8:	0018      	movs	r0, r3
 80028da:	f001 fa57 	bl	8003d8c <HAL_RCCEx_PeriphCLKConfig>
 80028de:	1e03      	subs	r3, r0, #0
 80028e0:	d001      	beq.n	80028e6 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80028e2:	f000 f8db 	bl	8002a9c <Error_Handler>
  }
}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	46bd      	mov	sp, r7
 80028ea:	b019      	add	sp, #100	; 0x64
 80028ec:	bd90      	pop	{r4, r7, pc}
	...

080028f0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f6:	003b      	movs	r3, r7
 80028f8:	0018      	movs	r0, r3
 80028fa:	2308      	movs	r3, #8
 80028fc:	001a      	movs	r2, r3
 80028fe:	2100      	movs	r1, #0
 8002900:	f002 fbe0 	bl	80050c4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002904:	4b15      	ldr	r3, [pc, #84]	; (800295c <MX_TIM6_Init+0x6c>)
 8002906:	4a16      	ldr	r2, [pc, #88]	; (8002960 <MX_TIM6_Init+0x70>)
 8002908:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800290a:	4b14      	ldr	r3, [pc, #80]	; (800295c <MX_TIM6_Init+0x6c>)
 800290c:	2200      	movs	r2, #0
 800290e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <MX_TIM6_Init+0x6c>)
 8002912:	2200      	movs	r2, #0
 8002914:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002916:	4b11      	ldr	r3, [pc, #68]	; (800295c <MX_TIM6_Init+0x6c>)
 8002918:	4a12      	ldr	r2, [pc, #72]	; (8002964 <MX_TIM6_Init+0x74>)
 800291a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800291c:	4b0f      	ldr	r3, [pc, #60]	; (800295c <MX_TIM6_Init+0x6c>)
 800291e:	2200      	movs	r2, #0
 8002920:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002922:	4b0e      	ldr	r3, [pc, #56]	; (800295c <MX_TIM6_Init+0x6c>)
 8002924:	0018      	movs	r0, r3
 8002926:	f001 fb2f 	bl	8003f88 <HAL_TIM_Base_Init>
 800292a:	1e03      	subs	r3, r0, #0
 800292c:	d001      	beq.n	8002932 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800292e:	f000 f8b5 	bl	8002a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002932:	003b      	movs	r3, r7
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002938:	003b      	movs	r3, r7
 800293a:	2200      	movs	r2, #0
 800293c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800293e:	003a      	movs	r2, r7
 8002940:	4b06      	ldr	r3, [pc, #24]	; (800295c <MX_TIM6_Init+0x6c>)
 8002942:	0011      	movs	r1, r2
 8002944:	0018      	movs	r0, r3
 8002946:	f001 fda7 	bl	8004498 <HAL_TIMEx_MasterConfigSynchronization>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800294e:	f000 f8a5 	bl	8002a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002952:	46c0      	nop			; (mov r8, r8)
 8002954:	46bd      	mov	sp, r7
 8002956:	b002      	add	sp, #8
 8002958:	bd80      	pop	{r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	20000254 	.word	0x20000254
 8002960:	40001000 	.word	0x40001000
 8002964:	0000ffff 	.word	0x0000ffff

08002968 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800296c:	4b14      	ldr	r3, [pc, #80]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 800296e:	4a15      	ldr	r2, [pc, #84]	; (80029c4 <MX_USART2_UART_Init+0x5c>)
 8002970:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002972:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 8002974:	22e1      	movs	r2, #225	; 0xe1
 8002976:	0252      	lsls	r2, r2, #9
 8002978:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800297a:	4b11      	ldr	r3, [pc, #68]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 800297c:	2200      	movs	r2, #0
 800297e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002980:	4b0f      	ldr	r3, [pc, #60]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 8002982:	2200      	movs	r2, #0
 8002984:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002986:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 8002988:	2200      	movs	r2, #0
 800298a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800298c:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 800298e:	220c      	movs	r2, #12
 8002990:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002992:	4b0b      	ldr	r3, [pc, #44]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 8002994:	2200      	movs	r2, #0
 8002996:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002998:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 800299a:	2200      	movs	r2, #0
 800299c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800299e:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029a4:	4b06      	ldr	r3, [pc, #24]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029aa:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <MX_USART2_UART_Init+0x58>)
 80029ac:	0018      	movs	r0, r3
 80029ae:	f001 fdd1 	bl	8004554 <HAL_UART_Init>
 80029b2:	1e03      	subs	r3, r0, #0
 80029b4:	d001      	beq.n	80029ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80029b6:	f000 f871 	bl	8002a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	2000029c 	.word	0x2000029c
 80029c4:	40004400 	.word	0x40004400

080029c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029c8:	b590      	push	{r4, r7, lr}
 80029ca:	b089      	sub	sp, #36	; 0x24
 80029cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ce:	240c      	movs	r4, #12
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	0018      	movs	r0, r3
 80029d4:	2314      	movs	r3, #20
 80029d6:	001a      	movs	r2, r3
 80029d8:	2100      	movs	r1, #0
 80029da:	f002 fb73 	bl	80050c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029de:	4b2d      	ldr	r3, [pc, #180]	; (8002a94 <MX_GPIO_Init+0xcc>)
 80029e0:	695a      	ldr	r2, [r3, #20]
 80029e2:	4b2c      	ldr	r3, [pc, #176]	; (8002a94 <MX_GPIO_Init+0xcc>)
 80029e4:	2180      	movs	r1, #128	; 0x80
 80029e6:	0309      	lsls	r1, r1, #12
 80029e8:	430a      	orrs	r2, r1
 80029ea:	615a      	str	r2, [r3, #20]
 80029ec:	4b29      	ldr	r3, [pc, #164]	; (8002a94 <MX_GPIO_Init+0xcc>)
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	2380      	movs	r3, #128	; 0x80
 80029f2:	031b      	lsls	r3, r3, #12
 80029f4:	4013      	ands	r3, r2
 80029f6:	60bb      	str	r3, [r7, #8]
 80029f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029fa:	4b26      	ldr	r3, [pc, #152]	; (8002a94 <MX_GPIO_Init+0xcc>)
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	4b25      	ldr	r3, [pc, #148]	; (8002a94 <MX_GPIO_Init+0xcc>)
 8002a00:	2180      	movs	r1, #128	; 0x80
 8002a02:	03c9      	lsls	r1, r1, #15
 8002a04:	430a      	orrs	r2, r1
 8002a06:	615a      	str	r2, [r3, #20]
 8002a08:	4b22      	ldr	r3, [pc, #136]	; (8002a94 <MX_GPIO_Init+0xcc>)
 8002a0a:	695a      	ldr	r2, [r3, #20]
 8002a0c:	2380      	movs	r3, #128	; 0x80
 8002a0e:	03db      	lsls	r3, r3, #15
 8002a10:	4013      	ands	r3, r2
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a16:	4b1f      	ldr	r3, [pc, #124]	; (8002a94 <MX_GPIO_Init+0xcc>)
 8002a18:	695a      	ldr	r2, [r3, #20]
 8002a1a:	4b1e      	ldr	r3, [pc, #120]	; (8002a94 <MX_GPIO_Init+0xcc>)
 8002a1c:	2180      	movs	r1, #128	; 0x80
 8002a1e:	0289      	lsls	r1, r1, #10
 8002a20:	430a      	orrs	r2, r1
 8002a22:	615a      	str	r2, [r3, #20]
 8002a24:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <MX_GPIO_Init+0xcc>)
 8002a26:	695a      	ldr	r2, [r3, #20]
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	029b      	lsls	r3, r3, #10
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002a32:	2390      	movs	r3, #144	; 0x90
 8002a34:	05db      	lsls	r3, r3, #23
 8002a36:	2200      	movs	r2, #0
 8002a38:	2120      	movs	r1, #32
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	f000 fc97 	bl	800336e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002a40:	193b      	adds	r3, r7, r4
 8002a42:	2280      	movs	r2, #128	; 0x80
 8002a44:	0192      	lsls	r2, r2, #6
 8002a46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002a48:	193b      	adds	r3, r7, r4
 8002a4a:	2284      	movs	r2, #132	; 0x84
 8002a4c:	0392      	lsls	r2, r2, #14
 8002a4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	193b      	adds	r3, r7, r4
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002a56:	193b      	adds	r3, r7, r4
 8002a58:	4a0f      	ldr	r2, [pc, #60]	; (8002a98 <MX_GPIO_Init+0xd0>)
 8002a5a:	0019      	movs	r1, r3
 8002a5c:	0010      	movs	r0, r2
 8002a5e:	f000 faf1 	bl	8003044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002a62:	0021      	movs	r1, r4
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	2220      	movs	r2, #32
 8002a68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a6a:	187b      	adds	r3, r7, r1
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a76:	187b      	adds	r3, r7, r1
 8002a78:	2200      	movs	r2, #0
 8002a7a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002a7c:	187a      	adds	r2, r7, r1
 8002a7e:	2390      	movs	r3, #144	; 0x90
 8002a80:	05db      	lsls	r3, r3, #23
 8002a82:	0011      	movs	r1, r2
 8002a84:	0018      	movs	r0, r3
 8002a86:	f000 fadd 	bl	8003044 <HAL_GPIO_Init>

}
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	b009      	add	sp, #36	; 0x24
 8002a90:	bd90      	pop	{r4, r7, pc}
 8002a92:	46c0      	nop			; (mov r8, r8)
 8002a94:	40021000 	.word	0x40021000
 8002a98:	48000800 	.word	0x48000800

08002a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa0:	b672      	cpsid	i
}
 8002aa2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa4:	e7fe      	b.n	8002aa4 <Error_Handler+0x8>
	...

08002aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aae:	4b0f      	ldr	r3, [pc, #60]	; (8002aec <HAL_MspInit+0x44>)
 8002ab0:	699a      	ldr	r2, [r3, #24]
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <HAL_MspInit+0x44>)
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	619a      	str	r2, [r3, #24]
 8002aba:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <HAL_MspInit+0x44>)
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4b09      	ldr	r3, [pc, #36]	; (8002aec <HAL_MspInit+0x44>)
 8002ac8:	69da      	ldr	r2, [r3, #28]
 8002aca:	4b08      	ldr	r3, [pc, #32]	; (8002aec <HAL_MspInit+0x44>)
 8002acc:	2180      	movs	r1, #128	; 0x80
 8002ace:	0549      	lsls	r1, r1, #21
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	61da      	str	r2, [r3, #28]
 8002ad4:	4b05      	ldr	r3, [pc, #20]	; (8002aec <HAL_MspInit+0x44>)
 8002ad6:	69da      	ldr	r2, [r3, #28]
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	055b      	lsls	r3, r3, #21
 8002adc:	4013      	ands	r3, r2
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	b002      	add	sp, #8
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	46c0      	nop			; (mov r8, r8)
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a09      	ldr	r2, [pc, #36]	; (8002b24 <HAL_TIM_Base_MspInit+0x34>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d10b      	bne.n	8002b1a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002b02:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <HAL_TIM_Base_MspInit+0x38>)
 8002b04:	69da      	ldr	r2, [r3, #28]
 8002b06:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <HAL_TIM_Base_MspInit+0x38>)
 8002b08:	2110      	movs	r1, #16
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	61da      	str	r2, [r3, #28]
 8002b0e:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <HAL_TIM_Base_MspInit+0x38>)
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	2210      	movs	r2, #16
 8002b14:	4013      	ands	r3, r2
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	b004      	add	sp, #16
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	40001000 	.word	0x40001000
 8002b28:	40021000 	.word	0x40021000

08002b2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b08b      	sub	sp, #44	; 0x2c
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b34:	2414      	movs	r4, #20
 8002b36:	193b      	adds	r3, r7, r4
 8002b38:	0018      	movs	r0, r3
 8002b3a:	2314      	movs	r3, #20
 8002b3c:	001a      	movs	r2, r3
 8002b3e:	2100      	movs	r1, #0
 8002b40:	f002 fac0 	bl	80050c4 <memset>
  if(huart->Instance==USART2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1c      	ldr	r2, [pc, #112]	; (8002bbc <HAL_UART_MspInit+0x90>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d132      	bne.n	8002bb4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b50:	69da      	ldr	r2, [r3, #28]
 8002b52:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b54:	2180      	movs	r1, #128	; 0x80
 8002b56:	0289      	lsls	r1, r1, #10
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	61da      	str	r2, [r3, #28]
 8002b5c:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b5e:	69da      	ldr	r2, [r3, #28]
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	029b      	lsls	r3, r3, #10
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6a:	4b15      	ldr	r3, [pc, #84]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b6c:	695a      	ldr	r2, [r3, #20]
 8002b6e:	4b14      	ldr	r3, [pc, #80]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b70:	2180      	movs	r1, #128	; 0x80
 8002b72:	0289      	lsls	r1, r1, #10
 8002b74:	430a      	orrs	r2, r1
 8002b76:	615a      	str	r2, [r3, #20]
 8002b78:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <HAL_UART_MspInit+0x94>)
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	2380      	movs	r3, #128	; 0x80
 8002b7e:	029b      	lsls	r3, r3, #10
 8002b80:	4013      	ands	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b86:	0021      	movs	r1, r4
 8002b88:	187b      	adds	r3, r7, r1
 8002b8a:	220c      	movs	r2, #12
 8002b8c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	187b      	adds	r3, r7, r1
 8002b90:	2202      	movs	r2, #2
 8002b92:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba6:	187a      	adds	r2, r7, r1
 8002ba8:	2390      	movs	r3, #144	; 0x90
 8002baa:	05db      	lsls	r3, r3, #23
 8002bac:	0011      	movs	r1, r2
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f000 fa48 	bl	8003044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b00b      	add	sp, #44	; 0x2c
 8002bba:	bd90      	pop	{r4, r7, pc}
 8002bbc:	40004400 	.word	0x40004400
 8002bc0:	40021000 	.word	0x40021000

08002bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bc8:	e7fe      	b.n	8002bc8 <NMI_Handler+0x4>

08002bca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bce:	e7fe      	b.n	8002bce <HardFault_Handler+0x4>

08002bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002bd4:	46c0      	nop			; (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002be8:	f000 f938 	bl	8002e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bec:	46c0      	nop			; (mov r8, r8)
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	af00      	add	r7, sp, #0
	return 1;
 8002bf6:	2301      	movs	r3, #1
}
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <_kill>:

int _kill(int pid, int sig)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c08:	f002 fa32 	bl	8005070 <__errno>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	2216      	movs	r2, #22
 8002c10:	601a      	str	r2, [r3, #0]
	return -1;
 8002c12:	2301      	movs	r3, #1
 8002c14:	425b      	negs	r3, r3
}
 8002c16:	0018      	movs	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b002      	add	sp, #8
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <_exit>:

void _exit (int status)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b082      	sub	sp, #8
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c26:	2301      	movs	r3, #1
 8002c28:	425a      	negs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	0011      	movs	r1, r2
 8002c2e:	0018      	movs	r0, r3
 8002c30:	f7ff ffe5 	bl	8002bfe <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c34:	e7fe      	b.n	8002c34 <_exit+0x16>

08002c36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
 8002c46:	e00a      	b.n	8002c5e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c48:	f7ff fd72 	bl	8002730 <__io_getchar>
 8002c4c:	0001      	movs	r1, r0
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	1c5a      	adds	r2, r3, #1
 8002c52:	60ba      	str	r2, [r7, #8]
 8002c54:	b2ca      	uxtb	r2, r1
 8002c56:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dbf0      	blt.n	8002c48 <_read+0x12>
	}

return len;
 8002c66:	687b      	ldr	r3, [r7, #4]
}
 8002c68:	0018      	movs	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b006      	add	sp, #24
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	e009      	b.n	8002c96 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	60ba      	str	r2, [r7, #8]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f7ff fd3e 	bl	800270c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	3301      	adds	r3, #1
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	dbf1      	blt.n	8002c82 <_write+0x12>
	}
	return len;
 8002c9e:	687b      	ldr	r3, [r7, #4]
}
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	b006      	add	sp, #24
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <_close>:

int _close(int file)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	return -1;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	425b      	negs	r3, r3
}
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b002      	add	sp, #8
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2280      	movs	r2, #128	; 0x80
 8002cca:	0192      	lsls	r2, r2, #6
 8002ccc:	605a      	str	r2, [r3, #4]
	return 0;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b002      	add	sp, #8
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <_isatty>:

int _isatty(int file)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
	return 1;
 8002ce0:	2301      	movs	r3, #1
}
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b002      	add	sp, #8
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	60f8      	str	r0, [r7, #12]
 8002cf2:	60b9      	str	r1, [r7, #8]
 8002cf4:	607a      	str	r2, [r7, #4]
	return 0;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b004      	add	sp, #16
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d08:	4a14      	ldr	r2, [pc, #80]	; (8002d5c <_sbrk+0x5c>)
 8002d0a:	4b15      	ldr	r3, [pc, #84]	; (8002d60 <_sbrk+0x60>)
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d14:	4b13      	ldr	r3, [pc, #76]	; (8002d64 <_sbrk+0x64>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d102      	bne.n	8002d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <_sbrk+0x64>)
 8002d1e:	4a12      	ldr	r2, [pc, #72]	; (8002d68 <_sbrk+0x68>)
 8002d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d22:	4b10      	ldr	r3, [pc, #64]	; (8002d64 <_sbrk+0x64>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	18d3      	adds	r3, r2, r3
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d207      	bcs.n	8002d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d30:	f002 f99e 	bl	8005070 <__errno>
 8002d34:	0003      	movs	r3, r0
 8002d36:	220c      	movs	r2, #12
 8002d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	425b      	negs	r3, r3
 8002d3e:	e009      	b.n	8002d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d40:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <_sbrk+0x64>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d46:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <_sbrk+0x64>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	18d2      	adds	r2, r2, r3
 8002d4e:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <_sbrk+0x64>)
 8002d50:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002d52:	68fb      	ldr	r3, [r7, #12]
}
 8002d54:	0018      	movs	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b006      	add	sp, #24
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20004000 	.word	0x20004000
 8002d60:	00000400 	.word	0x00000400
 8002d64:	20000248 	.word	0x20000248
 8002d68:	20000338 	.word	0x20000338

08002d6c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002d70:	46c0      	nop			; (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
	...

08002d78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d78:	480d      	ldr	r0, [pc, #52]	; (8002db0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d7a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d7c:	f7ff fff6 	bl	8002d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d80:	480c      	ldr	r0, [pc, #48]	; (8002db4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d82:	490d      	ldr	r1, [pc, #52]	; (8002db8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d84:	4a0d      	ldr	r2, [pc, #52]	; (8002dbc <LoopForever+0xe>)
  movs r3, #0
 8002d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d88:	e002      	b.n	8002d90 <LoopCopyDataInit>

08002d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d8e:	3304      	adds	r3, #4

08002d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d94:	d3f9      	bcc.n	8002d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d96:	4a0a      	ldr	r2, [pc, #40]	; (8002dc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d98:	4c0a      	ldr	r4, [pc, #40]	; (8002dc4 <LoopForever+0x16>)
  movs r3, #0
 8002d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d9c:	e001      	b.n	8002da2 <LoopFillZerobss>

08002d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002da0:	3204      	adds	r2, #4

08002da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002da4:	d3fb      	bcc.n	8002d9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002da6:	f002 f969 	bl	800507c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002daa:	f7ff fce1 	bl	8002770 <main>

08002dae <LoopForever>:

LoopForever:
    b LoopForever
 8002dae:	e7fe      	b.n	8002dae <LoopForever>
  ldr   r0, =_estack
 8002db0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002db8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002dbc:	0800a33c 	.word	0x0800a33c
  ldr r2, =_sbss
 8002dc0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002dc4:	20000338 	.word	0x20000338

08002dc8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dc8:	e7fe      	b.n	8002dc8 <ADC1_COMP_IRQHandler>
	...

08002dcc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dd0:	4b07      	ldr	r3, [pc, #28]	; (8002df0 <HAL_Init+0x24>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b06      	ldr	r3, [pc, #24]	; (8002df0 <HAL_Init+0x24>)
 8002dd6:	2110      	movs	r1, #16
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f000 f809 	bl	8002df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002de2:	f7ff fe61 	bl	8002aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	0018      	movs	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	40022000 	.word	0x40022000

08002df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dfc:	4b14      	ldr	r3, [pc, #80]	; (8002e50 <HAL_InitTick+0x5c>)
 8002dfe:	681c      	ldr	r4, [r3, #0]
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_InitTick+0x60>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	0019      	movs	r1, r3
 8002e06:	23fa      	movs	r3, #250	; 0xfa
 8002e08:	0098      	lsls	r0, r3, #2
 8002e0a:	f7fd f999 	bl	8000140 <__udivsi3>
 8002e0e:	0003      	movs	r3, r0
 8002e10:	0019      	movs	r1, r3
 8002e12:	0020      	movs	r0, r4
 8002e14:	f7fd f994 	bl	8000140 <__udivsi3>
 8002e18:	0003      	movs	r3, r0
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f000 f905 	bl	800302a <HAL_SYSTICK_Config>
 8002e20:	1e03      	subs	r3, r0, #0
 8002e22:	d001      	beq.n	8002e28 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e00f      	b.n	8002e48 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	d80b      	bhi.n	8002e46 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	2301      	movs	r3, #1
 8002e32:	425b      	negs	r3, r3
 8002e34:	2200      	movs	r2, #0
 8002e36:	0018      	movs	r0, r3
 8002e38:	f000 f8e2 	bl	8003000 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e3c:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <HAL_InitTick+0x64>)
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	e000      	b.n	8002e48 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
}
 8002e48:	0018      	movs	r0, r3
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b003      	add	sp, #12
 8002e4e:	bd90      	pop	{r4, r7, pc}
 8002e50:	20000000 	.word	0x20000000
 8002e54:	20000008 	.word	0x20000008
 8002e58:	20000004 	.word	0x20000004

08002e5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e60:	4b05      	ldr	r3, [pc, #20]	; (8002e78 <HAL_IncTick+0x1c>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	001a      	movs	r2, r3
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HAL_IncTick+0x20>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	18d2      	adds	r2, r2, r3
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <HAL_IncTick+0x20>)
 8002e6e:	601a      	str	r2, [r3, #0]
}
 8002e70:	46c0      	nop			; (mov r8, r8)
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	20000008 	.word	0x20000008
 8002e7c:	20000324 	.word	0x20000324

08002e80 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  return uwTick;
 8002e84:	4b02      	ldr	r3, [pc, #8]	; (8002e90 <HAL_GetTick+0x10>)
 8002e86:	681b      	ldr	r3, [r3, #0]
}
 8002e88:	0018      	movs	r0, r3
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	20000324 	.word	0x20000324

08002e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e9c:	f7ff fff0 	bl	8002e80 <HAL_GetTick>
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	d005      	beq.n	8002eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eae:	4b0a      	ldr	r3, [pc, #40]	; (8002ed8 <HAL_Delay+0x44>)
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	001a      	movs	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	189b      	adds	r3, r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002eba:	46c0      	nop			; (mov r8, r8)
 8002ebc:	f7ff ffe0 	bl	8002e80 <HAL_GetTick>
 8002ec0:	0002      	movs	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d8f7      	bhi.n	8002ebc <HAL_Delay+0x28>
  {
  }
}
 8002ecc:	46c0      	nop			; (mov r8, r8)
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	20000008 	.word	0x20000008

08002edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002edc:	b590      	push	{r4, r7, lr}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	6039      	str	r1, [r7, #0]
 8002ee6:	1dfb      	adds	r3, r7, #7
 8002ee8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002eea:	1dfb      	adds	r3, r7, #7
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	2b7f      	cmp	r3, #127	; 0x7f
 8002ef0:	d828      	bhi.n	8002f44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ef2:	4a2f      	ldr	r2, [pc, #188]	; (8002fb0 <__NVIC_SetPriority+0xd4>)
 8002ef4:	1dfb      	adds	r3, r7, #7
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	b25b      	sxtb	r3, r3
 8002efa:	089b      	lsrs	r3, r3, #2
 8002efc:	33c0      	adds	r3, #192	; 0xc0
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	589b      	ldr	r3, [r3, r2]
 8002f02:	1dfa      	adds	r2, r7, #7
 8002f04:	7812      	ldrb	r2, [r2, #0]
 8002f06:	0011      	movs	r1, r2
 8002f08:	2203      	movs	r2, #3
 8002f0a:	400a      	ands	r2, r1
 8002f0c:	00d2      	lsls	r2, r2, #3
 8002f0e:	21ff      	movs	r1, #255	; 0xff
 8002f10:	4091      	lsls	r1, r2
 8002f12:	000a      	movs	r2, r1
 8002f14:	43d2      	mvns	r2, r2
 8002f16:	401a      	ands	r2, r3
 8002f18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	019b      	lsls	r3, r3, #6
 8002f1e:	22ff      	movs	r2, #255	; 0xff
 8002f20:	401a      	ands	r2, r3
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	0018      	movs	r0, r3
 8002f28:	2303      	movs	r3, #3
 8002f2a:	4003      	ands	r3, r0
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f30:	481f      	ldr	r0, [pc, #124]	; (8002fb0 <__NVIC_SetPriority+0xd4>)
 8002f32:	1dfb      	adds	r3, r7, #7
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	b25b      	sxtb	r3, r3
 8002f38:	089b      	lsrs	r3, r3, #2
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	33c0      	adds	r3, #192	; 0xc0
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f42:	e031      	b.n	8002fa8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f44:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <__NVIC_SetPriority+0xd8>)
 8002f46:	1dfb      	adds	r3, r7, #7
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	230f      	movs	r3, #15
 8002f4e:	400b      	ands	r3, r1
 8002f50:	3b08      	subs	r3, #8
 8002f52:	089b      	lsrs	r3, r3, #2
 8002f54:	3306      	adds	r3, #6
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	18d3      	adds	r3, r2, r3
 8002f5a:	3304      	adds	r3, #4
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	1dfa      	adds	r2, r7, #7
 8002f60:	7812      	ldrb	r2, [r2, #0]
 8002f62:	0011      	movs	r1, r2
 8002f64:	2203      	movs	r2, #3
 8002f66:	400a      	ands	r2, r1
 8002f68:	00d2      	lsls	r2, r2, #3
 8002f6a:	21ff      	movs	r1, #255	; 0xff
 8002f6c:	4091      	lsls	r1, r2
 8002f6e:	000a      	movs	r2, r1
 8002f70:	43d2      	mvns	r2, r2
 8002f72:	401a      	ands	r2, r3
 8002f74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	019b      	lsls	r3, r3, #6
 8002f7a:	22ff      	movs	r2, #255	; 0xff
 8002f7c:	401a      	ands	r2, r3
 8002f7e:	1dfb      	adds	r3, r7, #7
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	0018      	movs	r0, r3
 8002f84:	2303      	movs	r3, #3
 8002f86:	4003      	ands	r3, r0
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f8c:	4809      	ldr	r0, [pc, #36]	; (8002fb4 <__NVIC_SetPriority+0xd8>)
 8002f8e:	1dfb      	adds	r3, r7, #7
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	001c      	movs	r4, r3
 8002f94:	230f      	movs	r3, #15
 8002f96:	4023      	ands	r3, r4
 8002f98:	3b08      	subs	r3, #8
 8002f9a:	089b      	lsrs	r3, r3, #2
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	3306      	adds	r3, #6
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	18c3      	adds	r3, r0, r3
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	601a      	str	r2, [r3, #0]
}
 8002fa8:	46c0      	nop			; (mov r8, r8)
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b003      	add	sp, #12
 8002fae:	bd90      	pop	{r4, r7, pc}
 8002fb0:	e000e100 	.word	0xe000e100
 8002fb4:	e000ed00 	.word	0xe000ed00

08002fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	1e5a      	subs	r2, r3, #1
 8002fc4:	2380      	movs	r3, #128	; 0x80
 8002fc6:	045b      	lsls	r3, r3, #17
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d301      	bcc.n	8002fd0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e010      	b.n	8002ff2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd0:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <SysTick_Config+0x44>)
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	3a01      	subs	r2, #1
 8002fd6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fd8:	2301      	movs	r3, #1
 8002fda:	425b      	negs	r3, r3
 8002fdc:	2103      	movs	r1, #3
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f7ff ff7c 	bl	8002edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe4:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <SysTick_Config+0x44>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fea:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <SysTick_Config+0x44>)
 8002fec:	2207      	movs	r2, #7
 8002fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b002      	add	sp, #8
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	e000e010 	.word	0xe000e010

08003000 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	210f      	movs	r1, #15
 800300c:	187b      	adds	r3, r7, r1
 800300e:	1c02      	adds	r2, r0, #0
 8003010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	187b      	adds	r3, r7, r1
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	b25b      	sxtb	r3, r3
 800301a:	0011      	movs	r1, r2
 800301c:	0018      	movs	r0, r3
 800301e:	f7ff ff5d 	bl	8002edc <__NVIC_SetPriority>
}
 8003022:	46c0      	nop			; (mov r8, r8)
 8003024:	46bd      	mov	sp, r7
 8003026:	b004      	add	sp, #16
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	0018      	movs	r0, r3
 8003036:	f7ff ffbf 	bl	8002fb8 <SysTick_Config>
 800303a:	0003      	movs	r3, r0
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b002      	add	sp, #8
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003052:	e155      	b.n	8003300 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2101      	movs	r1, #1
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	4091      	lsls	r1, r2
 800305e:	000a      	movs	r2, r1
 8003060:	4013      	ands	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d100      	bne.n	800306c <HAL_GPIO_Init+0x28>
 800306a:	e146      	b.n	80032fa <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2203      	movs	r2, #3
 8003072:	4013      	ands	r3, r2
 8003074:	2b01      	cmp	r3, #1
 8003076:	d005      	beq.n	8003084 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2203      	movs	r2, #3
 800307e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003080:	2b02      	cmp	r3, #2
 8003082:	d130      	bne.n	80030e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	2203      	movs	r2, #3
 8003090:	409a      	lsls	r2, r3
 8003092:	0013      	movs	r3, r2
 8003094:	43da      	mvns	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	4013      	ands	r3, r2
 800309a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	409a      	lsls	r2, r3
 80030a6:	0013      	movs	r3, r2
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030ba:	2201      	movs	r2, #1
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	409a      	lsls	r2, r3
 80030c0:	0013      	movs	r3, r2
 80030c2:	43da      	mvns	r2, r3
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	091b      	lsrs	r3, r3, #4
 80030d0:	2201      	movs	r2, #1
 80030d2:	401a      	ands	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	409a      	lsls	r2, r3
 80030d8:	0013      	movs	r3, r2
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2203      	movs	r2, #3
 80030ec:	4013      	ands	r3, r2
 80030ee:	2b03      	cmp	r3, #3
 80030f0:	d017      	beq.n	8003122 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	2203      	movs	r2, #3
 80030fe:	409a      	lsls	r2, r3
 8003100:	0013      	movs	r3, r2
 8003102:	43da      	mvns	r2, r3
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	409a      	lsls	r2, r3
 8003114:	0013      	movs	r3, r2
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	2203      	movs	r2, #3
 8003128:	4013      	ands	r3, r2
 800312a:	2b02      	cmp	r3, #2
 800312c:	d123      	bne.n	8003176 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	08da      	lsrs	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	3208      	adds	r2, #8
 8003136:	0092      	lsls	r2, r2, #2
 8003138:	58d3      	ldr	r3, [r2, r3]
 800313a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	2207      	movs	r2, #7
 8003140:	4013      	ands	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	220f      	movs	r2, #15
 8003146:	409a      	lsls	r2, r3
 8003148:	0013      	movs	r3, r2
 800314a:	43da      	mvns	r2, r3
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	4013      	ands	r3, r2
 8003150:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	691a      	ldr	r2, [r3, #16]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2107      	movs	r1, #7
 800315a:	400b      	ands	r3, r1
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	409a      	lsls	r2, r3
 8003160:	0013      	movs	r3, r2
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	08da      	lsrs	r2, r3, #3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3208      	adds	r2, #8
 8003170:	0092      	lsls	r2, r2, #2
 8003172:	6939      	ldr	r1, [r7, #16]
 8003174:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	2203      	movs	r2, #3
 8003182:	409a      	lsls	r2, r3
 8003184:	0013      	movs	r3, r2
 8003186:	43da      	mvns	r2, r3
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	4013      	ands	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2203      	movs	r2, #3
 8003194:	401a      	ands	r2, r3
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	409a      	lsls	r2, r3
 800319c:	0013      	movs	r3, r2
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	23c0      	movs	r3, #192	; 0xc0
 80031b0:	029b      	lsls	r3, r3, #10
 80031b2:	4013      	ands	r3, r2
 80031b4:	d100      	bne.n	80031b8 <HAL_GPIO_Init+0x174>
 80031b6:	e0a0      	b.n	80032fa <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031b8:	4b57      	ldr	r3, [pc, #348]	; (8003318 <HAL_GPIO_Init+0x2d4>)
 80031ba:	699a      	ldr	r2, [r3, #24]
 80031bc:	4b56      	ldr	r3, [pc, #344]	; (8003318 <HAL_GPIO_Init+0x2d4>)
 80031be:	2101      	movs	r1, #1
 80031c0:	430a      	orrs	r2, r1
 80031c2:	619a      	str	r2, [r3, #24]
 80031c4:	4b54      	ldr	r3, [pc, #336]	; (8003318 <HAL_GPIO_Init+0x2d4>)
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	2201      	movs	r2, #1
 80031ca:	4013      	ands	r3, r2
 80031cc:	60bb      	str	r3, [r7, #8]
 80031ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80031d0:	4a52      	ldr	r2, [pc, #328]	; (800331c <HAL_GPIO_Init+0x2d8>)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	089b      	lsrs	r3, r3, #2
 80031d6:	3302      	adds	r3, #2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	589b      	ldr	r3, [r3, r2]
 80031dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	2203      	movs	r2, #3
 80031e2:	4013      	ands	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	220f      	movs	r2, #15
 80031e8:	409a      	lsls	r2, r3
 80031ea:	0013      	movs	r3, r2
 80031ec:	43da      	mvns	r2, r3
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4013      	ands	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	2390      	movs	r3, #144	; 0x90
 80031f8:	05db      	lsls	r3, r3, #23
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d019      	beq.n	8003232 <HAL_GPIO_Init+0x1ee>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a47      	ldr	r2, [pc, #284]	; (8003320 <HAL_GPIO_Init+0x2dc>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_GPIO_Init+0x1ea>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a46      	ldr	r2, [pc, #280]	; (8003324 <HAL_GPIO_Init+0x2e0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00d      	beq.n	800322a <HAL_GPIO_Init+0x1e6>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a45      	ldr	r2, [pc, #276]	; (8003328 <HAL_GPIO_Init+0x2e4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d007      	beq.n	8003226 <HAL_GPIO_Init+0x1e2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a44      	ldr	r2, [pc, #272]	; (800332c <HAL_GPIO_Init+0x2e8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d101      	bne.n	8003222 <HAL_GPIO_Init+0x1de>
 800321e:	2304      	movs	r3, #4
 8003220:	e008      	b.n	8003234 <HAL_GPIO_Init+0x1f0>
 8003222:	2305      	movs	r3, #5
 8003224:	e006      	b.n	8003234 <HAL_GPIO_Init+0x1f0>
 8003226:	2303      	movs	r3, #3
 8003228:	e004      	b.n	8003234 <HAL_GPIO_Init+0x1f0>
 800322a:	2302      	movs	r3, #2
 800322c:	e002      	b.n	8003234 <HAL_GPIO_Init+0x1f0>
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_GPIO_Init+0x1f0>
 8003232:	2300      	movs	r3, #0
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	2103      	movs	r1, #3
 8003238:	400a      	ands	r2, r1
 800323a:	0092      	lsls	r2, r2, #2
 800323c:	4093      	lsls	r3, r2
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003244:	4935      	ldr	r1, [pc, #212]	; (800331c <HAL_GPIO_Init+0x2d8>)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	089b      	lsrs	r3, r3, #2
 800324a:	3302      	adds	r3, #2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003252:	4b37      	ldr	r3, [pc, #220]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	43da      	mvns	r2, r3
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685a      	ldr	r2, [r3, #4]
 8003266:	2380      	movs	r3, #128	; 0x80
 8003268:	035b      	lsls	r3, r3, #13
 800326a:	4013      	ands	r3, r2
 800326c:	d003      	beq.n	8003276 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003276:	4b2e      	ldr	r3, [pc, #184]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800327c:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	43da      	mvns	r2, r3
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	4013      	ands	r3, r2
 800328a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	039b      	lsls	r3, r3, #14
 8003294:	4013      	ands	r3, r2
 8003296:	d003      	beq.n	80032a0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003298:	693a      	ldr	r2, [r7, #16]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4313      	orrs	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032a0:	4b23      	ldr	r3, [pc, #140]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80032a6:	4b22      	ldr	r3, [pc, #136]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	43da      	mvns	r2, r3
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4013      	ands	r3, r2
 80032b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	2380      	movs	r3, #128	; 0x80
 80032bc:	029b      	lsls	r3, r3, #10
 80032be:	4013      	ands	r3, r2
 80032c0:	d003      	beq.n	80032ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80032ca:	4b19      	ldr	r3, [pc, #100]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80032d0:	4b17      	ldr	r3, [pc, #92]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	43da      	mvns	r2, r3
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4013      	ands	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	2380      	movs	r3, #128	; 0x80
 80032e6:	025b      	lsls	r3, r3, #9
 80032e8:	4013      	ands	r3, r2
 80032ea:	d003      	beq.n	80032f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032f4:	4b0e      	ldr	r3, [pc, #56]	; (8003330 <HAL_GPIO_Init+0x2ec>)
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	3301      	adds	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	40da      	lsrs	r2, r3
 8003308:	1e13      	subs	r3, r2, #0
 800330a:	d000      	beq.n	800330e <HAL_GPIO_Init+0x2ca>
 800330c:	e6a2      	b.n	8003054 <HAL_GPIO_Init+0x10>
  } 
}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	46c0      	nop			; (mov r8, r8)
 8003312:	46bd      	mov	sp, r7
 8003314:	b006      	add	sp, #24
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40021000 	.word	0x40021000
 800331c:	40010000 	.word	0x40010000
 8003320:	48000400 	.word	0x48000400
 8003324:	48000800 	.word	0x48000800
 8003328:	48000c00 	.word	0x48000c00
 800332c:	48001000 	.word	0x48001000
 8003330:	40010400 	.word	0x40010400

08003334 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	000a      	movs	r2, r1
 800333e:	1cbb      	adds	r3, r7, #2
 8003340:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	1cba      	adds	r2, r7, #2
 8003348:	8812      	ldrh	r2, [r2, #0]
 800334a:	4013      	ands	r3, r2
 800334c:	d004      	beq.n	8003358 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800334e:	230f      	movs	r3, #15
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	2201      	movs	r2, #1
 8003354:	701a      	strb	r2, [r3, #0]
 8003356:	e003      	b.n	8003360 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003358:	230f      	movs	r3, #15
 800335a:	18fb      	adds	r3, r7, r3
 800335c:	2200      	movs	r2, #0
 800335e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003360:	230f      	movs	r3, #15
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	781b      	ldrb	r3, [r3, #0]
  }
 8003366:	0018      	movs	r0, r3
 8003368:	46bd      	mov	sp, r7
 800336a:	b004      	add	sp, #16
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b082      	sub	sp, #8
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
 8003376:	0008      	movs	r0, r1
 8003378:	0011      	movs	r1, r2
 800337a:	1cbb      	adds	r3, r7, #2
 800337c:	1c02      	adds	r2, r0, #0
 800337e:	801a      	strh	r2, [r3, #0]
 8003380:	1c7b      	adds	r3, r7, #1
 8003382:	1c0a      	adds	r2, r1, #0
 8003384:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003386:	1c7b      	adds	r3, r7, #1
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d004      	beq.n	8003398 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800338e:	1cbb      	adds	r3, r7, #2
 8003390:	881a      	ldrh	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003396:	e003      	b.n	80033a0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003398:	1cbb      	adds	r3, r7, #2
 800339a:	881a      	ldrh	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033a0:	46c0      	nop			; (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b002      	add	sp, #8
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d102      	bne.n	80033bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f000 fb76 	bl	8003aa8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2201      	movs	r2, #1
 80033c2:	4013      	ands	r3, r2
 80033c4:	d100      	bne.n	80033c8 <HAL_RCC_OscConfig+0x20>
 80033c6:	e08e      	b.n	80034e6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80033c8:	4bc5      	ldr	r3, [pc, #788]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	220c      	movs	r2, #12
 80033ce:	4013      	ands	r3, r2
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d00e      	beq.n	80033f2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033d4:	4bc2      	ldr	r3, [pc, #776]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	220c      	movs	r2, #12
 80033da:	4013      	ands	r3, r2
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d117      	bne.n	8003410 <HAL_RCC_OscConfig+0x68>
 80033e0:	4bbf      	ldr	r3, [pc, #764]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	23c0      	movs	r3, #192	; 0xc0
 80033e6:	025b      	lsls	r3, r3, #9
 80033e8:	401a      	ands	r2, r3
 80033ea:	2380      	movs	r3, #128	; 0x80
 80033ec:	025b      	lsls	r3, r3, #9
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d10e      	bne.n	8003410 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f2:	4bbb      	ldr	r3, [pc, #748]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	2380      	movs	r3, #128	; 0x80
 80033f8:	029b      	lsls	r3, r3, #10
 80033fa:	4013      	ands	r3, r2
 80033fc:	d100      	bne.n	8003400 <HAL_RCC_OscConfig+0x58>
 80033fe:	e071      	b.n	80034e4 <HAL_RCC_OscConfig+0x13c>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d000      	beq.n	800340a <HAL_RCC_OscConfig+0x62>
 8003408:	e06c      	b.n	80034e4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	f000 fb4c 	bl	8003aa8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d107      	bne.n	8003428 <HAL_RCC_OscConfig+0x80>
 8003418:	4bb1      	ldr	r3, [pc, #708]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	4bb0      	ldr	r3, [pc, #704]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800341e:	2180      	movs	r1, #128	; 0x80
 8003420:	0249      	lsls	r1, r1, #9
 8003422:	430a      	orrs	r2, r1
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e02f      	b.n	8003488 <HAL_RCC_OscConfig+0xe0>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d10c      	bne.n	800344a <HAL_RCC_OscConfig+0xa2>
 8003430:	4bab      	ldr	r3, [pc, #684]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	4baa      	ldr	r3, [pc, #680]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003436:	49ab      	ldr	r1, [pc, #684]	; (80036e4 <HAL_RCC_OscConfig+0x33c>)
 8003438:	400a      	ands	r2, r1
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	4ba8      	ldr	r3, [pc, #672]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	4ba7      	ldr	r3, [pc, #668]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003442:	49a9      	ldr	r1, [pc, #676]	; (80036e8 <HAL_RCC_OscConfig+0x340>)
 8003444:	400a      	ands	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e01e      	b.n	8003488 <HAL_RCC_OscConfig+0xe0>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d10e      	bne.n	8003470 <HAL_RCC_OscConfig+0xc8>
 8003452:	4ba3      	ldr	r3, [pc, #652]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	4ba2      	ldr	r3, [pc, #648]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003458:	2180      	movs	r1, #128	; 0x80
 800345a:	02c9      	lsls	r1, r1, #11
 800345c:	430a      	orrs	r2, r1
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	4b9f      	ldr	r3, [pc, #636]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	4b9e      	ldr	r3, [pc, #632]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003466:	2180      	movs	r1, #128	; 0x80
 8003468:	0249      	lsls	r1, r1, #9
 800346a:	430a      	orrs	r2, r1
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	e00b      	b.n	8003488 <HAL_RCC_OscConfig+0xe0>
 8003470:	4b9b      	ldr	r3, [pc, #620]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b9a      	ldr	r3, [pc, #616]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003476:	499b      	ldr	r1, [pc, #620]	; (80036e4 <HAL_RCC_OscConfig+0x33c>)
 8003478:	400a      	ands	r2, r1
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	4b98      	ldr	r3, [pc, #608]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	4b97      	ldr	r3, [pc, #604]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003482:	4999      	ldr	r1, [pc, #612]	; (80036e8 <HAL_RCC_OscConfig+0x340>)
 8003484:	400a      	ands	r2, r1
 8003486:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d014      	beq.n	80034ba <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7ff fcf6 	bl	8002e80 <HAL_GetTick>
 8003494:	0003      	movs	r3, r0
 8003496:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800349a:	f7ff fcf1 	bl	8002e80 <HAL_GetTick>
 800349e:	0002      	movs	r2, r0
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b64      	cmp	r3, #100	; 0x64
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e2fd      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ac:	4b8c      	ldr	r3, [pc, #560]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	2380      	movs	r3, #128	; 0x80
 80034b2:	029b      	lsls	r3, r3, #10
 80034b4:	4013      	ands	r3, r2
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0xf2>
 80034b8:	e015      	b.n	80034e6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ba:	f7ff fce1 	bl	8002e80 <HAL_GetTick>
 80034be:	0003      	movs	r3, r0
 80034c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034c4:	f7ff fcdc 	bl	8002e80 <HAL_GetTick>
 80034c8:	0002      	movs	r2, r0
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	; 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e2e8      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	4b82      	ldr	r3, [pc, #520]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	2380      	movs	r3, #128	; 0x80
 80034dc:	029b      	lsls	r3, r3, #10
 80034de:	4013      	ands	r3, r2
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x11c>
 80034e2:	e000      	b.n	80034e6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2202      	movs	r2, #2
 80034ec:	4013      	ands	r3, r2
 80034ee:	d100      	bne.n	80034f2 <HAL_RCC_OscConfig+0x14a>
 80034f0:	e06c      	b.n	80035cc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80034f2:	4b7b      	ldr	r3, [pc, #492]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	220c      	movs	r2, #12
 80034f8:	4013      	ands	r3, r2
 80034fa:	d00e      	beq.n	800351a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80034fc:	4b78      	ldr	r3, [pc, #480]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	220c      	movs	r2, #12
 8003502:	4013      	ands	r3, r2
 8003504:	2b08      	cmp	r3, #8
 8003506:	d11f      	bne.n	8003548 <HAL_RCC_OscConfig+0x1a0>
 8003508:	4b75      	ldr	r3, [pc, #468]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	23c0      	movs	r3, #192	; 0xc0
 800350e:	025b      	lsls	r3, r3, #9
 8003510:	401a      	ands	r2, r3
 8003512:	2380      	movs	r3, #128	; 0x80
 8003514:	021b      	lsls	r3, r3, #8
 8003516:	429a      	cmp	r2, r3
 8003518:	d116      	bne.n	8003548 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800351a:	4b71      	ldr	r3, [pc, #452]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2202      	movs	r2, #2
 8003520:	4013      	ands	r3, r2
 8003522:	d005      	beq.n	8003530 <HAL_RCC_OscConfig+0x188>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d001      	beq.n	8003530 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e2bb      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003530:	4b6b      	ldr	r3, [pc, #428]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	22f8      	movs	r2, #248	; 0xf8
 8003536:	4393      	bics	r3, r2
 8003538:	0019      	movs	r1, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	00da      	lsls	r2, r3, #3
 8003540:	4b67      	ldr	r3, [pc, #412]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003542:	430a      	orrs	r2, r1
 8003544:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003546:	e041      	b.n	80035cc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d024      	beq.n	800359a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003550:	4b63      	ldr	r3, [pc, #396]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	4b62      	ldr	r3, [pc, #392]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003556:	2101      	movs	r1, #1
 8003558:	430a      	orrs	r2, r1
 800355a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7ff fc90 	bl	8002e80 <HAL_GetTick>
 8003560:	0003      	movs	r3, r0
 8003562:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003566:	f7ff fc8b 	bl	8002e80 <HAL_GetTick>
 800356a:	0002      	movs	r2, r0
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e297      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003578:	4b59      	ldr	r3, [pc, #356]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2202      	movs	r2, #2
 800357e:	4013      	ands	r3, r2
 8003580:	d0f1      	beq.n	8003566 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003582:	4b57      	ldr	r3, [pc, #348]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	22f8      	movs	r2, #248	; 0xf8
 8003588:	4393      	bics	r3, r2
 800358a:	0019      	movs	r1, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	00da      	lsls	r2, r3, #3
 8003592:	4b53      	ldr	r3, [pc, #332]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003594:	430a      	orrs	r2, r1
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	e018      	b.n	80035cc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359a:	4b51      	ldr	r3, [pc, #324]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	4b50      	ldr	r3, [pc, #320]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80035a0:	2101      	movs	r1, #1
 80035a2:	438a      	bics	r2, r1
 80035a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a6:	f7ff fc6b 	bl	8002e80 <HAL_GetTick>
 80035aa:	0003      	movs	r3, r0
 80035ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035b0:	f7ff fc66 	bl	8002e80 <HAL_GetTick>
 80035b4:	0002      	movs	r2, r0
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e272      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c2:	4b47      	ldr	r3, [pc, #284]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2202      	movs	r2, #2
 80035c8:	4013      	ands	r3, r2
 80035ca:	d1f1      	bne.n	80035b0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2208      	movs	r2, #8
 80035d2:	4013      	ands	r3, r2
 80035d4:	d036      	beq.n	8003644 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d019      	beq.n	8003612 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035de:	4b40      	ldr	r3, [pc, #256]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80035e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035e2:	4b3f      	ldr	r3, [pc, #252]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80035e4:	2101      	movs	r1, #1
 80035e6:	430a      	orrs	r2, r1
 80035e8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ea:	f7ff fc49 	bl	8002e80 <HAL_GetTick>
 80035ee:	0003      	movs	r3, r0
 80035f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035f2:	e008      	b.n	8003606 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035f4:	f7ff fc44 	bl	8002e80 <HAL_GetTick>
 80035f8:	0002      	movs	r2, r0
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e250      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003606:	4b36      	ldr	r3, [pc, #216]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360a:	2202      	movs	r2, #2
 800360c:	4013      	ands	r3, r2
 800360e:	d0f1      	beq.n	80035f4 <HAL_RCC_OscConfig+0x24c>
 8003610:	e018      	b.n	8003644 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003612:	4b33      	ldr	r3, [pc, #204]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003614:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003616:	4b32      	ldr	r3, [pc, #200]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003618:	2101      	movs	r1, #1
 800361a:	438a      	bics	r2, r1
 800361c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361e:	f7ff fc2f 	bl	8002e80 <HAL_GetTick>
 8003622:	0003      	movs	r3, r0
 8003624:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003628:	f7ff fc2a 	bl	8002e80 <HAL_GetTick>
 800362c:	0002      	movs	r2, r0
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e236      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800363a:	4b29      	ldr	r3, [pc, #164]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800363c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363e:	2202      	movs	r2, #2
 8003640:	4013      	ands	r3, r2
 8003642:	d1f1      	bne.n	8003628 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2204      	movs	r2, #4
 800364a:	4013      	ands	r3, r2
 800364c:	d100      	bne.n	8003650 <HAL_RCC_OscConfig+0x2a8>
 800364e:	e0b5      	b.n	80037bc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003650:	201f      	movs	r0, #31
 8003652:	183b      	adds	r3, r7, r0
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003658:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800365a:	69da      	ldr	r2, [r3, #28]
 800365c:	2380      	movs	r3, #128	; 0x80
 800365e:	055b      	lsls	r3, r3, #21
 8003660:	4013      	ands	r3, r2
 8003662:	d110      	bne.n	8003686 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003664:	4b1e      	ldr	r3, [pc, #120]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003666:	69da      	ldr	r2, [r3, #28]
 8003668:	4b1d      	ldr	r3, [pc, #116]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 800366a:	2180      	movs	r1, #128	; 0x80
 800366c:	0549      	lsls	r1, r1, #21
 800366e:	430a      	orrs	r2, r1
 8003670:	61da      	str	r2, [r3, #28]
 8003672:	4b1b      	ldr	r3, [pc, #108]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 8003674:	69da      	ldr	r2, [r3, #28]
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	055b      	lsls	r3, r3, #21
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003680:	183b      	adds	r3, r7, r0
 8003682:	2201      	movs	r2, #1
 8003684:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003686:	4b19      	ldr	r3, [pc, #100]	; (80036ec <HAL_RCC_OscConfig+0x344>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	2380      	movs	r3, #128	; 0x80
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	4013      	ands	r3, r2
 8003690:	d11a      	bne.n	80036c8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003692:	4b16      	ldr	r3, [pc, #88]	; (80036ec <HAL_RCC_OscConfig+0x344>)
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	4b15      	ldr	r3, [pc, #84]	; (80036ec <HAL_RCC_OscConfig+0x344>)
 8003698:	2180      	movs	r1, #128	; 0x80
 800369a:	0049      	lsls	r1, r1, #1
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036a0:	f7ff fbee 	bl	8002e80 <HAL_GetTick>
 80036a4:	0003      	movs	r3, r0
 80036a6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	e008      	b.n	80036bc <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036aa:	f7ff fbe9 	bl	8002e80 <HAL_GetTick>
 80036ae:	0002      	movs	r2, r0
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b64      	cmp	r3, #100	; 0x64
 80036b6:	d901      	bls.n	80036bc <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	e1f5      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036bc:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <HAL_RCC_OscConfig+0x344>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	2380      	movs	r3, #128	; 0x80
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	4013      	ands	r3, r2
 80036c6:	d0f0      	beq.n	80036aa <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d10f      	bne.n	80036f0 <HAL_RCC_OscConfig+0x348>
 80036d0:	4b03      	ldr	r3, [pc, #12]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80036d2:	6a1a      	ldr	r2, [r3, #32]
 80036d4:	4b02      	ldr	r3, [pc, #8]	; (80036e0 <HAL_RCC_OscConfig+0x338>)
 80036d6:	2101      	movs	r1, #1
 80036d8:	430a      	orrs	r2, r1
 80036da:	621a      	str	r2, [r3, #32]
 80036dc:	e036      	b.n	800374c <HAL_RCC_OscConfig+0x3a4>
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	40021000 	.word	0x40021000
 80036e4:	fffeffff 	.word	0xfffeffff
 80036e8:	fffbffff 	.word	0xfffbffff
 80036ec:	40007000 	.word	0x40007000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10c      	bne.n	8003712 <HAL_RCC_OscConfig+0x36a>
 80036f8:	4bca      	ldr	r3, [pc, #808]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80036fa:	6a1a      	ldr	r2, [r3, #32]
 80036fc:	4bc9      	ldr	r3, [pc, #804]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80036fe:	2101      	movs	r1, #1
 8003700:	438a      	bics	r2, r1
 8003702:	621a      	str	r2, [r3, #32]
 8003704:	4bc7      	ldr	r3, [pc, #796]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003706:	6a1a      	ldr	r2, [r3, #32]
 8003708:	4bc6      	ldr	r3, [pc, #792]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800370a:	2104      	movs	r1, #4
 800370c:	438a      	bics	r2, r1
 800370e:	621a      	str	r2, [r3, #32]
 8003710:	e01c      	b.n	800374c <HAL_RCC_OscConfig+0x3a4>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b05      	cmp	r3, #5
 8003718:	d10c      	bne.n	8003734 <HAL_RCC_OscConfig+0x38c>
 800371a:	4bc2      	ldr	r3, [pc, #776]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800371c:	6a1a      	ldr	r2, [r3, #32]
 800371e:	4bc1      	ldr	r3, [pc, #772]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003720:	2104      	movs	r1, #4
 8003722:	430a      	orrs	r2, r1
 8003724:	621a      	str	r2, [r3, #32]
 8003726:	4bbf      	ldr	r3, [pc, #764]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003728:	6a1a      	ldr	r2, [r3, #32]
 800372a:	4bbe      	ldr	r3, [pc, #760]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800372c:	2101      	movs	r1, #1
 800372e:	430a      	orrs	r2, r1
 8003730:	621a      	str	r2, [r3, #32]
 8003732:	e00b      	b.n	800374c <HAL_RCC_OscConfig+0x3a4>
 8003734:	4bbb      	ldr	r3, [pc, #748]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003736:	6a1a      	ldr	r2, [r3, #32]
 8003738:	4bba      	ldr	r3, [pc, #744]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800373a:	2101      	movs	r1, #1
 800373c:	438a      	bics	r2, r1
 800373e:	621a      	str	r2, [r3, #32]
 8003740:	4bb8      	ldr	r3, [pc, #736]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003742:	6a1a      	ldr	r2, [r3, #32]
 8003744:	4bb7      	ldr	r3, [pc, #732]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003746:	2104      	movs	r1, #4
 8003748:	438a      	bics	r2, r1
 800374a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d014      	beq.n	800377e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003754:	f7ff fb94 	bl	8002e80 <HAL_GetTick>
 8003758:	0003      	movs	r3, r0
 800375a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800375c:	e009      	b.n	8003772 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800375e:	f7ff fb8f 	bl	8002e80 <HAL_GetTick>
 8003762:	0002      	movs	r2, r0
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	4aaf      	ldr	r2, [pc, #700]	; (8003a28 <HAL_RCC_OscConfig+0x680>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e19a      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003772:	4bac      	ldr	r3, [pc, #688]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	2202      	movs	r2, #2
 8003778:	4013      	ands	r3, r2
 800377a:	d0f0      	beq.n	800375e <HAL_RCC_OscConfig+0x3b6>
 800377c:	e013      	b.n	80037a6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800377e:	f7ff fb7f 	bl	8002e80 <HAL_GetTick>
 8003782:	0003      	movs	r3, r0
 8003784:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003786:	e009      	b.n	800379c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003788:	f7ff fb7a 	bl	8002e80 <HAL_GetTick>
 800378c:	0002      	movs	r2, r0
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	4aa5      	ldr	r2, [pc, #660]	; (8003a28 <HAL_RCC_OscConfig+0x680>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e185      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800379c:	4ba1      	ldr	r3, [pc, #644]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	2202      	movs	r2, #2
 80037a2:	4013      	ands	r3, r2
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037a6:	231f      	movs	r3, #31
 80037a8:	18fb      	adds	r3, r7, r3
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d105      	bne.n	80037bc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b0:	4b9c      	ldr	r3, [pc, #624]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037b2:	69da      	ldr	r2, [r3, #28]
 80037b4:	4b9b      	ldr	r3, [pc, #620]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037b6:	499d      	ldr	r1, [pc, #628]	; (8003a2c <HAL_RCC_OscConfig+0x684>)
 80037b8:	400a      	ands	r2, r1
 80037ba:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2210      	movs	r2, #16
 80037c2:	4013      	ands	r3, r2
 80037c4:	d063      	beq.n	800388e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d12a      	bne.n	8003824 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80037ce:	4b95      	ldr	r3, [pc, #596]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037d2:	4b94      	ldr	r3, [pc, #592]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037d4:	2104      	movs	r1, #4
 80037d6:	430a      	orrs	r2, r1
 80037d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80037da:	4b92      	ldr	r3, [pc, #584]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037de:	4b91      	ldr	r3, [pc, #580]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80037e0:	2101      	movs	r1, #1
 80037e2:	430a      	orrs	r2, r1
 80037e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e6:	f7ff fb4b 	bl	8002e80 <HAL_GetTick>
 80037ea:	0003      	movs	r3, r0
 80037ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80037f0:	f7ff fb46 	bl	8002e80 <HAL_GetTick>
 80037f4:	0002      	movs	r2, r0
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e152      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003802:	4b88      	ldr	r3, [pc, #544]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003806:	2202      	movs	r2, #2
 8003808:	4013      	ands	r3, r2
 800380a:	d0f1      	beq.n	80037f0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800380c:	4b85      	ldr	r3, [pc, #532]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800380e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003810:	22f8      	movs	r2, #248	; 0xf8
 8003812:	4393      	bics	r3, r2
 8003814:	0019      	movs	r1, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	00da      	lsls	r2, r3, #3
 800381c:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800381e:	430a      	orrs	r2, r1
 8003820:	635a      	str	r2, [r3, #52]	; 0x34
 8003822:	e034      	b.n	800388e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	3305      	adds	r3, #5
 800382a:	d111      	bne.n	8003850 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800382c:	4b7d      	ldr	r3, [pc, #500]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800382e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003830:	4b7c      	ldr	r3, [pc, #496]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003832:	2104      	movs	r1, #4
 8003834:	438a      	bics	r2, r1
 8003836:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003838:	4b7a      	ldr	r3, [pc, #488]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800383a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383c:	22f8      	movs	r2, #248	; 0xf8
 800383e:	4393      	bics	r3, r2
 8003840:	0019      	movs	r1, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	00da      	lsls	r2, r3, #3
 8003848:	4b76      	ldr	r3, [pc, #472]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800384a:	430a      	orrs	r2, r1
 800384c:	635a      	str	r2, [r3, #52]	; 0x34
 800384e:	e01e      	b.n	800388e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003850:	4b74      	ldr	r3, [pc, #464]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003852:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003854:	4b73      	ldr	r3, [pc, #460]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003856:	2104      	movs	r1, #4
 8003858:	430a      	orrs	r2, r1
 800385a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800385c:	4b71      	ldr	r3, [pc, #452]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800385e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003860:	4b70      	ldr	r3, [pc, #448]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003862:	2101      	movs	r1, #1
 8003864:	438a      	bics	r2, r1
 8003866:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003868:	f7ff fb0a 	bl	8002e80 <HAL_GetTick>
 800386c:	0003      	movs	r3, r0
 800386e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003872:	f7ff fb05 	bl	8002e80 <HAL_GetTick>
 8003876:	0002      	movs	r2, r0
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e111      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003884:	4b67      	ldr	r3, [pc, #412]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003888:	2202      	movs	r2, #2
 800388a:	4013      	ands	r3, r2
 800388c:	d1f1      	bne.n	8003872 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2220      	movs	r2, #32
 8003894:	4013      	ands	r3, r2
 8003896:	d05c      	beq.n	8003952 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003898:	4b62      	ldr	r3, [pc, #392]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	220c      	movs	r2, #12
 800389e:	4013      	ands	r3, r2
 80038a0:	2b0c      	cmp	r3, #12
 80038a2:	d00e      	beq.n	80038c2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80038a4:	4b5f      	ldr	r3, [pc, #380]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	220c      	movs	r2, #12
 80038aa:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d114      	bne.n	80038da <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80038b0:	4b5c      	ldr	r3, [pc, #368]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	23c0      	movs	r3, #192	; 0xc0
 80038b6:	025b      	lsls	r3, r3, #9
 80038b8:	401a      	ands	r2, r3
 80038ba:	23c0      	movs	r3, #192	; 0xc0
 80038bc:	025b      	lsls	r3, r3, #9
 80038be:	429a      	cmp	r2, r3
 80038c0:	d10b      	bne.n	80038da <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80038c2:	4b58      	ldr	r3, [pc, #352]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80038c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c6:	2380      	movs	r3, #128	; 0x80
 80038c8:	029b      	lsls	r3, r3, #10
 80038ca:	4013      	ands	r3, r2
 80038cc:	d040      	beq.n	8003950 <HAL_RCC_OscConfig+0x5a8>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d03c      	beq.n	8003950 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e0e6      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d01b      	beq.n	800391a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80038e2:	4b50      	ldr	r3, [pc, #320]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80038e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e6:	4b4f      	ldr	r3, [pc, #316]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80038e8:	2180      	movs	r1, #128	; 0x80
 80038ea:	0249      	lsls	r1, r1, #9
 80038ec:	430a      	orrs	r2, r1
 80038ee:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f0:	f7ff fac6 	bl	8002e80 <HAL_GetTick>
 80038f4:	0003      	movs	r3, r0
 80038f6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80038f8:	e008      	b.n	800390c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038fa:	f7ff fac1 	bl	8002e80 <HAL_GetTick>
 80038fe:	0002      	movs	r2, r0
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e0cd      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800390c:	4b45      	ldr	r3, [pc, #276]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800390e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003910:	2380      	movs	r3, #128	; 0x80
 8003912:	029b      	lsls	r3, r3, #10
 8003914:	4013      	ands	r3, r2
 8003916:	d0f0      	beq.n	80038fa <HAL_RCC_OscConfig+0x552>
 8003918:	e01b      	b.n	8003952 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800391a:	4b42      	ldr	r3, [pc, #264]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800391c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800391e:	4b41      	ldr	r3, [pc, #260]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003920:	4943      	ldr	r1, [pc, #268]	; (8003a30 <HAL_RCC_OscConfig+0x688>)
 8003922:	400a      	ands	r2, r1
 8003924:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003926:	f7ff faab 	bl	8002e80 <HAL_GetTick>
 800392a:	0003      	movs	r3, r0
 800392c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003930:	f7ff faa6 	bl	8002e80 <HAL_GetTick>
 8003934:	0002      	movs	r2, r0
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e0b2      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003942:	4b38      	ldr	r3, [pc, #224]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003946:	2380      	movs	r3, #128	; 0x80
 8003948:	029b      	lsls	r3, r3, #10
 800394a:	4013      	ands	r3, r2
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x588>
 800394e:	e000      	b.n	8003952 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003950:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003956:	2b00      	cmp	r3, #0
 8003958:	d100      	bne.n	800395c <HAL_RCC_OscConfig+0x5b4>
 800395a:	e0a4      	b.n	8003aa6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800395c:	4b31      	ldr	r3, [pc, #196]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	220c      	movs	r2, #12
 8003962:	4013      	ands	r3, r2
 8003964:	2b08      	cmp	r3, #8
 8003966:	d100      	bne.n	800396a <HAL_RCC_OscConfig+0x5c2>
 8003968:	e078      	b.n	8003a5c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	2b02      	cmp	r3, #2
 8003970:	d14c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003972:	4b2c      	ldr	r3, [pc, #176]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	4b2b      	ldr	r3, [pc, #172]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003978:	492e      	ldr	r1, [pc, #184]	; (8003a34 <HAL_RCC_OscConfig+0x68c>)
 800397a:	400a      	ands	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397e:	f7ff fa7f 	bl	8002e80 <HAL_GetTick>
 8003982:	0003      	movs	r3, r0
 8003984:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003988:	f7ff fa7a 	bl	8002e80 <HAL_GetTick>
 800398c:	0002      	movs	r2, r0
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e086      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800399a:	4b22      	ldr	r3, [pc, #136]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	2380      	movs	r3, #128	; 0x80
 80039a0:	049b      	lsls	r3, r3, #18
 80039a2:	4013      	ands	r3, r2
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a6:	4b1f      	ldr	r3, [pc, #124]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	220f      	movs	r2, #15
 80039ac:	4393      	bics	r3, r2
 80039ae:	0019      	movs	r1, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039b4:	4b1b      	ldr	r3, [pc, #108]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039b6:	430a      	orrs	r2, r1
 80039b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80039ba:	4b1a      	ldr	r3, [pc, #104]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	4a1e      	ldr	r2, [pc, #120]	; (8003a38 <HAL_RCC_OscConfig+0x690>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	0019      	movs	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039cc:	431a      	orrs	r2, r3
 80039ce:	4b15      	ldr	r3, [pc, #84]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039d0:	430a      	orrs	r2, r1
 80039d2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039d4:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4b12      	ldr	r3, [pc, #72]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 80039da:	2180      	movs	r1, #128	; 0x80
 80039dc:	0449      	lsls	r1, r1, #17
 80039de:	430a      	orrs	r2, r1
 80039e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e2:	f7ff fa4d 	bl	8002e80 <HAL_GetTick>
 80039e6:	0003      	movs	r3, r0
 80039e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ec:	f7ff fa48 	bl	8002e80 <HAL_GetTick>
 80039f0:	0002      	movs	r2, r0
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e054      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	2380      	movs	r3, #128	; 0x80
 8003a04:	049b      	lsls	r3, r3, #18
 8003a06:	4013      	ands	r3, r2
 8003a08:	d0f0      	beq.n	80039ec <HAL_RCC_OscConfig+0x644>
 8003a0a:	e04c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a0c:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	4b04      	ldr	r3, [pc, #16]	; (8003a24 <HAL_RCC_OscConfig+0x67c>)
 8003a12:	4908      	ldr	r1, [pc, #32]	; (8003a34 <HAL_RCC_OscConfig+0x68c>)
 8003a14:	400a      	ands	r2, r1
 8003a16:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7ff fa32 	bl	8002e80 <HAL_GetTick>
 8003a1c:	0003      	movs	r3, r0
 8003a1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a20:	e015      	b.n	8003a4e <HAL_RCC_OscConfig+0x6a6>
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	40021000 	.word	0x40021000
 8003a28:	00001388 	.word	0x00001388
 8003a2c:	efffffff 	.word	0xefffffff
 8003a30:	fffeffff 	.word	0xfffeffff
 8003a34:	feffffff 	.word	0xfeffffff
 8003a38:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a3c:	f7ff fa20 	bl	8002e80 <HAL_GetTick>
 8003a40:	0002      	movs	r2, r0
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e02c      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a4e:	4b18      	ldr	r3, [pc, #96]	; (8003ab0 <HAL_RCC_OscConfig+0x708>)
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	2380      	movs	r3, #128	; 0x80
 8003a54:	049b      	lsls	r3, r3, #18
 8003a56:	4013      	ands	r3, r2
 8003a58:	d1f0      	bne.n	8003a3c <HAL_RCC_OscConfig+0x694>
 8003a5a:	e024      	b.n	8003aa6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e01f      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003a68:	4b11      	ldr	r3, [pc, #68]	; (8003ab0 <HAL_RCC_OscConfig+0x708>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003a6e:	4b10      	ldr	r3, [pc, #64]	; (8003ab0 <HAL_RCC_OscConfig+0x708>)
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	23c0      	movs	r3, #192	; 0xc0
 8003a78:	025b      	lsls	r3, r3, #9
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d10e      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	220f      	movs	r2, #15
 8003a88:	401a      	ands	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d107      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003a92:	697a      	ldr	r2, [r7, #20]
 8003a94:	23f0      	movs	r3, #240	; 0xf0
 8003a96:	039b      	lsls	r3, r3, #14
 8003a98:	401a      	ands	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d001      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	0018      	movs	r0, r3
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	b008      	add	sp, #32
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40021000 	.word	0x40021000

08003ab4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0bf      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ac8:	4b61      	ldr	r3, [pc, #388]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2201      	movs	r2, #1
 8003ace:	4013      	ands	r3, r2
 8003ad0:	683a      	ldr	r2, [r7, #0]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d911      	bls.n	8003afa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad6:	4b5e      	ldr	r3, [pc, #376]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2201      	movs	r2, #1
 8003adc:	4393      	bics	r3, r2
 8003ade:	0019      	movs	r1, r3
 8003ae0:	4b5b      	ldr	r3, [pc, #364]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae8:	4b59      	ldr	r3, [pc, #356]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2201      	movs	r2, #1
 8003aee:	4013      	ands	r3, r2
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d001      	beq.n	8003afa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e0a6      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	2202      	movs	r2, #2
 8003b00:	4013      	ands	r3, r2
 8003b02:	d015      	beq.n	8003b30 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2204      	movs	r2, #4
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d006      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003b0e:	4b51      	ldr	r3, [pc, #324]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	4b50      	ldr	r3, [pc, #320]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b14:	21e0      	movs	r1, #224	; 0xe0
 8003b16:	00c9      	lsls	r1, r1, #3
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b4d      	ldr	r3, [pc, #308]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	22f0      	movs	r2, #240	; 0xf0
 8003b22:	4393      	bics	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	4b4a      	ldr	r3, [pc, #296]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2201      	movs	r2, #1
 8003b36:	4013      	ands	r3, r2
 8003b38:	d04c      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b44      	ldr	r3, [pc, #272]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	2380      	movs	r3, #128	; 0x80
 8003b48:	029b      	lsls	r3, r3, #10
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d120      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07a      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b5a:	4b3e      	ldr	r3, [pc, #248]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	2380      	movs	r3, #128	; 0x80
 8003b60:	049b      	lsls	r3, r3, #18
 8003b62:	4013      	ands	r3, r2
 8003b64:	d114      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e06e      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	d107      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003b72:	4b38      	ldr	r3, [pc, #224]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b76:	2380      	movs	r3, #128	; 0x80
 8003b78:	029b      	lsls	r3, r3, #10
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	d108      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e062      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b82:	4b34      	ldr	r3, [pc, #208]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2202      	movs	r2, #2
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d101      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e05b      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b90:	4b30      	ldr	r3, [pc, #192]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2203      	movs	r2, #3
 8003b96:	4393      	bics	r3, r2
 8003b98:	0019      	movs	r1, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685a      	ldr	r2, [r3, #4]
 8003b9e:	4b2d      	ldr	r3, [pc, #180]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ba4:	f7ff f96c 	bl	8002e80 <HAL_GetTick>
 8003ba8:	0003      	movs	r3, r0
 8003baa:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bac:	e009      	b.n	8003bc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bae:	f7ff f967 	bl	8002e80 <HAL_GetTick>
 8003bb2:	0002      	movs	r2, r0
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	4a27      	ldr	r2, [pc, #156]	; (8003c58 <HAL_RCC_ClockConfig+0x1a4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e042      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc2:	4b24      	ldr	r3, [pc, #144]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	220c      	movs	r2, #12
 8003bc8:	401a      	ands	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d1ec      	bne.n	8003bae <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd4:	4b1e      	ldr	r3, [pc, #120]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	4013      	ands	r3, r2
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d211      	bcs.n	8003c06 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003be2:	4b1b      	ldr	r3, [pc, #108]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2201      	movs	r2, #1
 8003be8:	4393      	bics	r3, r2
 8003bea:	0019      	movs	r1, r3
 8003bec:	4b18      	ldr	r3, [pc, #96]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bf4:	4b16      	ldr	r3, [pc, #88]	; (8003c50 <HAL_RCC_ClockConfig+0x19c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d001      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e020      	b.n	8003c48 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2204      	movs	r2, #4
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	d009      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003c10:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <HAL_RCC_ClockConfig+0x1a8>)
 8003c16:	4013      	ands	r3, r2
 8003c18:	0019      	movs	r1, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68da      	ldr	r2, [r3, #12]
 8003c1e:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003c20:	430a      	orrs	r2, r1
 8003c22:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c24:	f000 f820 	bl	8003c68 <HAL_RCC_GetSysClockFreq>
 8003c28:	0001      	movs	r1, r0
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <HAL_RCC_ClockConfig+0x1a0>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	091b      	lsrs	r3, r3, #4
 8003c30:	220f      	movs	r2, #15
 8003c32:	4013      	ands	r3, r2
 8003c34:	4a0a      	ldr	r2, [pc, #40]	; (8003c60 <HAL_RCC_ClockConfig+0x1ac>)
 8003c36:	5cd3      	ldrb	r3, [r2, r3]
 8003c38:	000a      	movs	r2, r1
 8003c3a:	40da      	lsrs	r2, r3
 8003c3c:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <HAL_RCC_ClockConfig+0x1b0>)
 8003c3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003c40:	2000      	movs	r0, #0
 8003c42:	f7ff f8d7 	bl	8002df4 <HAL_InitTick>
  
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	0018      	movs	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	b004      	add	sp, #16
 8003c4e:	bd80      	pop	{r7, pc}
 8003c50:	40022000 	.word	0x40022000
 8003c54:	40021000 	.word	0x40021000
 8003c58:	00001388 	.word	0x00001388
 8003c5c:	fffff8ff 	.word	0xfffff8ff
 8003c60:	08009e44 	.word	0x08009e44
 8003c64:	20000000 	.word	0x20000000

08003c68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	60fb      	str	r3, [r7, #12]
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	2300      	movs	r3, #0
 8003c78:	617b      	str	r3, [r7, #20]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003c82:	4b2d      	ldr	r3, [pc, #180]	; (8003d38 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	220c      	movs	r2, #12
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b0c      	cmp	r3, #12
 8003c90:	d046      	beq.n	8003d20 <HAL_RCC_GetSysClockFreq+0xb8>
 8003c92:	d848      	bhi.n	8003d26 <HAL_RCC_GetSysClockFreq+0xbe>
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d002      	beq.n	8003c9e <HAL_RCC_GetSysClockFreq+0x36>
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d003      	beq.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x3c>
 8003c9c:	e043      	b.n	8003d26 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c9e:	4b27      	ldr	r3, [pc, #156]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003ca0:	613b      	str	r3, [r7, #16]
      break;
 8003ca2:	e043      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	0c9b      	lsrs	r3, r3, #18
 8003ca8:	220f      	movs	r2, #15
 8003caa:	4013      	ands	r3, r2
 8003cac:	4a24      	ldr	r2, [pc, #144]	; (8003d40 <HAL_RCC_GetSysClockFreq+0xd8>)
 8003cae:	5cd3      	ldrb	r3, [r2, r3]
 8003cb0:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003cb2:	4b21      	ldr	r3, [pc, #132]	; (8003d38 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb6:	220f      	movs	r2, #15
 8003cb8:	4013      	ands	r3, r2
 8003cba:	4a22      	ldr	r2, [pc, #136]	; (8003d44 <HAL_RCC_GetSysClockFreq+0xdc>)
 8003cbc:	5cd3      	ldrb	r3, [r2, r3]
 8003cbe:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	23c0      	movs	r3, #192	; 0xc0
 8003cc4:	025b      	lsls	r3, r3, #9
 8003cc6:	401a      	ands	r2, r3
 8003cc8:	2380      	movs	r3, #128	; 0x80
 8003cca:	025b      	lsls	r3, r3, #9
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d109      	bne.n	8003ce4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003cd0:	68b9      	ldr	r1, [r7, #8]
 8003cd2:	481a      	ldr	r0, [pc, #104]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003cd4:	f7fc fa34 	bl	8000140 <__udivsi3>
 8003cd8:	0003      	movs	r3, r0
 8003cda:	001a      	movs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4353      	muls	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]
 8003ce2:	e01a      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	23c0      	movs	r3, #192	; 0xc0
 8003ce8:	025b      	lsls	r3, r3, #9
 8003cea:	401a      	ands	r2, r3
 8003cec:	23c0      	movs	r3, #192	; 0xc0
 8003cee:	025b      	lsls	r3, r3, #9
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d109      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003cf4:	68b9      	ldr	r1, [r7, #8]
 8003cf6:	4814      	ldr	r0, [pc, #80]	; (8003d48 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003cf8:	f7fc fa22 	bl	8000140 <__udivsi3>
 8003cfc:	0003      	movs	r3, r0
 8003cfe:	001a      	movs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4353      	muls	r3, r2
 8003d04:	617b      	str	r3, [r7, #20]
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	480c      	ldr	r0, [pc, #48]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003d0c:	f7fc fa18 	bl	8000140 <__udivsi3>
 8003d10:	0003      	movs	r3, r0
 8003d12:	001a      	movs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4353      	muls	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	613b      	str	r3, [r7, #16]
      break;
 8003d1e:	e005      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003d20:	4b09      	ldr	r3, [pc, #36]	; (8003d48 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003d22:	613b      	str	r3, [r7, #16]
      break;
 8003d24:	e002      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d26:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003d28:	613b      	str	r3, [r7, #16]
      break;
 8003d2a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003d2c:	693b      	ldr	r3, [r7, #16]
}
 8003d2e:	0018      	movs	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b006      	add	sp, #24
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	007a1200 	.word	0x007a1200
 8003d40:	08009e5c 	.word	0x08009e5c
 8003d44:	08009e6c 	.word	0x08009e6c
 8003d48:	02dc6c00 	.word	0x02dc6c00

08003d4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d50:	4b02      	ldr	r3, [pc, #8]	; (8003d5c <HAL_RCC_GetHCLKFreq+0x10>)
 8003d52:	681b      	ldr	r3, [r3, #0]
}
 8003d54:	0018      	movs	r0, r3
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	20000000 	.word	0x20000000

08003d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003d64:	f7ff fff2 	bl	8003d4c <HAL_RCC_GetHCLKFreq>
 8003d68:	0001      	movs	r1, r0
 8003d6a:	4b06      	ldr	r3, [pc, #24]	; (8003d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	0a1b      	lsrs	r3, r3, #8
 8003d70:	2207      	movs	r2, #7
 8003d72:	4013      	ands	r3, r2
 8003d74:	4a04      	ldr	r2, [pc, #16]	; (8003d88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d76:	5cd3      	ldrb	r3, [r2, r3]
 8003d78:	40d9      	lsrs	r1, r3
 8003d7a:	000b      	movs	r3, r1
}    
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	40021000 	.word	0x40021000
 8003d88:	08009e54 	.word	0x08009e54

08003d8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	2380      	movs	r3, #128	; 0x80
 8003da2:	025b      	lsls	r3, r3, #9
 8003da4:	4013      	ands	r3, r2
 8003da6:	d100      	bne.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003da8:	e08e      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003daa:	2017      	movs	r0, #23
 8003dac:	183b      	adds	r3, r7, r0
 8003dae:	2200      	movs	r2, #0
 8003db0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003db2:	4b6e      	ldr	r3, [pc, #440]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003db4:	69da      	ldr	r2, [r3, #28]
 8003db6:	2380      	movs	r3, #128	; 0x80
 8003db8:	055b      	lsls	r3, r3, #21
 8003dba:	4013      	ands	r3, r2
 8003dbc:	d110      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003dbe:	4b6b      	ldr	r3, [pc, #428]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003dc0:	69da      	ldr	r2, [r3, #28]
 8003dc2:	4b6a      	ldr	r3, [pc, #424]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003dc4:	2180      	movs	r1, #128	; 0x80
 8003dc6:	0549      	lsls	r1, r1, #21
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	61da      	str	r2, [r3, #28]
 8003dcc:	4b67      	ldr	r3, [pc, #412]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003dce:	69da      	ldr	r2, [r3, #28]
 8003dd0:	2380      	movs	r3, #128	; 0x80
 8003dd2:	055b      	lsls	r3, r3, #21
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	60bb      	str	r3, [r7, #8]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dda:	183b      	adds	r3, r7, r0
 8003ddc:	2201      	movs	r2, #1
 8003dde:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	4b63      	ldr	r3, [pc, #396]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	2380      	movs	r3, #128	; 0x80
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	4013      	ands	r3, r2
 8003dea:	d11a      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dec:	4b60      	ldr	r3, [pc, #384]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	4b5f      	ldr	r3, [pc, #380]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003df2:	2180      	movs	r1, #128	; 0x80
 8003df4:	0049      	lsls	r1, r1, #1
 8003df6:	430a      	orrs	r2, r1
 8003df8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dfa:	f7ff f841 	bl	8002e80 <HAL_GetTick>
 8003dfe:	0003      	movs	r3, r0
 8003e00:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e02:	e008      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e04:	f7ff f83c 	bl	8002e80 <HAL_GetTick>
 8003e08:	0002      	movs	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b64      	cmp	r3, #100	; 0x64
 8003e10:	d901      	bls.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e0a6      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e16:	4b56      	ldr	r3, [pc, #344]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	2380      	movs	r3, #128	; 0x80
 8003e1c:	005b      	lsls	r3, r3, #1
 8003e1e:	4013      	ands	r3, r2
 8003e20:	d0f0      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e22:	4b52      	ldr	r3, [pc, #328]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e24:	6a1a      	ldr	r2, [r3, #32]
 8003e26:	23c0      	movs	r3, #192	; 0xc0
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d034      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	23c0      	movs	r3, #192	; 0xc0
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d02c      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e44:	4b49      	ldr	r3, [pc, #292]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	4a4a      	ldr	r2, [pc, #296]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e4e:	4b47      	ldr	r3, [pc, #284]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e50:	6a1a      	ldr	r2, [r3, #32]
 8003e52:	4b46      	ldr	r3, [pc, #280]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e54:	2180      	movs	r1, #128	; 0x80
 8003e56:	0249      	lsls	r1, r1, #9
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e5c:	4b43      	ldr	r3, [pc, #268]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e5e:	6a1a      	ldr	r2, [r3, #32]
 8003e60:	4b42      	ldr	r3, [pc, #264]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e62:	4945      	ldr	r1, [pc, #276]	; (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8003e64:	400a      	ands	r2, r1
 8003e66:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e68:	4b40      	ldr	r3, [pc, #256]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2201      	movs	r2, #1
 8003e72:	4013      	ands	r3, r2
 8003e74:	d013      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e76:	f7ff f803 	bl	8002e80 <HAL_GetTick>
 8003e7a:	0003      	movs	r3, r0
 8003e7c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e7e:	e009      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e80:	f7fe fffe 	bl	8002e80 <HAL_GetTick>
 8003e84:	0002      	movs	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	4a3c      	ldr	r2, [pc, #240]	; (8003f7c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d901      	bls.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e067      	b.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e94:	4b35      	ldr	r3, [pc, #212]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	2202      	movs	r2, #2
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e9e:	4b33      	ldr	r3, [pc, #204]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	4a34      	ldr	r2, [pc, #208]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	0019      	movs	r1, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	4b2f      	ldr	r3, [pc, #188]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003eb2:	2317      	movs	r3, #23
 8003eb4:	18fb      	adds	r3, r7, r3
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d105      	bne.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ebc:	4b2b      	ldr	r3, [pc, #172]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	4b2a      	ldr	r3, [pc, #168]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ec2:	492f      	ldr	r1, [pc, #188]	; (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8003ec4:	400a      	ands	r2, r1
 8003ec6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d009      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ed2:	4b26      	ldr	r3, [pc, #152]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	4393      	bics	r3, r2
 8003eda:	0019      	movs	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	4b22      	ldr	r3, [pc, #136]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2202      	movs	r2, #2
 8003eec:	4013      	ands	r3, r2
 8003eee:	d009      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ef0:	4b1e      	ldr	r3, [pc, #120]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef4:	4a23      	ldr	r2, [pc, #140]	; (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	0019      	movs	r1, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	4b1b      	ldr	r3, [pc, #108]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f00:	430a      	orrs	r2, r1
 8003f02:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d009      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f0e:	4b17      	ldr	r3, [pc, #92]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f12:	2210      	movs	r2, #16
 8003f14:	4393      	bics	r3, r2
 8003f16:	0019      	movs	r1, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	4b13      	ldr	r3, [pc, #76]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	2380      	movs	r3, #128	; 0x80
 8003f28:	029b      	lsls	r3, r3, #10
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d009      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f2e:	4b0f      	ldr	r3, [pc, #60]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	2280      	movs	r2, #128	; 0x80
 8003f34:	4393      	bics	r3, r2
 8003f36:	0019      	movs	r1, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699a      	ldr	r2, [r3, #24]
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d009      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f4e:	4b07      	ldr	r3, [pc, #28]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	2240      	movs	r2, #64	; 0x40
 8003f54:	4393      	bics	r3, r2
 8003f56:	0019      	movs	r1, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	4b03      	ldr	r3, [pc, #12]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	0018      	movs	r0, r3
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b006      	add	sp, #24
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	40007000 	.word	0x40007000
 8003f74:	fffffcff 	.word	0xfffffcff
 8003f78:	fffeffff 	.word	0xfffeffff
 8003f7c:	00001388 	.word	0x00001388
 8003f80:	efffffff 	.word	0xefffffff
 8003f84:	fffcffff 	.word	0xfffcffff

08003f88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e042      	b.n	8004020 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	223d      	movs	r2, #61	; 0x3d
 8003f9e:	5c9b      	ldrb	r3, [r3, r2]
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d107      	bne.n	8003fb6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	223c      	movs	r2, #60	; 0x3c
 8003faa:	2100      	movs	r1, #0
 8003fac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f7fe fd9d 	bl	8002af0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	223d      	movs	r2, #61	; 0x3d
 8003fba:	2102      	movs	r1, #2
 8003fbc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	0019      	movs	r1, r3
 8003fc8:	0010      	movs	r0, r2
 8003fca:	f000 f94b 	bl	8004264 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2246      	movs	r2, #70	; 0x46
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	223e      	movs	r2, #62	; 0x3e
 8003fda:	2101      	movs	r1, #1
 8003fdc:	5499      	strb	r1, [r3, r2]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	223f      	movs	r2, #63	; 0x3f
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	5499      	strb	r1, [r3, r2]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2240      	movs	r2, #64	; 0x40
 8003fea:	2101      	movs	r1, #1
 8003fec:	5499      	strb	r1, [r3, r2]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2241      	movs	r2, #65	; 0x41
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2242      	movs	r2, #66	; 0x42
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	5499      	strb	r1, [r3, r2]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2243      	movs	r2, #67	; 0x43
 8004002:	2101      	movs	r1, #1
 8004004:	5499      	strb	r1, [r3, r2]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2244      	movs	r2, #68	; 0x44
 800400a:	2101      	movs	r1, #1
 800400c:	5499      	strb	r1, [r3, r2]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2245      	movs	r2, #69	; 0x45
 8004012:	2101      	movs	r1, #1
 8004014:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	223d      	movs	r2, #61	; 0x3d
 800401a:	2101      	movs	r1, #1
 800401c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	0018      	movs	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	b002      	add	sp, #8
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	223d      	movs	r2, #61	; 0x3d
 8004034:	5c9b      	ldrb	r3, [r3, r2]
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d001      	beq.n	8004040 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e033      	b.n	80040a8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	223d      	movs	r2, #61	; 0x3d
 8004044:	2102      	movs	r1, #2
 8004046:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a18      	ldr	r2, [pc, #96]	; (80040b0 <HAL_TIM_Base_Start+0x88>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d00f      	beq.n	8004072 <HAL_TIM_Base_Start+0x4a>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	2380      	movs	r3, #128	; 0x80
 8004058:	05db      	lsls	r3, r3, #23
 800405a:	429a      	cmp	r2, r3
 800405c:	d009      	beq.n	8004072 <HAL_TIM_Base_Start+0x4a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a14      	ldr	r2, [pc, #80]	; (80040b4 <HAL_TIM_Base_Start+0x8c>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d004      	beq.n	8004072 <HAL_TIM_Base_Start+0x4a>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a12      	ldr	r2, [pc, #72]	; (80040b8 <HAL_TIM_Base_Start+0x90>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d111      	bne.n	8004096 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	2207      	movs	r2, #7
 800407a:	4013      	ands	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2b06      	cmp	r3, #6
 8004082:	d010      	beq.n	80040a6 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2101      	movs	r1, #1
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004094:	e007      	b.n	80040a6 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2101      	movs	r1, #1
 80040a2:	430a      	orrs	r2, r1
 80040a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	0018      	movs	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	b004      	add	sp, #16
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40012c00 	.word	0x40012c00
 80040b4:	40000400 	.word	0x40000400
 80040b8:	40014000 	.word	0x40014000

080040bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040c6:	230f      	movs	r3, #15
 80040c8:	18fb      	adds	r3, r7, r3
 80040ca:	2200      	movs	r2, #0
 80040cc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	223c      	movs	r2, #60	; 0x3c
 80040d2:	5c9b      	ldrb	r3, [r3, r2]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_TIM_ConfigClockSource+0x20>
 80040d8:	2302      	movs	r3, #2
 80040da:	e0bc      	b.n	8004256 <HAL_TIM_ConfigClockSource+0x19a>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	223c      	movs	r2, #60	; 0x3c
 80040e0:	2101      	movs	r1, #1
 80040e2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	223d      	movs	r2, #61	; 0x3d
 80040e8:	2102      	movs	r1, #2
 80040ea:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2277      	movs	r2, #119	; 0x77
 80040f8:	4393      	bics	r3, r2
 80040fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	4a58      	ldr	r2, [pc, #352]	; (8004260 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004100:	4013      	ands	r3, r2
 8004102:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2280      	movs	r2, #128	; 0x80
 8004112:	0192      	lsls	r2, r2, #6
 8004114:	4293      	cmp	r3, r2
 8004116:	d040      	beq.n	800419a <HAL_TIM_ConfigClockSource+0xde>
 8004118:	2280      	movs	r2, #128	; 0x80
 800411a:	0192      	lsls	r2, r2, #6
 800411c:	4293      	cmp	r3, r2
 800411e:	d900      	bls.n	8004122 <HAL_TIM_ConfigClockSource+0x66>
 8004120:	e088      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 8004122:	2280      	movs	r2, #128	; 0x80
 8004124:	0152      	lsls	r2, r2, #5
 8004126:	4293      	cmp	r3, r2
 8004128:	d100      	bne.n	800412c <HAL_TIM_ConfigClockSource+0x70>
 800412a:	e088      	b.n	800423e <HAL_TIM_ConfigClockSource+0x182>
 800412c:	2280      	movs	r2, #128	; 0x80
 800412e:	0152      	lsls	r2, r2, #5
 8004130:	4293      	cmp	r3, r2
 8004132:	d900      	bls.n	8004136 <HAL_TIM_ConfigClockSource+0x7a>
 8004134:	e07e      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 8004136:	2b70      	cmp	r3, #112	; 0x70
 8004138:	d018      	beq.n	800416c <HAL_TIM_ConfigClockSource+0xb0>
 800413a:	d900      	bls.n	800413e <HAL_TIM_ConfigClockSource+0x82>
 800413c:	e07a      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 800413e:	2b60      	cmp	r3, #96	; 0x60
 8004140:	d04f      	beq.n	80041e2 <HAL_TIM_ConfigClockSource+0x126>
 8004142:	d900      	bls.n	8004146 <HAL_TIM_ConfigClockSource+0x8a>
 8004144:	e076      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 8004146:	2b50      	cmp	r3, #80	; 0x50
 8004148:	d03b      	beq.n	80041c2 <HAL_TIM_ConfigClockSource+0x106>
 800414a:	d900      	bls.n	800414e <HAL_TIM_ConfigClockSource+0x92>
 800414c:	e072      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 800414e:	2b40      	cmp	r3, #64	; 0x40
 8004150:	d057      	beq.n	8004202 <HAL_TIM_ConfigClockSource+0x146>
 8004152:	d900      	bls.n	8004156 <HAL_TIM_ConfigClockSource+0x9a>
 8004154:	e06e      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 8004156:	2b30      	cmp	r3, #48	; 0x30
 8004158:	d063      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0x166>
 800415a:	d86b      	bhi.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 800415c:	2b20      	cmp	r3, #32
 800415e:	d060      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0x166>
 8004160:	d868      	bhi.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
 8004162:	2b00      	cmp	r3, #0
 8004164:	d05d      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0x166>
 8004166:	2b10      	cmp	r3, #16
 8004168:	d05b      	beq.n	8004222 <HAL_TIM_ConfigClockSource+0x166>
 800416a:	e063      	b.n	8004234 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6818      	ldr	r0, [r3, #0]
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	6899      	ldr	r1, [r3, #8]
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	f000 f96c 	bl	8004458 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	2277      	movs	r2, #119	; 0x77
 800418c:	4313      	orrs	r3, r2
 800418e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68ba      	ldr	r2, [r7, #8]
 8004196:	609a      	str	r2, [r3, #8]
      break;
 8004198:	e052      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6899      	ldr	r1, [r3, #8]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f000 f955 	bl	8004458 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689a      	ldr	r2, [r3, #8]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2180      	movs	r1, #128	; 0x80
 80041ba:	01c9      	lsls	r1, r1, #7
 80041bc:	430a      	orrs	r2, r1
 80041be:	609a      	str	r2, [r3, #8]
      break;
 80041c0:	e03e      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6818      	ldr	r0, [r3, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	6859      	ldr	r1, [r3, #4]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	001a      	movs	r2, r3
 80041d0:	f000 f8c8 	bl	8004364 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2150      	movs	r1, #80	; 0x50
 80041da:	0018      	movs	r0, r3
 80041dc:	f000 f922 	bl	8004424 <TIM_ITRx_SetConfig>
      break;
 80041e0:	e02e      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6818      	ldr	r0, [r3, #0]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	6859      	ldr	r1, [r3, #4]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	001a      	movs	r2, r3
 80041f0:	f000 f8e6 	bl	80043c0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2160      	movs	r1, #96	; 0x60
 80041fa:	0018      	movs	r0, r3
 80041fc:	f000 f912 	bl	8004424 <TIM_ITRx_SetConfig>
      break;
 8004200:	e01e      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6818      	ldr	r0, [r3, #0]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	6859      	ldr	r1, [r3, #4]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	001a      	movs	r2, r3
 8004210:	f000 f8a8 	bl	8004364 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2140      	movs	r1, #64	; 0x40
 800421a:	0018      	movs	r0, r3
 800421c:	f000 f902 	bl	8004424 <TIM_ITRx_SetConfig>
      break;
 8004220:	e00e      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	0019      	movs	r1, r3
 800422c:	0010      	movs	r0, r2
 800422e:	f000 f8f9 	bl	8004424 <TIM_ITRx_SetConfig>
      break;
 8004232:	e005      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004234:	230f      	movs	r3, #15
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	2201      	movs	r2, #1
 800423a:	701a      	strb	r2, [r3, #0]
      break;
 800423c:	e000      	b.n	8004240 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800423e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	223d      	movs	r2, #61	; 0x3d
 8004244:	2101      	movs	r1, #1
 8004246:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	223c      	movs	r2, #60	; 0x3c
 800424c:	2100      	movs	r1, #0
 800424e:	5499      	strb	r1, [r3, r2]

  return status;
 8004250:	230f      	movs	r3, #15
 8004252:	18fb      	adds	r3, r7, r3
 8004254:	781b      	ldrb	r3, [r3, #0]
}
 8004256:	0018      	movs	r0, r3
 8004258:	46bd      	mov	sp, r7
 800425a:	b004      	add	sp, #16
 800425c:	bd80      	pop	{r7, pc}
 800425e:	46c0      	nop			; (mov r8, r8)
 8004260:	ffff00ff 	.word	0xffff00ff

08004264 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a34      	ldr	r2, [pc, #208]	; (8004348 <TIM_Base_SetConfig+0xe4>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d008      	beq.n	800428e <TIM_Base_SetConfig+0x2a>
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	2380      	movs	r3, #128	; 0x80
 8004280:	05db      	lsls	r3, r3, #23
 8004282:	429a      	cmp	r2, r3
 8004284:	d003      	beq.n	800428e <TIM_Base_SetConfig+0x2a>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a30      	ldr	r2, [pc, #192]	; (800434c <TIM_Base_SetConfig+0xe8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d108      	bne.n	80042a0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2270      	movs	r2, #112	; 0x70
 8004292:	4393      	bics	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	4313      	orrs	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a29      	ldr	r2, [pc, #164]	; (8004348 <TIM_Base_SetConfig+0xe4>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d018      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	2380      	movs	r3, #128	; 0x80
 80042ac:	05db      	lsls	r3, r3, #23
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d013      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a25      	ldr	r2, [pc, #148]	; (800434c <TIM_Base_SetConfig+0xe8>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d00f      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a24      	ldr	r2, [pc, #144]	; (8004350 <TIM_Base_SetConfig+0xec>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d00b      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a23      	ldr	r2, [pc, #140]	; (8004354 <TIM_Base_SetConfig+0xf0>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d007      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a22      	ldr	r2, [pc, #136]	; (8004358 <TIM_Base_SetConfig+0xf4>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d003      	beq.n	80042da <TIM_Base_SetConfig+0x76>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a21      	ldr	r2, [pc, #132]	; (800435c <TIM_Base_SetConfig+0xf8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d108      	bne.n	80042ec <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4a20      	ldr	r2, [pc, #128]	; (8004360 <TIM_Base_SetConfig+0xfc>)
 80042de:	4013      	ands	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2280      	movs	r2, #128	; 0x80
 80042f0:	4393      	bics	r3, r2
 80042f2:	001a      	movs	r2, r3
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	689a      	ldr	r2, [r3, #8]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a0c      	ldr	r2, [pc, #48]	; (8004348 <TIM_Base_SetConfig+0xe4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00b      	beq.n	8004332 <TIM_Base_SetConfig+0xce>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a0d      	ldr	r2, [pc, #52]	; (8004354 <TIM_Base_SetConfig+0xf0>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d007      	beq.n	8004332 <TIM_Base_SetConfig+0xce>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a0c      	ldr	r2, [pc, #48]	; (8004358 <TIM_Base_SetConfig+0xf4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_Base_SetConfig+0xce>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a0b      	ldr	r2, [pc, #44]	; (800435c <TIM_Base_SetConfig+0xf8>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d103      	bne.n	800433a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	691a      	ldr	r2, [r3, #16]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	615a      	str	r2, [r3, #20]
}
 8004340:	46c0      	nop			; (mov r8, r8)
 8004342:	46bd      	mov	sp, r7
 8004344:	b004      	add	sp, #16
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40012c00 	.word	0x40012c00
 800434c:	40000400 	.word	0x40000400
 8004350:	40002000 	.word	0x40002000
 8004354:	40014000 	.word	0x40014000
 8004358:	40014400 	.word	0x40014400
 800435c:	40014800 	.word	0x40014800
 8004360:	fffffcff 	.word	0xfffffcff

08004364 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a1b      	ldr	r3, [r3, #32]
 8004374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	2201      	movs	r2, #1
 800437c:	4393      	bics	r3, r2
 800437e:	001a      	movs	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	22f0      	movs	r2, #240	; 0xf0
 800438e:	4393      	bics	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	220a      	movs	r2, #10
 80043a0:	4393      	bics	r3, r2
 80043a2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	693a      	ldr	r2, [r7, #16]
 80043b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	621a      	str	r2, [r3, #32]
}
 80043b8:	46c0      	nop			; (mov r8, r8)
 80043ba:	46bd      	mov	sp, r7
 80043bc:	b006      	add	sp, #24
 80043be:	bd80      	pop	{r7, pc}

080043c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	2210      	movs	r2, #16
 80043d2:	4393      	bics	r3, r2
 80043d4:	001a      	movs	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	4a0d      	ldr	r2, [pc, #52]	; (8004420 <TIM_TI2_ConfigInputStage+0x60>)
 80043ea:	4013      	ands	r3, r2
 80043ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	031b      	lsls	r3, r3, #12
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	22a0      	movs	r2, #160	; 0xa0
 80043fc:	4393      	bics	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	011b      	lsls	r3, r3, #4
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	4313      	orrs	r3, r2
 8004408:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	46c0      	nop			; (mov r8, r8)
 8004418:	46bd      	mov	sp, r7
 800441a:	b006      	add	sp, #24
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	ffff0fff 	.word	0xffff0fff

08004424 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2270      	movs	r2, #112	; 0x70
 8004438:	4393      	bics	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4313      	orrs	r3, r2
 8004442:	2207      	movs	r2, #7
 8004444:	4313      	orrs	r3, r2
 8004446:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	609a      	str	r2, [r3, #8]
}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	b004      	add	sp, #16
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	4a09      	ldr	r2, [pc, #36]	; (8004494 <TIM_ETR_SetConfig+0x3c>)
 8004470:	4013      	ands	r3, r2
 8004472:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	021a      	lsls	r2, r3, #8
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	431a      	orrs	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4313      	orrs	r3, r2
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	4313      	orrs	r3, r2
 8004484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	609a      	str	r2, [r3, #8]
}
 800448c:	46c0      	nop			; (mov r8, r8)
 800448e:	46bd      	mov	sp, r7
 8004490:	b006      	add	sp, #24
 8004492:	bd80      	pop	{r7, pc}
 8004494:	ffff00ff 	.word	0xffff00ff

08004498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	223c      	movs	r2, #60	; 0x3c
 80044a6:	5c9b      	ldrb	r3, [r3, r2]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d101      	bne.n	80044b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e047      	b.n	8004540 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	223c      	movs	r2, #60	; 0x3c
 80044b4:	2101      	movs	r1, #1
 80044b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	223d      	movs	r2, #61	; 0x3d
 80044bc:	2102      	movs	r1, #2
 80044be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2270      	movs	r2, #112	; 0x70
 80044d4:	4393      	bics	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a16      	ldr	r2, [pc, #88]	; (8004548 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00f      	beq.n	8004514 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	2380      	movs	r3, #128	; 0x80
 80044fa:	05db      	lsls	r3, r3, #23
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d009      	beq.n	8004514 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a11      	ldr	r2, [pc, #68]	; (800454c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d004      	beq.n	8004514 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a10      	ldr	r2, [pc, #64]	; (8004550 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d10c      	bne.n	800452e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2280      	movs	r2, #128	; 0x80
 8004518:	4393      	bics	r3, r2
 800451a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	4313      	orrs	r3, r2
 8004524:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	223d      	movs	r2, #61	; 0x3d
 8004532:	2101      	movs	r1, #1
 8004534:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	223c      	movs	r2, #60	; 0x3c
 800453a:	2100      	movs	r1, #0
 800453c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	0018      	movs	r0, r3
 8004542:	46bd      	mov	sp, r7
 8004544:	b004      	add	sp, #16
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40012c00 	.word	0x40012c00
 800454c:	40000400 	.word	0x40000400
 8004550:	40014000 	.word	0x40014000

08004554 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e044      	b.n	80045f0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800456a:	2b00      	cmp	r3, #0
 800456c:	d107      	bne.n	800457e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2278      	movs	r2, #120	; 0x78
 8004572:	2100      	movs	r1, #0
 8004574:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	0018      	movs	r0, r3
 800457a:	f7fe fad7 	bl	8002b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2224      	movs	r2, #36	; 0x24
 8004582:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2101      	movs	r1, #1
 8004590:	438a      	bics	r2, r1
 8004592:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	0018      	movs	r0, r3
 8004598:	f000 f9b8 	bl	800490c <UART_SetConfig>
 800459c:	0003      	movs	r3, r0
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e024      	b.n	80045f0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	0018      	movs	r0, r3
 80045b2:	f000 fb33 	bl	8004c1c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	490d      	ldr	r1, [pc, #52]	; (80045f8 <HAL_UART_Init+0xa4>)
 80045c2:	400a      	ands	r2, r1
 80045c4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	212a      	movs	r1, #42	; 0x2a
 80045d2:	438a      	bics	r2, r1
 80045d4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2101      	movs	r1, #1
 80045e2:	430a      	orrs	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	0018      	movs	r0, r3
 80045ea:	f000 fbcb 	bl	8004d84 <UART_CheckIdleState>
 80045ee:	0003      	movs	r3, r0
}
 80045f0:	0018      	movs	r0, r3
 80045f2:	46bd      	mov	sp, r7
 80045f4:	b002      	add	sp, #8
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	ffffb7ff 	.word	0xffffb7ff

080045fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08a      	sub	sp, #40	; 0x28
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	1dbb      	adds	r3, r7, #6
 800460a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004610:	2b20      	cmp	r3, #32
 8004612:	d000      	beq.n	8004616 <HAL_UART_Transmit+0x1a>
 8004614:	e08d      	b.n	8004732 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_UART_Transmit+0x28>
 800461c:	1dbb      	adds	r3, r7, #6
 800461e:	881b      	ldrh	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e085      	b.n	8004734 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	2380      	movs	r3, #128	; 0x80
 800462e:	015b      	lsls	r3, r3, #5
 8004630:	429a      	cmp	r2, r3
 8004632:	d109      	bne.n	8004648 <HAL_UART_Transmit+0x4c>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d105      	bne.n	8004648 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2201      	movs	r2, #1
 8004640:	4013      	ands	r3, r2
 8004642:	d001      	beq.n	8004648 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e075      	b.n	8004734 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2284      	movs	r2, #132	; 0x84
 800464c:	2100      	movs	r1, #0
 800464e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2221      	movs	r2, #33	; 0x21
 8004654:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004656:	f7fe fc13 	bl	8002e80 <HAL_GetTick>
 800465a:	0003      	movs	r3, r0
 800465c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	1dba      	adds	r2, r7, #6
 8004662:	2150      	movs	r1, #80	; 0x50
 8004664:	8812      	ldrh	r2, [r2, #0]
 8004666:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	1dba      	adds	r2, r7, #6
 800466c:	2152      	movs	r1, #82	; 0x52
 800466e:	8812      	ldrh	r2, [r2, #0]
 8004670:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689a      	ldr	r2, [r3, #8]
 8004676:	2380      	movs	r3, #128	; 0x80
 8004678:	015b      	lsls	r3, r3, #5
 800467a:	429a      	cmp	r2, r3
 800467c:	d108      	bne.n	8004690 <HAL_UART_Transmit+0x94>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d104      	bne.n	8004690 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004686:	2300      	movs	r3, #0
 8004688:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	61bb      	str	r3, [r7, #24]
 800468e:	e003      	b.n	8004698 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004694:	2300      	movs	r3, #0
 8004696:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004698:	e030      	b.n	80046fc <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	0013      	movs	r3, r2
 80046a4:	2200      	movs	r2, #0
 80046a6:	2180      	movs	r1, #128	; 0x80
 80046a8:	f000 fc14 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 80046ac:	1e03      	subs	r3, r0, #0
 80046ae:	d004      	beq.n	80046ba <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2220      	movs	r2, #32
 80046b4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e03c      	b.n	8004734 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10b      	bne.n	80046d8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	881a      	ldrh	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	05d2      	lsls	r2, r2, #23
 80046ca:	0dd2      	lsrs	r2, r2, #23
 80046cc:	b292      	uxth	r2, r2
 80046ce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	3302      	adds	r3, #2
 80046d4:	61bb      	str	r3, [r7, #24]
 80046d6:	e008      	b.n	80046ea <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	781a      	ldrb	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	b292      	uxth	r2, r2
 80046e2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	3301      	adds	r3, #1
 80046e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2252      	movs	r2, #82	; 0x52
 80046ee:	5a9b      	ldrh	r3, [r3, r2]
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b299      	uxth	r1, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2252      	movs	r2, #82	; 0x52
 80046fa:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2252      	movs	r2, #82	; 0x52
 8004700:	5a9b      	ldrh	r3, [r3, r2]
 8004702:	b29b      	uxth	r3, r3
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1c8      	bne.n	800469a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	0013      	movs	r3, r2
 8004712:	2200      	movs	r2, #0
 8004714:	2140      	movs	r1, #64	; 0x40
 8004716:	f000 fbdd 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 800471a:	1e03      	subs	r3, r0, #0
 800471c:	d004      	beq.n	8004728 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2220      	movs	r2, #32
 8004722:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e005      	b.n	8004734 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2220      	movs	r2, #32
 800472c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	e000      	b.n	8004734 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8004732:	2302      	movs	r3, #2
  }
}
 8004734:	0018      	movs	r0, r3
 8004736:	46bd      	mov	sp, r7
 8004738:	b008      	add	sp, #32
 800473a:	bd80      	pop	{r7, pc}

0800473c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08a      	sub	sp, #40	; 0x28
 8004740:	af02      	add	r7, sp, #8
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	603b      	str	r3, [r7, #0]
 8004748:	1dbb      	adds	r3, r7, #6
 800474a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2280      	movs	r2, #128	; 0x80
 8004750:	589b      	ldr	r3, [r3, r2]
 8004752:	2b20      	cmp	r3, #32
 8004754:	d000      	beq.n	8004758 <HAL_UART_Receive+0x1c>
 8004756:	e0d1      	b.n	80048fc <HAL_UART_Receive+0x1c0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_UART_Receive+0x2a>
 800475e:	1dbb      	adds	r3, r7, #6
 8004760:	881b      	ldrh	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0c9      	b.n	80048fe <HAL_UART_Receive+0x1c2>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689a      	ldr	r2, [r3, #8]
 800476e:	2380      	movs	r3, #128	; 0x80
 8004770:	015b      	lsls	r3, r3, #5
 8004772:	429a      	cmp	r2, r3
 8004774:	d109      	bne.n	800478a <HAL_UART_Receive+0x4e>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d105      	bne.n	800478a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2201      	movs	r2, #1
 8004782:	4013      	ands	r3, r2
 8004784:	d001      	beq.n	800478a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e0b9      	b.n	80048fe <HAL_UART_Receive+0x1c2>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2284      	movs	r2, #132	; 0x84
 800478e:	2100      	movs	r1, #0
 8004790:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2280      	movs	r2, #128	; 0x80
 8004796:	2122      	movs	r1, #34	; 0x22
 8004798:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047a0:	f7fe fb6e 	bl	8002e80 <HAL_GetTick>
 80047a4:	0003      	movs	r3, r0
 80047a6:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1dba      	adds	r2, r7, #6
 80047ac:	2158      	movs	r1, #88	; 0x58
 80047ae:	8812      	ldrh	r2, [r2, #0]
 80047b0:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1dba      	adds	r2, r7, #6
 80047b6:	215a      	movs	r1, #90	; 0x5a
 80047b8:	8812      	ldrh	r2, [r2, #0]
 80047ba:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	2380      	movs	r3, #128	; 0x80
 80047c2:	015b      	lsls	r3, r3, #5
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d10d      	bne.n	80047e4 <HAL_UART_Receive+0xa8>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <HAL_UART_Receive+0x9e>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	225c      	movs	r2, #92	; 0x5c
 80047d4:	494c      	ldr	r1, [pc, #304]	; (8004908 <HAL_UART_Receive+0x1cc>)
 80047d6:	5299      	strh	r1, [r3, r2]
 80047d8:	e02e      	b.n	8004838 <HAL_UART_Receive+0xfc>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	225c      	movs	r2, #92	; 0x5c
 80047de:	21ff      	movs	r1, #255	; 0xff
 80047e0:	5299      	strh	r1, [r3, r2]
 80047e2:	e029      	b.n	8004838 <HAL_UART_Receive+0xfc>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10d      	bne.n	8004808 <HAL_UART_Receive+0xcc>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d104      	bne.n	80047fe <HAL_UART_Receive+0xc2>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	225c      	movs	r2, #92	; 0x5c
 80047f8:	21ff      	movs	r1, #255	; 0xff
 80047fa:	5299      	strh	r1, [r3, r2]
 80047fc:	e01c      	b.n	8004838 <HAL_UART_Receive+0xfc>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	225c      	movs	r2, #92	; 0x5c
 8004802:	217f      	movs	r1, #127	; 0x7f
 8004804:	5299      	strh	r1, [r3, r2]
 8004806:	e017      	b.n	8004838 <HAL_UART_Receive+0xfc>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	055b      	lsls	r3, r3, #21
 8004810:	429a      	cmp	r2, r3
 8004812:	d10d      	bne.n	8004830 <HAL_UART_Receive+0xf4>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d104      	bne.n	8004826 <HAL_UART_Receive+0xea>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	225c      	movs	r2, #92	; 0x5c
 8004820:	217f      	movs	r1, #127	; 0x7f
 8004822:	5299      	strh	r1, [r3, r2]
 8004824:	e008      	b.n	8004838 <HAL_UART_Receive+0xfc>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	225c      	movs	r2, #92	; 0x5c
 800482a:	213f      	movs	r1, #63	; 0x3f
 800482c:	5299      	strh	r1, [r3, r2]
 800482e:	e003      	b.n	8004838 <HAL_UART_Receive+0xfc>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	225c      	movs	r2, #92	; 0x5c
 8004834:	2100      	movs	r1, #0
 8004836:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004838:	2312      	movs	r3, #18
 800483a:	18fb      	adds	r3, r7, r3
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	215c      	movs	r1, #92	; 0x5c
 8004840:	5a52      	ldrh	r2, [r2, r1]
 8004842:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	689a      	ldr	r2, [r3, #8]
 8004848:	2380      	movs	r3, #128	; 0x80
 800484a:	015b      	lsls	r3, r3, #5
 800484c:	429a      	cmp	r2, r3
 800484e:	d108      	bne.n	8004862 <HAL_UART_Receive+0x126>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d104      	bne.n	8004862 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	61bb      	str	r3, [r7, #24]
 8004860:	e003      	b.n	800486a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004866:	2300      	movs	r3, #0
 8004868:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800486a:	e03b      	b.n	80048e4 <HAL_UART_Receive+0x1a8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	9300      	str	r3, [sp, #0]
 8004874:	0013      	movs	r3, r2
 8004876:	2200      	movs	r2, #0
 8004878:	2120      	movs	r1, #32
 800487a:	f000 fb2b 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 800487e:	1e03      	subs	r3, r0, #0
 8004880:	d005      	beq.n	800488e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2280      	movs	r2, #128	; 0x80
 8004886:	2120      	movs	r1, #32
 8004888:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e037      	b.n	80048fe <HAL_UART_Receive+0x1c2>
      }
      if (pdata8bits == NULL)
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10e      	bne.n	80048b2 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800489a:	b29b      	uxth	r3, r3
 800489c:	2212      	movs	r2, #18
 800489e:	18ba      	adds	r2, r7, r2
 80048a0:	8812      	ldrh	r2, [r2, #0]
 80048a2:	4013      	ands	r3, r2
 80048a4:	b29a      	uxth	r2, r3
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	3302      	adds	r3, #2
 80048ae:	61bb      	str	r3, [r7, #24]
 80048b0:	e00f      	b.n	80048d2 <HAL_UART_Receive+0x196>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2212      	movs	r2, #18
 80048be:	18ba      	adds	r2, r7, r2
 80048c0:	8812      	ldrh	r2, [r2, #0]
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	4013      	ands	r3, r2
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	3301      	adds	r3, #1
 80048d0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	225a      	movs	r2, #90	; 0x5a
 80048d6:	5a9b      	ldrh	r3, [r3, r2]
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b299      	uxth	r1, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	225a      	movs	r2, #90	; 0x5a
 80048e2:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	225a      	movs	r2, #90	; 0x5a
 80048e8:	5a9b      	ldrh	r3, [r3, r2]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1bd      	bne.n	800486c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2280      	movs	r2, #128	; 0x80
 80048f4:	2120      	movs	r1, #32
 80048f6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	e000      	b.n	80048fe <HAL_UART_Receive+0x1c2>
  }
  else
  {
    return HAL_BUSY;
 80048fc:	2302      	movs	r3, #2
  }
}
 80048fe:	0018      	movs	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	b008      	add	sp, #32
 8004904:	bd80      	pop	{r7, pc}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	000001ff 	.word	0x000001ff

0800490c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b088      	sub	sp, #32
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004914:	231e      	movs	r3, #30
 8004916:	18fb      	adds	r3, r7, r3
 8004918:	2200      	movs	r2, #0
 800491a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	431a      	orrs	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4aaf      	ldr	r2, [pc, #700]	; (8004bf8 <UART_SetConfig+0x2ec>)
 800493c:	4013      	ands	r3, r2
 800493e:	0019      	movs	r1, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	430a      	orrs	r2, r1
 8004948:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	4aaa      	ldr	r2, [pc, #680]	; (8004bfc <UART_SetConfig+0x2f0>)
 8004952:	4013      	ands	r3, r2
 8004954:	0019      	movs	r1, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	4aa1      	ldr	r2, [pc, #644]	; (8004c00 <UART_SetConfig+0x2f4>)
 800497a:	4013      	ands	r3, r2
 800497c:	0019      	movs	r1, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	430a      	orrs	r2, r1
 8004986:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a9d      	ldr	r2, [pc, #628]	; (8004c04 <UART_SetConfig+0x2f8>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d127      	bne.n	80049e2 <UART_SetConfig+0xd6>
 8004992:	4b9d      	ldr	r3, [pc, #628]	; (8004c08 <UART_SetConfig+0x2fc>)
 8004994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004996:	2203      	movs	r2, #3
 8004998:	4013      	ands	r3, r2
 800499a:	2b03      	cmp	r3, #3
 800499c:	d00d      	beq.n	80049ba <UART_SetConfig+0xae>
 800499e:	d81b      	bhi.n	80049d8 <UART_SetConfig+0xcc>
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d014      	beq.n	80049ce <UART_SetConfig+0xc2>
 80049a4:	d818      	bhi.n	80049d8 <UART_SetConfig+0xcc>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d002      	beq.n	80049b0 <UART_SetConfig+0xa4>
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d00a      	beq.n	80049c4 <UART_SetConfig+0xb8>
 80049ae:	e013      	b.n	80049d8 <UART_SetConfig+0xcc>
 80049b0:	231f      	movs	r3, #31
 80049b2:	18fb      	adds	r3, r7, r3
 80049b4:	2200      	movs	r2, #0
 80049b6:	701a      	strb	r2, [r3, #0]
 80049b8:	e065      	b.n	8004a86 <UART_SetConfig+0x17a>
 80049ba:	231f      	movs	r3, #31
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	2202      	movs	r2, #2
 80049c0:	701a      	strb	r2, [r3, #0]
 80049c2:	e060      	b.n	8004a86 <UART_SetConfig+0x17a>
 80049c4:	231f      	movs	r3, #31
 80049c6:	18fb      	adds	r3, r7, r3
 80049c8:	2204      	movs	r2, #4
 80049ca:	701a      	strb	r2, [r3, #0]
 80049cc:	e05b      	b.n	8004a86 <UART_SetConfig+0x17a>
 80049ce:	231f      	movs	r3, #31
 80049d0:	18fb      	adds	r3, r7, r3
 80049d2:	2208      	movs	r2, #8
 80049d4:	701a      	strb	r2, [r3, #0]
 80049d6:	e056      	b.n	8004a86 <UART_SetConfig+0x17a>
 80049d8:	231f      	movs	r3, #31
 80049da:	18fb      	adds	r3, r7, r3
 80049dc:	2210      	movs	r2, #16
 80049de:	701a      	strb	r2, [r3, #0]
 80049e0:	e051      	b.n	8004a86 <UART_SetConfig+0x17a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a89      	ldr	r2, [pc, #548]	; (8004c0c <UART_SetConfig+0x300>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d134      	bne.n	8004a56 <UART_SetConfig+0x14a>
 80049ec:	4b86      	ldr	r3, [pc, #536]	; (8004c08 <UART_SetConfig+0x2fc>)
 80049ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049f0:	23c0      	movs	r3, #192	; 0xc0
 80049f2:	029b      	lsls	r3, r3, #10
 80049f4:	4013      	ands	r3, r2
 80049f6:	22c0      	movs	r2, #192	; 0xc0
 80049f8:	0292      	lsls	r2, r2, #10
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d017      	beq.n	8004a2e <UART_SetConfig+0x122>
 80049fe:	22c0      	movs	r2, #192	; 0xc0
 8004a00:	0292      	lsls	r2, r2, #10
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d822      	bhi.n	8004a4c <UART_SetConfig+0x140>
 8004a06:	2280      	movs	r2, #128	; 0x80
 8004a08:	0292      	lsls	r2, r2, #10
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d019      	beq.n	8004a42 <UART_SetConfig+0x136>
 8004a0e:	2280      	movs	r2, #128	; 0x80
 8004a10:	0292      	lsls	r2, r2, #10
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d81a      	bhi.n	8004a4c <UART_SetConfig+0x140>
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d004      	beq.n	8004a24 <UART_SetConfig+0x118>
 8004a1a:	2280      	movs	r2, #128	; 0x80
 8004a1c:	0252      	lsls	r2, r2, #9
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00a      	beq.n	8004a38 <UART_SetConfig+0x12c>
 8004a22:	e013      	b.n	8004a4c <UART_SetConfig+0x140>
 8004a24:	231f      	movs	r3, #31
 8004a26:	18fb      	adds	r3, r7, r3
 8004a28:	2200      	movs	r2, #0
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	e02b      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a2e:	231f      	movs	r3, #31
 8004a30:	18fb      	adds	r3, r7, r3
 8004a32:	2202      	movs	r2, #2
 8004a34:	701a      	strb	r2, [r3, #0]
 8004a36:	e026      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a38:	231f      	movs	r3, #31
 8004a3a:	18fb      	adds	r3, r7, r3
 8004a3c:	2204      	movs	r2, #4
 8004a3e:	701a      	strb	r2, [r3, #0]
 8004a40:	e021      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a42:	231f      	movs	r3, #31
 8004a44:	18fb      	adds	r3, r7, r3
 8004a46:	2208      	movs	r2, #8
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	e01c      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a4c:	231f      	movs	r3, #31
 8004a4e:	18fb      	adds	r3, r7, r3
 8004a50:	2210      	movs	r2, #16
 8004a52:	701a      	strb	r2, [r3, #0]
 8004a54:	e017      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a6d      	ldr	r2, [pc, #436]	; (8004c10 <UART_SetConfig+0x304>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d104      	bne.n	8004a6a <UART_SetConfig+0x15e>
 8004a60:	231f      	movs	r3, #31
 8004a62:	18fb      	adds	r3, r7, r3
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
 8004a68:	e00d      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a69      	ldr	r2, [pc, #420]	; (8004c14 <UART_SetConfig+0x308>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d104      	bne.n	8004a7e <UART_SetConfig+0x172>
 8004a74:	231f      	movs	r3, #31
 8004a76:	18fb      	adds	r3, r7, r3
 8004a78:	2200      	movs	r2, #0
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	e003      	b.n	8004a86 <UART_SetConfig+0x17a>
 8004a7e:	231f      	movs	r3, #31
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	2210      	movs	r2, #16
 8004a84:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69da      	ldr	r2, [r3, #28]
 8004a8a:	2380      	movs	r3, #128	; 0x80
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d15c      	bne.n	8004b4c <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8004a92:	231f      	movs	r3, #31
 8004a94:	18fb      	adds	r3, r7, r3
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d015      	beq.n	8004ac8 <UART_SetConfig+0x1bc>
 8004a9c:	dc18      	bgt.n	8004ad0 <UART_SetConfig+0x1c4>
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d00d      	beq.n	8004abe <UART_SetConfig+0x1b2>
 8004aa2:	dc15      	bgt.n	8004ad0 <UART_SetConfig+0x1c4>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <UART_SetConfig+0x1a2>
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d005      	beq.n	8004ab8 <UART_SetConfig+0x1ac>
 8004aac:	e010      	b.n	8004ad0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aae:	f7ff f957 	bl	8003d60 <HAL_RCC_GetPCLK1Freq>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	61bb      	str	r3, [r7, #24]
        break;
 8004ab6:	e012      	b.n	8004ade <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ab8:	4b57      	ldr	r3, [pc, #348]	; (8004c18 <UART_SetConfig+0x30c>)
 8004aba:	61bb      	str	r3, [r7, #24]
        break;
 8004abc:	e00f      	b.n	8004ade <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004abe:	f7ff f8d3 	bl	8003c68 <HAL_RCC_GetSysClockFreq>
 8004ac2:	0003      	movs	r3, r0
 8004ac4:	61bb      	str	r3, [r7, #24]
        break;
 8004ac6:	e00a      	b.n	8004ade <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ac8:	2380      	movs	r3, #128	; 0x80
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	61bb      	str	r3, [r7, #24]
        break;
 8004ace:	e006      	b.n	8004ade <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004ad4:	231e      	movs	r3, #30
 8004ad6:	18fb      	adds	r3, r7, r3
 8004ad8:	2201      	movs	r2, #1
 8004ada:	701a      	strb	r2, [r3, #0]
        break;
 8004adc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d100      	bne.n	8004ae6 <UART_SetConfig+0x1da>
 8004ae4:	e07a      	b.n	8004bdc <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	005a      	lsls	r2, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	085b      	lsrs	r3, r3, #1
 8004af0:	18d2      	adds	r2, r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	0019      	movs	r1, r3
 8004af8:	0010      	movs	r0, r2
 8004afa:	f7fb fb21 	bl	8000140 <__udivsi3>
 8004afe:	0003      	movs	r3, r0
 8004b00:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	2b0f      	cmp	r3, #15
 8004b06:	d91c      	bls.n	8004b42 <UART_SetConfig+0x236>
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	2380      	movs	r3, #128	; 0x80
 8004b0c:	025b      	lsls	r3, r3, #9
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d217      	bcs.n	8004b42 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	200e      	movs	r0, #14
 8004b18:	183b      	adds	r3, r7, r0
 8004b1a:	210f      	movs	r1, #15
 8004b1c:	438a      	bics	r2, r1
 8004b1e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	085b      	lsrs	r3, r3, #1
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2207      	movs	r2, #7
 8004b28:	4013      	ands	r3, r2
 8004b2a:	b299      	uxth	r1, r3
 8004b2c:	183b      	adds	r3, r7, r0
 8004b2e:	183a      	adds	r2, r7, r0
 8004b30:	8812      	ldrh	r2, [r2, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	183a      	adds	r2, r7, r0
 8004b3c:	8812      	ldrh	r2, [r2, #0]
 8004b3e:	60da      	str	r2, [r3, #12]
 8004b40:	e04c      	b.n	8004bdc <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004b42:	231e      	movs	r3, #30
 8004b44:	18fb      	adds	r3, r7, r3
 8004b46:	2201      	movs	r2, #1
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	e047      	b.n	8004bdc <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b4c:	231f      	movs	r3, #31
 8004b4e:	18fb      	adds	r3, r7, r3
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	2b08      	cmp	r3, #8
 8004b54:	d015      	beq.n	8004b82 <UART_SetConfig+0x276>
 8004b56:	dc18      	bgt.n	8004b8a <UART_SetConfig+0x27e>
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d00d      	beq.n	8004b78 <UART_SetConfig+0x26c>
 8004b5c:	dc15      	bgt.n	8004b8a <UART_SetConfig+0x27e>
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <UART_SetConfig+0x25c>
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d005      	beq.n	8004b72 <UART_SetConfig+0x266>
 8004b66:	e010      	b.n	8004b8a <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b68:	f7ff f8fa 	bl	8003d60 <HAL_RCC_GetPCLK1Freq>
 8004b6c:	0003      	movs	r3, r0
 8004b6e:	61bb      	str	r3, [r7, #24]
        break;
 8004b70:	e012      	b.n	8004b98 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b72:	4b29      	ldr	r3, [pc, #164]	; (8004c18 <UART_SetConfig+0x30c>)
 8004b74:	61bb      	str	r3, [r7, #24]
        break;
 8004b76:	e00f      	b.n	8004b98 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b78:	f7ff f876 	bl	8003c68 <HAL_RCC_GetSysClockFreq>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	61bb      	str	r3, [r7, #24]
        break;
 8004b80:	e00a      	b.n	8004b98 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b82:	2380      	movs	r3, #128	; 0x80
 8004b84:	021b      	lsls	r3, r3, #8
 8004b86:	61bb      	str	r3, [r7, #24]
        break;
 8004b88:	e006      	b.n	8004b98 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b8e:	231e      	movs	r3, #30
 8004b90:	18fb      	adds	r3, r7, r3
 8004b92:	2201      	movs	r2, #1
 8004b94:	701a      	strb	r2, [r3, #0]
        break;
 8004b96:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d01e      	beq.n	8004bdc <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	085a      	lsrs	r2, r3, #1
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	18d2      	adds	r2, r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	0019      	movs	r1, r3
 8004bae:	0010      	movs	r0, r2
 8004bb0:	f7fb fac6 	bl	8000140 <__udivsi3>
 8004bb4:	0003      	movs	r3, r0
 8004bb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	2b0f      	cmp	r3, #15
 8004bbc:	d90a      	bls.n	8004bd4 <UART_SetConfig+0x2c8>
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	2380      	movs	r3, #128	; 0x80
 8004bc2:	025b      	lsls	r3, r3, #9
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d205      	bcs.n	8004bd4 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	60da      	str	r2, [r3, #12]
 8004bd2:	e003      	b.n	8004bdc <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004bd4:	231e      	movs	r3, #30
 8004bd6:	18fb      	adds	r3, r7, r3
 8004bd8:	2201      	movs	r2, #1
 8004bda:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004be8:	231e      	movs	r3, #30
 8004bea:	18fb      	adds	r3, r7, r3
 8004bec:	781b      	ldrb	r3, [r3, #0]
}
 8004bee:	0018      	movs	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	b008      	add	sp, #32
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	efff69f3 	.word	0xefff69f3
 8004bfc:	ffffcfff 	.word	0xffffcfff
 8004c00:	fffff4ff 	.word	0xfffff4ff
 8004c04:	40013800 	.word	0x40013800
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	40004400 	.word	0x40004400
 8004c10:	40004800 	.word	0x40004800
 8004c14:	40004c00 	.word	0x40004c00
 8004c18:	007a1200 	.word	0x007a1200

08004c1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	2201      	movs	r2, #1
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	d00b      	beq.n	8004c46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	4a4a      	ldr	r2, [pc, #296]	; (8004d60 <UART_AdvFeatureConfig+0x144>)
 8004c36:	4013      	ands	r3, r2
 8004c38:	0019      	movs	r1, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d00b      	beq.n	8004c68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	4a43      	ldr	r2, [pc, #268]	; (8004d64 <UART_AdvFeatureConfig+0x148>)
 8004c58:	4013      	ands	r3, r2
 8004c5a:	0019      	movs	r1, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6c:	2204      	movs	r2, #4
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d00b      	beq.n	8004c8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	4a3b      	ldr	r2, [pc, #236]	; (8004d68 <UART_AdvFeatureConfig+0x14c>)
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	0019      	movs	r1, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8e:	2208      	movs	r2, #8
 8004c90:	4013      	ands	r3, r2
 8004c92:	d00b      	beq.n	8004cac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	4a34      	ldr	r2, [pc, #208]	; (8004d6c <UART_AdvFeatureConfig+0x150>)
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	0019      	movs	r1, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb0:	2210      	movs	r2, #16
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	d00b      	beq.n	8004cce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	4a2c      	ldr	r2, [pc, #176]	; (8004d70 <UART_AdvFeatureConfig+0x154>)
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	d00b      	beq.n	8004cf0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	4a25      	ldr	r2, [pc, #148]	; (8004d74 <UART_AdvFeatureConfig+0x158>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	0019      	movs	r1, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	2240      	movs	r2, #64	; 0x40
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	d01d      	beq.n	8004d36 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	4a1d      	ldr	r2, [pc, #116]	; (8004d78 <UART_AdvFeatureConfig+0x15c>)
 8004d02:	4013      	ands	r3, r2
 8004d04:	0019      	movs	r1, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d16:	2380      	movs	r3, #128	; 0x80
 8004d18:	035b      	lsls	r3, r3, #13
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d10b      	bne.n	8004d36 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	4a15      	ldr	r2, [pc, #84]	; (8004d7c <UART_AdvFeatureConfig+0x160>)
 8004d26:	4013      	ands	r3, r2
 8004d28:	0019      	movs	r1, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	2280      	movs	r2, #128	; 0x80
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	d00b      	beq.n	8004d58 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	4a0e      	ldr	r2, [pc, #56]	; (8004d80 <UART_AdvFeatureConfig+0x164>)
 8004d48:	4013      	ands	r3, r2
 8004d4a:	0019      	movs	r1, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	605a      	str	r2, [r3, #4]
  }
}
 8004d58:	46c0      	nop			; (mov r8, r8)
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	b002      	add	sp, #8
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	fffdffff 	.word	0xfffdffff
 8004d64:	fffeffff 	.word	0xfffeffff
 8004d68:	fffbffff 	.word	0xfffbffff
 8004d6c:	ffff7fff 	.word	0xffff7fff
 8004d70:	ffffefff 	.word	0xffffefff
 8004d74:	ffffdfff 	.word	0xffffdfff
 8004d78:	ffefffff 	.word	0xffefffff
 8004d7c:	ff9fffff 	.word	0xff9fffff
 8004d80:	fff7ffff 	.word	0xfff7ffff

08004d84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b092      	sub	sp, #72	; 0x48
 8004d88:	af02      	add	r7, sp, #8
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2284      	movs	r2, #132	; 0x84
 8004d90:	2100      	movs	r1, #0
 8004d92:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d94:	f7fe f874 	bl	8002e80 <HAL_GetTick>
 8004d98:	0003      	movs	r3, r0
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2208      	movs	r2, #8
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d12c      	bne.n	8004e04 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dac:	2280      	movs	r2, #128	; 0x80
 8004dae:	0391      	lsls	r1, r2, #14
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	4a46      	ldr	r2, [pc, #280]	; (8004ecc <UART_CheckIdleState+0x148>)
 8004db4:	9200      	str	r2, [sp, #0]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f000 f88c 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 8004dbc:	1e03      	subs	r3, r0, #0
 8004dbe:	d021      	beq.n	8004e04 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004dc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8004dca:	2301      	movs	r3, #1
 8004dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd0:	f383 8810 	msr	PRIMASK, r3
}
 8004dd4:	46c0      	nop			; (mov r8, r8)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2180      	movs	r1, #128	; 0x80
 8004de2:	438a      	bics	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dec:	f383 8810 	msr	PRIMASK, r3
}
 8004df0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2220      	movs	r2, #32
 8004df6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2278      	movs	r2, #120	; 0x78
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e00:	2303      	movs	r3, #3
 8004e02:	e05f      	b.n	8004ec4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2204      	movs	r2, #4
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d146      	bne.n	8004ea0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e14:	2280      	movs	r2, #128	; 0x80
 8004e16:	03d1      	lsls	r1, r2, #15
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	4a2c      	ldr	r2, [pc, #176]	; (8004ecc <UART_CheckIdleState+0x148>)
 8004e1c:	9200      	str	r2, [sp, #0]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f000 f858 	bl	8004ed4 <UART_WaitOnFlagUntilTimeout>
 8004e24:	1e03      	subs	r3, r0, #0
 8004e26:	d03b      	beq.n	8004ea0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e28:	f3ef 8310 	mrs	r3, PRIMASK
 8004e2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e30:	637b      	str	r3, [r7, #52]	; 0x34
 8004e32:	2301      	movs	r3, #1
 8004e34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	f383 8810 	msr	PRIMASK, r3
}
 8004e3c:	46c0      	nop			; (mov r8, r8)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4921      	ldr	r1, [pc, #132]	; (8004ed0 <UART_CheckIdleState+0x14c>)
 8004e4a:	400a      	ands	r2, r1
 8004e4c:	601a      	str	r2, [r3, #0]
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f383 8810 	msr	PRIMASK, r3
}
 8004e58:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e5e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e60:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e62:	633b      	str	r3, [r7, #48]	; 0x30
 8004e64:	2301      	movs	r3, #1
 8004e66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	f383 8810 	msr	PRIMASK, r3
}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689a      	ldr	r2, [r3, #8]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	438a      	bics	r2, r1
 8004e7e:	609a      	str	r2, [r3, #8]
 8004e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e82:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e84:	6a3b      	ldr	r3, [r7, #32]
 8004e86:	f383 8810 	msr	PRIMASK, r3
}
 8004e8a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2280      	movs	r2, #128	; 0x80
 8004e90:	2120      	movs	r1, #32
 8004e92:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2278      	movs	r2, #120	; 0x78
 8004e98:	2100      	movs	r1, #0
 8004e9a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e011      	b.n	8004ec4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2280      	movs	r2, #128	; 0x80
 8004eaa:	2120      	movs	r1, #32
 8004eac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2278      	movs	r2, #120	; 0x78
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
}
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	b010      	add	sp, #64	; 0x40
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	01ffffff 	.word	0x01ffffff
 8004ed0:	fffffedf 	.word	0xfffffedf

08004ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	1dfb      	adds	r3, r7, #7
 8004ee2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ee4:	e04b      	b.n	8004f7e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	d048      	beq.n	8004f7e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eec:	f7fd ffc8 	bl	8002e80 <HAL_GetTick>
 8004ef0:	0002      	movs	r2, r0
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d302      	bcc.n	8004f02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e04b      	b.n	8004f9e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d035      	beq.n	8004f7e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	69db      	ldr	r3, [r3, #28]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d111      	bne.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2208      	movs	r2, #8
 8004f26:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f000 f83c 	bl	8004fa8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2284      	movs	r2, #132	; 0x84
 8004f34:	2108      	movs	r1, #8
 8004f36:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2278      	movs	r2, #120	; 0x78
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e02c      	b.n	8004f9e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	69da      	ldr	r2, [r3, #28]
 8004f4a:	2380      	movs	r3, #128	; 0x80
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	401a      	ands	r2, r3
 8004f50:	2380      	movs	r3, #128	; 0x80
 8004f52:	011b      	lsls	r3, r3, #4
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d112      	bne.n	8004f7e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2280      	movs	r2, #128	; 0x80
 8004f5e:	0112      	lsls	r2, r2, #4
 8004f60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	0018      	movs	r0, r3
 8004f66:	f000 f81f 	bl	8004fa8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2284      	movs	r2, #132	; 0x84
 8004f6e:	2120      	movs	r1, #32
 8004f70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2278      	movs	r2, #120	; 0x78
 8004f76:	2100      	movs	r1, #0
 8004f78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e00f      	b.n	8004f9e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	4013      	ands	r3, r2
 8004f88:	68ba      	ldr	r2, [r7, #8]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	425a      	negs	r2, r3
 8004f8e:	4153      	adcs	r3, r2
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	001a      	movs	r2, r3
 8004f94:	1dfb      	adds	r3, r7, #7
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d0a4      	beq.n	8004ee6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	0018      	movs	r0, r3
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	b004      	add	sp, #16
 8004fa4:	bd80      	pop	{r7, pc}
	...

08004fa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08e      	sub	sp, #56	; 0x38
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8004fb4:	617b      	str	r3, [r7, #20]
  return(result);
 8004fb6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fb8:	637b      	str	r3, [r7, #52]	; 0x34
 8004fba:	2301      	movs	r3, #1
 8004fbc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	f383 8810 	msr	PRIMASK, r3
}
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4926      	ldr	r1, [pc, #152]	; (800506c <UART_EndRxTransfer+0xc4>)
 8004fd2:	400a      	ands	r2, r1
 8004fd4:	601a      	str	r2, [r3, #0]
 8004fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fd8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	f383 8810 	msr	PRIMASK, r3
}
 8004fe0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fe2:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe6:	623b      	str	r3, [r7, #32]
  return(result);
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fea:	633b      	str	r3, [r7, #48]	; 0x30
 8004fec:	2301      	movs	r3, #1
 8004fee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	f383 8810 	msr	PRIMASK, r3
}
 8004ff6:	46c0      	nop			; (mov r8, r8)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689a      	ldr	r2, [r3, #8]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2101      	movs	r1, #1
 8005004:	438a      	bics	r2, r1
 8005006:	609a      	str	r2, [r3, #8]
 8005008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800500c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800500e:	f383 8810 	msr	PRIMASK, r3
}
 8005012:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005018:	2b01      	cmp	r3, #1
 800501a:	d118      	bne.n	800504e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800501c:	f3ef 8310 	mrs	r3, PRIMASK
 8005020:	60bb      	str	r3, [r7, #8]
  return(result);
 8005022:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005026:	2301      	movs	r3, #1
 8005028:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f383 8810 	msr	PRIMASK, r3
}
 8005030:	46c0      	nop			; (mov r8, r8)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2110      	movs	r1, #16
 800503e:	438a      	bics	r2, r1
 8005040:	601a      	str	r2, [r3, #0]
 8005042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005044:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f383 8810 	msr	PRIMASK, r3
}
 800504c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2280      	movs	r2, #128	; 0x80
 8005052:	2120      	movs	r1, #32
 8005054:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005062:	46c0      	nop			; (mov r8, r8)
 8005064:	46bd      	mov	sp, r7
 8005066:	b00e      	add	sp, #56	; 0x38
 8005068:	bd80      	pop	{r7, pc}
 800506a:	46c0      	nop			; (mov r8, r8)
 800506c:	fffffedf 	.word	0xfffffedf

08005070 <__errno>:
 8005070:	4b01      	ldr	r3, [pc, #4]	; (8005078 <__errno+0x8>)
 8005072:	6818      	ldr	r0, [r3, #0]
 8005074:	4770      	bx	lr
 8005076:	46c0      	nop			; (mov r8, r8)
 8005078:	2000000c 	.word	0x2000000c

0800507c <__libc_init_array>:
 800507c:	b570      	push	{r4, r5, r6, lr}
 800507e:	2600      	movs	r6, #0
 8005080:	4d0c      	ldr	r5, [pc, #48]	; (80050b4 <__libc_init_array+0x38>)
 8005082:	4c0d      	ldr	r4, [pc, #52]	; (80050b8 <__libc_init_array+0x3c>)
 8005084:	1b64      	subs	r4, r4, r5
 8005086:	10a4      	asrs	r4, r4, #2
 8005088:	42a6      	cmp	r6, r4
 800508a:	d109      	bne.n	80050a0 <__libc_init_array+0x24>
 800508c:	2600      	movs	r6, #0
 800508e:	f004 fe61 	bl	8009d54 <_init>
 8005092:	4d0a      	ldr	r5, [pc, #40]	; (80050bc <__libc_init_array+0x40>)
 8005094:	4c0a      	ldr	r4, [pc, #40]	; (80050c0 <__libc_init_array+0x44>)
 8005096:	1b64      	subs	r4, r4, r5
 8005098:	10a4      	asrs	r4, r4, #2
 800509a:	42a6      	cmp	r6, r4
 800509c:	d105      	bne.n	80050aa <__libc_init_array+0x2e>
 800509e:	bd70      	pop	{r4, r5, r6, pc}
 80050a0:	00b3      	lsls	r3, r6, #2
 80050a2:	58eb      	ldr	r3, [r5, r3]
 80050a4:	4798      	blx	r3
 80050a6:	3601      	adds	r6, #1
 80050a8:	e7ee      	b.n	8005088 <__libc_init_array+0xc>
 80050aa:	00b3      	lsls	r3, r6, #2
 80050ac:	58eb      	ldr	r3, [r5, r3]
 80050ae:	4798      	blx	r3
 80050b0:	3601      	adds	r6, #1
 80050b2:	e7f2      	b.n	800509a <__libc_init_array+0x1e>
 80050b4:	0800a334 	.word	0x0800a334
 80050b8:	0800a334 	.word	0x0800a334
 80050bc:	0800a334 	.word	0x0800a334
 80050c0:	0800a338 	.word	0x0800a338

080050c4 <memset>:
 80050c4:	0003      	movs	r3, r0
 80050c6:	1882      	adds	r2, r0, r2
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d100      	bne.n	80050ce <memset+0xa>
 80050cc:	4770      	bx	lr
 80050ce:	7019      	strb	r1, [r3, #0]
 80050d0:	3301      	adds	r3, #1
 80050d2:	e7f9      	b.n	80050c8 <memset+0x4>

080050d4 <__cvt>:
 80050d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050d6:	001e      	movs	r6, r3
 80050d8:	2300      	movs	r3, #0
 80050da:	0014      	movs	r4, r2
 80050dc:	b08b      	sub	sp, #44	; 0x2c
 80050de:	429e      	cmp	r6, r3
 80050e0:	da04      	bge.n	80050ec <__cvt+0x18>
 80050e2:	2180      	movs	r1, #128	; 0x80
 80050e4:	0609      	lsls	r1, r1, #24
 80050e6:	1873      	adds	r3, r6, r1
 80050e8:	001e      	movs	r6, r3
 80050ea:	232d      	movs	r3, #45	; 0x2d
 80050ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80050ee:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80050f0:	7013      	strb	r3, [r2, #0]
 80050f2:	2320      	movs	r3, #32
 80050f4:	2203      	movs	r2, #3
 80050f6:	439f      	bics	r7, r3
 80050f8:	2f46      	cmp	r7, #70	; 0x46
 80050fa:	d007      	beq.n	800510c <__cvt+0x38>
 80050fc:	003b      	movs	r3, r7
 80050fe:	3b45      	subs	r3, #69	; 0x45
 8005100:	4259      	negs	r1, r3
 8005102:	414b      	adcs	r3, r1
 8005104:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005106:	3a01      	subs	r2, #1
 8005108:	18cb      	adds	r3, r1, r3
 800510a:	9310      	str	r3, [sp, #64]	; 0x40
 800510c:	ab09      	add	r3, sp, #36	; 0x24
 800510e:	9304      	str	r3, [sp, #16]
 8005110:	ab08      	add	r3, sp, #32
 8005112:	9303      	str	r3, [sp, #12]
 8005114:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005116:	9200      	str	r2, [sp, #0]
 8005118:	9302      	str	r3, [sp, #8]
 800511a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800511c:	0022      	movs	r2, r4
 800511e:	9301      	str	r3, [sp, #4]
 8005120:	0033      	movs	r3, r6
 8005122:	f002 f80b 	bl	800713c <_dtoa_r>
 8005126:	0005      	movs	r5, r0
 8005128:	2f47      	cmp	r7, #71	; 0x47
 800512a:	d102      	bne.n	8005132 <__cvt+0x5e>
 800512c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800512e:	07db      	lsls	r3, r3, #31
 8005130:	d528      	bpl.n	8005184 <__cvt+0xb0>
 8005132:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005134:	18eb      	adds	r3, r5, r3
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	2f46      	cmp	r7, #70	; 0x46
 800513a:	d114      	bne.n	8005166 <__cvt+0x92>
 800513c:	782b      	ldrb	r3, [r5, #0]
 800513e:	2b30      	cmp	r3, #48	; 0x30
 8005140:	d10c      	bne.n	800515c <__cvt+0x88>
 8005142:	2200      	movs	r2, #0
 8005144:	2300      	movs	r3, #0
 8005146:	0020      	movs	r0, r4
 8005148:	0031      	movs	r1, r6
 800514a:	f7fb f97f 	bl	800044c <__aeabi_dcmpeq>
 800514e:	2800      	cmp	r0, #0
 8005150:	d104      	bne.n	800515c <__cvt+0x88>
 8005152:	2301      	movs	r3, #1
 8005154:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005156:	1a9b      	subs	r3, r3, r2
 8005158:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800515a:	6013      	str	r3, [r2, #0]
 800515c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800515e:	9a07      	ldr	r2, [sp, #28]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	18d3      	adds	r3, r2, r3
 8005164:	9307      	str	r3, [sp, #28]
 8005166:	2200      	movs	r2, #0
 8005168:	2300      	movs	r3, #0
 800516a:	0020      	movs	r0, r4
 800516c:	0031      	movs	r1, r6
 800516e:	f7fb f96d 	bl	800044c <__aeabi_dcmpeq>
 8005172:	2800      	cmp	r0, #0
 8005174:	d001      	beq.n	800517a <__cvt+0xa6>
 8005176:	9b07      	ldr	r3, [sp, #28]
 8005178:	9309      	str	r3, [sp, #36]	; 0x24
 800517a:	2230      	movs	r2, #48	; 0x30
 800517c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800517e:	9907      	ldr	r1, [sp, #28]
 8005180:	428b      	cmp	r3, r1
 8005182:	d306      	bcc.n	8005192 <__cvt+0xbe>
 8005184:	0028      	movs	r0, r5
 8005186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005188:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800518a:	1b5b      	subs	r3, r3, r5
 800518c:	6013      	str	r3, [r2, #0]
 800518e:	b00b      	add	sp, #44	; 0x2c
 8005190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005192:	1c59      	adds	r1, r3, #1
 8005194:	9109      	str	r1, [sp, #36]	; 0x24
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e7f0      	b.n	800517c <__cvt+0xa8>

0800519a <__exponent>:
 800519a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800519c:	1c83      	adds	r3, r0, #2
 800519e:	b087      	sub	sp, #28
 80051a0:	9303      	str	r3, [sp, #12]
 80051a2:	0005      	movs	r5, r0
 80051a4:	000c      	movs	r4, r1
 80051a6:	232b      	movs	r3, #43	; 0x2b
 80051a8:	7002      	strb	r2, [r0, #0]
 80051aa:	2900      	cmp	r1, #0
 80051ac:	da01      	bge.n	80051b2 <__exponent+0x18>
 80051ae:	424c      	negs	r4, r1
 80051b0:	3302      	adds	r3, #2
 80051b2:	706b      	strb	r3, [r5, #1]
 80051b4:	2c09      	cmp	r4, #9
 80051b6:	dd31      	ble.n	800521c <__exponent+0x82>
 80051b8:	270a      	movs	r7, #10
 80051ba:	ab04      	add	r3, sp, #16
 80051bc:	1dde      	adds	r6, r3, #7
 80051be:	0020      	movs	r0, r4
 80051c0:	0039      	movs	r1, r7
 80051c2:	9601      	str	r6, [sp, #4]
 80051c4:	f7fb f92c 	bl	8000420 <__aeabi_idivmod>
 80051c8:	3e01      	subs	r6, #1
 80051ca:	3130      	adds	r1, #48	; 0x30
 80051cc:	0020      	movs	r0, r4
 80051ce:	7031      	strb	r1, [r6, #0]
 80051d0:	0039      	movs	r1, r7
 80051d2:	9402      	str	r4, [sp, #8]
 80051d4:	f7fb f83e 	bl	8000254 <__divsi3>
 80051d8:	9b02      	ldr	r3, [sp, #8]
 80051da:	0004      	movs	r4, r0
 80051dc:	2b63      	cmp	r3, #99	; 0x63
 80051de:	dcee      	bgt.n	80051be <__exponent+0x24>
 80051e0:	9b01      	ldr	r3, [sp, #4]
 80051e2:	3430      	adds	r4, #48	; 0x30
 80051e4:	1e9a      	subs	r2, r3, #2
 80051e6:	0013      	movs	r3, r2
 80051e8:	9903      	ldr	r1, [sp, #12]
 80051ea:	7014      	strb	r4, [r2, #0]
 80051ec:	a804      	add	r0, sp, #16
 80051ee:	3007      	adds	r0, #7
 80051f0:	4298      	cmp	r0, r3
 80051f2:	d80e      	bhi.n	8005212 <__exponent+0x78>
 80051f4:	ab04      	add	r3, sp, #16
 80051f6:	3307      	adds	r3, #7
 80051f8:	2000      	movs	r0, #0
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d804      	bhi.n	8005208 <__exponent+0x6e>
 80051fe:	ab04      	add	r3, sp, #16
 8005200:	3009      	adds	r0, #9
 8005202:	18c0      	adds	r0, r0, r3
 8005204:	9b01      	ldr	r3, [sp, #4]
 8005206:	1ac0      	subs	r0, r0, r3
 8005208:	9b03      	ldr	r3, [sp, #12]
 800520a:	1818      	adds	r0, r3, r0
 800520c:	1b40      	subs	r0, r0, r5
 800520e:	b007      	add	sp, #28
 8005210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005212:	7818      	ldrb	r0, [r3, #0]
 8005214:	3301      	adds	r3, #1
 8005216:	7008      	strb	r0, [r1, #0]
 8005218:	3101      	adds	r1, #1
 800521a:	e7e7      	b.n	80051ec <__exponent+0x52>
 800521c:	2330      	movs	r3, #48	; 0x30
 800521e:	18e4      	adds	r4, r4, r3
 8005220:	70ab      	strb	r3, [r5, #2]
 8005222:	1d28      	adds	r0, r5, #4
 8005224:	70ec      	strb	r4, [r5, #3]
 8005226:	e7f1      	b.n	800520c <__exponent+0x72>

08005228 <_printf_float>:
 8005228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800522a:	b095      	sub	sp, #84	; 0x54
 800522c:	000c      	movs	r4, r1
 800522e:	9208      	str	r2, [sp, #32]
 8005230:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005232:	9309      	str	r3, [sp, #36]	; 0x24
 8005234:	0007      	movs	r7, r0
 8005236:	f003 fadf 	bl	80087f8 <_localeconv_r>
 800523a:	6803      	ldr	r3, [r0, #0]
 800523c:	0018      	movs	r0, r3
 800523e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005240:	f7fa ff62 	bl	8000108 <strlen>
 8005244:	2300      	movs	r3, #0
 8005246:	9312      	str	r3, [sp, #72]	; 0x48
 8005248:	7e23      	ldrb	r3, [r4, #24]
 800524a:	2207      	movs	r2, #7
 800524c:	001e      	movs	r6, r3
 800524e:	6823      	ldr	r3, [r4, #0]
 8005250:	900d      	str	r0, [sp, #52]	; 0x34
 8005252:	930c      	str	r3, [sp, #48]	; 0x30
 8005254:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005256:	682b      	ldr	r3, [r5, #0]
 8005258:	05c9      	lsls	r1, r1, #23
 800525a:	d547      	bpl.n	80052ec <_printf_float+0xc4>
 800525c:	189b      	adds	r3, r3, r2
 800525e:	4393      	bics	r3, r2
 8005260:	001a      	movs	r2, r3
 8005262:	3208      	adds	r2, #8
 8005264:	602a      	str	r2, [r5, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	64a2      	str	r2, [r4, #72]	; 0x48
 800526c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800526e:	2201      	movs	r2, #1
 8005270:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005272:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005274:	930a      	str	r3, [sp, #40]	; 0x28
 8005276:	006b      	lsls	r3, r5, #1
 8005278:	085b      	lsrs	r3, r3, #1
 800527a:	930e      	str	r3, [sp, #56]	; 0x38
 800527c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800527e:	4ba8      	ldr	r3, [pc, #672]	; (8005520 <_printf_float+0x2f8>)
 8005280:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005282:	4252      	negs	r2, r2
 8005284:	f7fc feee 	bl	8002064 <__aeabi_dcmpun>
 8005288:	2800      	cmp	r0, #0
 800528a:	d131      	bne.n	80052f0 <_printf_float+0xc8>
 800528c:	2201      	movs	r2, #1
 800528e:	4ba4      	ldr	r3, [pc, #656]	; (8005520 <_printf_float+0x2f8>)
 8005290:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005292:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005294:	4252      	negs	r2, r2
 8005296:	f7fb f8e9 	bl	800046c <__aeabi_dcmple>
 800529a:	2800      	cmp	r0, #0
 800529c:	d128      	bne.n	80052f0 <_printf_float+0xc8>
 800529e:	2200      	movs	r2, #0
 80052a0:	2300      	movs	r3, #0
 80052a2:	0029      	movs	r1, r5
 80052a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80052a6:	f7fb f8d7 	bl	8000458 <__aeabi_dcmplt>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d003      	beq.n	80052b6 <_printf_float+0x8e>
 80052ae:	0023      	movs	r3, r4
 80052b0:	222d      	movs	r2, #45	; 0x2d
 80052b2:	3343      	adds	r3, #67	; 0x43
 80052b4:	701a      	strb	r2, [r3, #0]
 80052b6:	4d9b      	ldr	r5, [pc, #620]	; (8005524 <_printf_float+0x2fc>)
 80052b8:	2e47      	cmp	r6, #71	; 0x47
 80052ba:	d900      	bls.n	80052be <_printf_float+0x96>
 80052bc:	4d9a      	ldr	r5, [pc, #616]	; (8005528 <_printf_float+0x300>)
 80052be:	2303      	movs	r3, #3
 80052c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052c2:	6123      	str	r3, [r4, #16]
 80052c4:	3301      	adds	r3, #1
 80052c6:	439a      	bics	r2, r3
 80052c8:	2300      	movs	r3, #0
 80052ca:	6022      	str	r2, [r4, #0]
 80052cc:	930a      	str	r3, [sp, #40]	; 0x28
 80052ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d0:	0021      	movs	r1, r4
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	0038      	movs	r0, r7
 80052d6:	9b08      	ldr	r3, [sp, #32]
 80052d8:	aa13      	add	r2, sp, #76	; 0x4c
 80052da:	f000 f9f3 	bl	80056c4 <_printf_common>
 80052de:	1c43      	adds	r3, r0, #1
 80052e0:	d000      	beq.n	80052e4 <_printf_float+0xbc>
 80052e2:	e09e      	b.n	8005422 <_printf_float+0x1fa>
 80052e4:	2001      	movs	r0, #1
 80052e6:	4240      	negs	r0, r0
 80052e8:	b015      	add	sp, #84	; 0x54
 80052ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ec:	3307      	adds	r3, #7
 80052ee:	e7b6      	b.n	800525e <_printf_float+0x36>
 80052f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80052f2:	002b      	movs	r3, r5
 80052f4:	0010      	movs	r0, r2
 80052f6:	0029      	movs	r1, r5
 80052f8:	f7fc feb4 	bl	8002064 <__aeabi_dcmpun>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	d00a      	beq.n	8005316 <_printf_float+0xee>
 8005300:	2d00      	cmp	r5, #0
 8005302:	da03      	bge.n	800530c <_printf_float+0xe4>
 8005304:	0023      	movs	r3, r4
 8005306:	222d      	movs	r2, #45	; 0x2d
 8005308:	3343      	adds	r3, #67	; 0x43
 800530a:	701a      	strb	r2, [r3, #0]
 800530c:	4d87      	ldr	r5, [pc, #540]	; (800552c <_printf_float+0x304>)
 800530e:	2e47      	cmp	r6, #71	; 0x47
 8005310:	d9d5      	bls.n	80052be <_printf_float+0x96>
 8005312:	4d87      	ldr	r5, [pc, #540]	; (8005530 <_printf_float+0x308>)
 8005314:	e7d3      	b.n	80052be <_printf_float+0x96>
 8005316:	2220      	movs	r2, #32
 8005318:	0031      	movs	r1, r6
 800531a:	6863      	ldr	r3, [r4, #4]
 800531c:	4391      	bics	r1, r2
 800531e:	910e      	str	r1, [sp, #56]	; 0x38
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	d147      	bne.n	80053b4 <_printf_float+0x18c>
 8005324:	3307      	adds	r3, #7
 8005326:	6063      	str	r3, [r4, #4]
 8005328:	2380      	movs	r3, #128	; 0x80
 800532a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800532c:	00db      	lsls	r3, r3, #3
 800532e:	4313      	orrs	r3, r2
 8005330:	2200      	movs	r2, #0
 8005332:	9206      	str	r2, [sp, #24]
 8005334:	aa12      	add	r2, sp, #72	; 0x48
 8005336:	9205      	str	r2, [sp, #20]
 8005338:	aa11      	add	r2, sp, #68	; 0x44
 800533a:	9203      	str	r2, [sp, #12]
 800533c:	2223      	movs	r2, #35	; 0x23
 800533e:	a908      	add	r1, sp, #32
 8005340:	6023      	str	r3, [r4, #0]
 8005342:	9301      	str	r3, [sp, #4]
 8005344:	6863      	ldr	r3, [r4, #4]
 8005346:	1852      	adds	r2, r2, r1
 8005348:	9202      	str	r2, [sp, #8]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	0038      	movs	r0, r7
 800534e:	002b      	movs	r3, r5
 8005350:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005352:	9604      	str	r6, [sp, #16]
 8005354:	f7ff febe 	bl	80050d4 <__cvt>
 8005358:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800535a:	0005      	movs	r5, r0
 800535c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800535e:	2b47      	cmp	r3, #71	; 0x47
 8005360:	d108      	bne.n	8005374 <_printf_float+0x14c>
 8005362:	1ccb      	adds	r3, r1, #3
 8005364:	db02      	blt.n	800536c <_printf_float+0x144>
 8005366:	6863      	ldr	r3, [r4, #4]
 8005368:	4299      	cmp	r1, r3
 800536a:	dd46      	ble.n	80053fa <_printf_float+0x1d2>
 800536c:	0033      	movs	r3, r6
 800536e:	3b02      	subs	r3, #2
 8005370:	b2db      	uxtb	r3, r3
 8005372:	001e      	movs	r6, r3
 8005374:	2e65      	cmp	r6, #101	; 0x65
 8005376:	d824      	bhi.n	80053c2 <_printf_float+0x19a>
 8005378:	0020      	movs	r0, r4
 800537a:	0032      	movs	r2, r6
 800537c:	3901      	subs	r1, #1
 800537e:	3050      	adds	r0, #80	; 0x50
 8005380:	9111      	str	r1, [sp, #68]	; 0x44
 8005382:	f7ff ff0a 	bl	800519a <__exponent>
 8005386:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005388:	900a      	str	r0, [sp, #40]	; 0x28
 800538a:	1813      	adds	r3, r2, r0
 800538c:	6123      	str	r3, [r4, #16]
 800538e:	2a01      	cmp	r2, #1
 8005390:	dc02      	bgt.n	8005398 <_printf_float+0x170>
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	07d2      	lsls	r2, r2, #31
 8005396:	d501      	bpl.n	800539c <_printf_float+0x174>
 8005398:	3301      	adds	r3, #1
 800539a:	6123      	str	r3, [r4, #16]
 800539c:	2323      	movs	r3, #35	; 0x23
 800539e:	aa08      	add	r2, sp, #32
 80053a0:	189b      	adds	r3, r3, r2
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d100      	bne.n	80053aa <_printf_float+0x182>
 80053a8:	e791      	b.n	80052ce <_printf_float+0xa6>
 80053aa:	0023      	movs	r3, r4
 80053ac:	222d      	movs	r2, #45	; 0x2d
 80053ae:	3343      	adds	r3, #67	; 0x43
 80053b0:	701a      	strb	r2, [r3, #0]
 80053b2:	e78c      	b.n	80052ce <_printf_float+0xa6>
 80053b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053b6:	2a47      	cmp	r2, #71	; 0x47
 80053b8:	d1b6      	bne.n	8005328 <_printf_float+0x100>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1b4      	bne.n	8005328 <_printf_float+0x100>
 80053be:	3301      	adds	r3, #1
 80053c0:	e7b1      	b.n	8005326 <_printf_float+0xfe>
 80053c2:	2e66      	cmp	r6, #102	; 0x66
 80053c4:	d11b      	bne.n	80053fe <_printf_float+0x1d6>
 80053c6:	6863      	ldr	r3, [r4, #4]
 80053c8:	2900      	cmp	r1, #0
 80053ca:	dd0d      	ble.n	80053e8 <_printf_float+0x1c0>
 80053cc:	6121      	str	r1, [r4, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d102      	bne.n	80053d8 <_printf_float+0x1b0>
 80053d2:	6822      	ldr	r2, [r4, #0]
 80053d4:	07d2      	lsls	r2, r2, #31
 80053d6:	d502      	bpl.n	80053de <_printf_float+0x1b6>
 80053d8:	3301      	adds	r3, #1
 80053da:	1859      	adds	r1, r3, r1
 80053dc:	6121      	str	r1, [r4, #16]
 80053de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80053e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80053e2:	2300      	movs	r3, #0
 80053e4:	930a      	str	r3, [sp, #40]	; 0x28
 80053e6:	e7d9      	b.n	800539c <_printf_float+0x174>
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d103      	bne.n	80053f4 <_printf_float+0x1cc>
 80053ec:	2201      	movs	r2, #1
 80053ee:	6821      	ldr	r1, [r4, #0]
 80053f0:	4211      	tst	r1, r2
 80053f2:	d000      	beq.n	80053f6 <_printf_float+0x1ce>
 80053f4:	1c9a      	adds	r2, r3, #2
 80053f6:	6122      	str	r2, [r4, #16]
 80053f8:	e7f1      	b.n	80053de <_printf_float+0x1b6>
 80053fa:	2367      	movs	r3, #103	; 0x67
 80053fc:	001e      	movs	r6, r3
 80053fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005400:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005402:	4293      	cmp	r3, r2
 8005404:	db06      	blt.n	8005414 <_printf_float+0x1ec>
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	6123      	str	r3, [r4, #16]
 800540a:	07d2      	lsls	r2, r2, #31
 800540c:	d5e7      	bpl.n	80053de <_printf_float+0x1b6>
 800540e:	3301      	adds	r3, #1
 8005410:	6123      	str	r3, [r4, #16]
 8005412:	e7e4      	b.n	80053de <_printf_float+0x1b6>
 8005414:	2101      	movs	r1, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	dc01      	bgt.n	800541e <_printf_float+0x1f6>
 800541a:	1849      	adds	r1, r1, r1
 800541c:	1ac9      	subs	r1, r1, r3
 800541e:	1852      	adds	r2, r2, r1
 8005420:	e7e9      	b.n	80053f6 <_printf_float+0x1ce>
 8005422:	6822      	ldr	r2, [r4, #0]
 8005424:	0553      	lsls	r3, r2, #21
 8005426:	d408      	bmi.n	800543a <_printf_float+0x212>
 8005428:	6923      	ldr	r3, [r4, #16]
 800542a:	002a      	movs	r2, r5
 800542c:	0038      	movs	r0, r7
 800542e:	9908      	ldr	r1, [sp, #32]
 8005430:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005432:	47a8      	blx	r5
 8005434:	1c43      	adds	r3, r0, #1
 8005436:	d129      	bne.n	800548c <_printf_float+0x264>
 8005438:	e754      	b.n	80052e4 <_printf_float+0xbc>
 800543a:	2e65      	cmp	r6, #101	; 0x65
 800543c:	d800      	bhi.n	8005440 <_printf_float+0x218>
 800543e:	e0ec      	b.n	800561a <_printf_float+0x3f2>
 8005440:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005442:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005444:	2200      	movs	r2, #0
 8005446:	2300      	movs	r3, #0
 8005448:	f7fb f800 	bl	800044c <__aeabi_dcmpeq>
 800544c:	2800      	cmp	r0, #0
 800544e:	d034      	beq.n	80054ba <_printf_float+0x292>
 8005450:	2301      	movs	r3, #1
 8005452:	0038      	movs	r0, r7
 8005454:	4a37      	ldr	r2, [pc, #220]	; (8005534 <_printf_float+0x30c>)
 8005456:	9908      	ldr	r1, [sp, #32]
 8005458:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800545a:	47a8      	blx	r5
 800545c:	1c43      	adds	r3, r0, #1
 800545e:	d100      	bne.n	8005462 <_printf_float+0x23a>
 8005460:	e740      	b.n	80052e4 <_printf_float+0xbc>
 8005462:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005464:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005466:	4293      	cmp	r3, r2
 8005468:	db02      	blt.n	8005470 <_printf_float+0x248>
 800546a:	6823      	ldr	r3, [r4, #0]
 800546c:	07db      	lsls	r3, r3, #31
 800546e:	d50d      	bpl.n	800548c <_printf_float+0x264>
 8005470:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005472:	0038      	movs	r0, r7
 8005474:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005476:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005478:	9908      	ldr	r1, [sp, #32]
 800547a:	47a8      	blx	r5
 800547c:	2500      	movs	r5, #0
 800547e:	1c43      	adds	r3, r0, #1
 8005480:	d100      	bne.n	8005484 <_printf_float+0x25c>
 8005482:	e72f      	b.n	80052e4 <_printf_float+0xbc>
 8005484:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005486:	3b01      	subs	r3, #1
 8005488:	42ab      	cmp	r3, r5
 800548a:	dc0a      	bgt.n	80054a2 <_printf_float+0x27a>
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	079b      	lsls	r3, r3, #30
 8005490:	d500      	bpl.n	8005494 <_printf_float+0x26c>
 8005492:	e114      	b.n	80056be <_printf_float+0x496>
 8005494:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005496:	68e0      	ldr	r0, [r4, #12]
 8005498:	4298      	cmp	r0, r3
 800549a:	db00      	blt.n	800549e <_printf_float+0x276>
 800549c:	e724      	b.n	80052e8 <_printf_float+0xc0>
 800549e:	0018      	movs	r0, r3
 80054a0:	e722      	b.n	80052e8 <_printf_float+0xc0>
 80054a2:	0022      	movs	r2, r4
 80054a4:	2301      	movs	r3, #1
 80054a6:	0038      	movs	r0, r7
 80054a8:	9908      	ldr	r1, [sp, #32]
 80054aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80054ac:	321a      	adds	r2, #26
 80054ae:	47b0      	blx	r6
 80054b0:	1c43      	adds	r3, r0, #1
 80054b2:	d100      	bne.n	80054b6 <_printf_float+0x28e>
 80054b4:	e716      	b.n	80052e4 <_printf_float+0xbc>
 80054b6:	3501      	adds	r5, #1
 80054b8:	e7e4      	b.n	8005484 <_printf_float+0x25c>
 80054ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054bc:	2b00      	cmp	r3, #0
 80054be:	dc3b      	bgt.n	8005538 <_printf_float+0x310>
 80054c0:	2301      	movs	r3, #1
 80054c2:	0038      	movs	r0, r7
 80054c4:	4a1b      	ldr	r2, [pc, #108]	; (8005534 <_printf_float+0x30c>)
 80054c6:	9908      	ldr	r1, [sp, #32]
 80054c8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80054ca:	47b0      	blx	r6
 80054cc:	1c43      	adds	r3, r0, #1
 80054ce:	d100      	bne.n	80054d2 <_printf_float+0x2aa>
 80054d0:	e708      	b.n	80052e4 <_printf_float+0xbc>
 80054d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054d6:	4313      	orrs	r3, r2
 80054d8:	d102      	bne.n	80054e0 <_printf_float+0x2b8>
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	07db      	lsls	r3, r3, #31
 80054de:	d5d5      	bpl.n	800548c <_printf_float+0x264>
 80054e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054e2:	0038      	movs	r0, r7
 80054e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054e6:	9908      	ldr	r1, [sp, #32]
 80054e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80054ea:	47b0      	blx	r6
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d100      	bne.n	80054f2 <_printf_float+0x2ca>
 80054f0:	e6f8      	b.n	80052e4 <_printf_float+0xbc>
 80054f2:	2300      	movs	r3, #0
 80054f4:	930a      	str	r3, [sp, #40]	; 0x28
 80054f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054fa:	425b      	negs	r3, r3
 80054fc:	4293      	cmp	r3, r2
 80054fe:	dc01      	bgt.n	8005504 <_printf_float+0x2dc>
 8005500:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005502:	e792      	b.n	800542a <_printf_float+0x202>
 8005504:	0022      	movs	r2, r4
 8005506:	2301      	movs	r3, #1
 8005508:	0038      	movs	r0, r7
 800550a:	9908      	ldr	r1, [sp, #32]
 800550c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800550e:	321a      	adds	r2, #26
 8005510:	47b0      	blx	r6
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	d100      	bne.n	8005518 <_printf_float+0x2f0>
 8005516:	e6e5      	b.n	80052e4 <_printf_float+0xbc>
 8005518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800551a:	3301      	adds	r3, #1
 800551c:	e7ea      	b.n	80054f4 <_printf_float+0x2cc>
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	7fefffff 	.word	0x7fefffff
 8005524:	08009e80 	.word	0x08009e80
 8005528:	08009e84 	.word	0x08009e84
 800552c:	08009e88 	.word	0x08009e88
 8005530:	08009e8c 	.word	0x08009e8c
 8005534:	08009e90 	.word	0x08009e90
 8005538:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800553a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800553c:	920a      	str	r2, [sp, #40]	; 0x28
 800553e:	429a      	cmp	r2, r3
 8005540:	dd00      	ble.n	8005544 <_printf_float+0x31c>
 8005542:	930a      	str	r3, [sp, #40]	; 0x28
 8005544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005546:	2b00      	cmp	r3, #0
 8005548:	dc3d      	bgt.n	80055c6 <_printf_float+0x39e>
 800554a:	2300      	movs	r3, #0
 800554c:	930e      	str	r3, [sp, #56]	; 0x38
 800554e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005550:	43db      	mvns	r3, r3
 8005552:	17db      	asrs	r3, r3, #31
 8005554:	930f      	str	r3, [sp, #60]	; 0x3c
 8005556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800555a:	930c      	str	r3, [sp, #48]	; 0x30
 800555c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800555e:	4013      	ands	r3, r2
 8005560:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005566:	4293      	cmp	r3, r2
 8005568:	dc36      	bgt.n	80055d8 <_printf_float+0x3b0>
 800556a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800556c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800556e:	4293      	cmp	r3, r2
 8005570:	db40      	blt.n	80055f4 <_printf_float+0x3cc>
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	07db      	lsls	r3, r3, #31
 8005576:	d43d      	bmi.n	80055f4 <_printf_float+0x3cc>
 8005578:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800557a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800557c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	1a52      	subs	r2, r2, r1
 8005582:	920a      	str	r2, [sp, #40]	; 0x28
 8005584:	429a      	cmp	r2, r3
 8005586:	dd00      	ble.n	800558a <_printf_float+0x362>
 8005588:	930a      	str	r3, [sp, #40]	; 0x28
 800558a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800558c:	2b00      	cmp	r3, #0
 800558e:	dc3a      	bgt.n	8005606 <_printf_float+0x3de>
 8005590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005592:	2500      	movs	r5, #0
 8005594:	43db      	mvns	r3, r3
 8005596:	17db      	asrs	r3, r3, #31
 8005598:	930b      	str	r3, [sp, #44]	; 0x2c
 800559a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800559c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800559e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055a0:	1a9b      	subs	r3, r3, r2
 80055a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055a4:	400a      	ands	r2, r1
 80055a6:	1a9b      	subs	r3, r3, r2
 80055a8:	42ab      	cmp	r3, r5
 80055aa:	dc00      	bgt.n	80055ae <_printf_float+0x386>
 80055ac:	e76e      	b.n	800548c <_printf_float+0x264>
 80055ae:	0022      	movs	r2, r4
 80055b0:	2301      	movs	r3, #1
 80055b2:	0038      	movs	r0, r7
 80055b4:	9908      	ldr	r1, [sp, #32]
 80055b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055b8:	321a      	adds	r2, #26
 80055ba:	47b0      	blx	r6
 80055bc:	1c43      	adds	r3, r0, #1
 80055be:	d100      	bne.n	80055c2 <_printf_float+0x39a>
 80055c0:	e690      	b.n	80052e4 <_printf_float+0xbc>
 80055c2:	3501      	adds	r5, #1
 80055c4:	e7e9      	b.n	800559a <_printf_float+0x372>
 80055c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055c8:	002a      	movs	r2, r5
 80055ca:	0038      	movs	r0, r7
 80055cc:	9908      	ldr	r1, [sp, #32]
 80055ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055d0:	47b0      	blx	r6
 80055d2:	1c43      	adds	r3, r0, #1
 80055d4:	d1b9      	bne.n	800554a <_printf_float+0x322>
 80055d6:	e685      	b.n	80052e4 <_printf_float+0xbc>
 80055d8:	0022      	movs	r2, r4
 80055da:	2301      	movs	r3, #1
 80055dc:	0038      	movs	r0, r7
 80055de:	9908      	ldr	r1, [sp, #32]
 80055e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055e2:	321a      	adds	r2, #26
 80055e4:	47b0      	blx	r6
 80055e6:	1c43      	adds	r3, r0, #1
 80055e8:	d100      	bne.n	80055ec <_printf_float+0x3c4>
 80055ea:	e67b      	b.n	80052e4 <_printf_float+0xbc>
 80055ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055ee:	3301      	adds	r3, #1
 80055f0:	930e      	str	r3, [sp, #56]	; 0x38
 80055f2:	e7b0      	b.n	8005556 <_printf_float+0x32e>
 80055f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055f6:	0038      	movs	r0, r7
 80055f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80055fa:	9908      	ldr	r1, [sp, #32]
 80055fc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80055fe:	47b0      	blx	r6
 8005600:	1c43      	adds	r3, r0, #1
 8005602:	d1b9      	bne.n	8005578 <_printf_float+0x350>
 8005604:	e66e      	b.n	80052e4 <_printf_float+0xbc>
 8005606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005608:	0038      	movs	r0, r7
 800560a:	18ea      	adds	r2, r5, r3
 800560c:	9908      	ldr	r1, [sp, #32]
 800560e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005610:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005612:	47a8      	blx	r5
 8005614:	1c43      	adds	r3, r0, #1
 8005616:	d1bb      	bne.n	8005590 <_printf_float+0x368>
 8005618:	e664      	b.n	80052e4 <_printf_float+0xbc>
 800561a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800561c:	2b01      	cmp	r3, #1
 800561e:	dc02      	bgt.n	8005626 <_printf_float+0x3fe>
 8005620:	2301      	movs	r3, #1
 8005622:	421a      	tst	r2, r3
 8005624:	d038      	beq.n	8005698 <_printf_float+0x470>
 8005626:	2301      	movs	r3, #1
 8005628:	002a      	movs	r2, r5
 800562a:	0038      	movs	r0, r7
 800562c:	9908      	ldr	r1, [sp, #32]
 800562e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005630:	47b0      	blx	r6
 8005632:	1c43      	adds	r3, r0, #1
 8005634:	d100      	bne.n	8005638 <_printf_float+0x410>
 8005636:	e655      	b.n	80052e4 <_printf_float+0xbc>
 8005638:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800563a:	0038      	movs	r0, r7
 800563c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800563e:	9908      	ldr	r1, [sp, #32]
 8005640:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005642:	47b0      	blx	r6
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d100      	bne.n	800564a <_printf_float+0x422>
 8005648:	e64c      	b.n	80052e4 <_printf_float+0xbc>
 800564a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800564c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800564e:	2200      	movs	r2, #0
 8005650:	2300      	movs	r3, #0
 8005652:	f7fa fefb 	bl	800044c <__aeabi_dcmpeq>
 8005656:	2800      	cmp	r0, #0
 8005658:	d11c      	bne.n	8005694 <_printf_float+0x46c>
 800565a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800565c:	1c6a      	adds	r2, r5, #1
 800565e:	3b01      	subs	r3, #1
 8005660:	0038      	movs	r0, r7
 8005662:	9908      	ldr	r1, [sp, #32]
 8005664:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005666:	47a8      	blx	r5
 8005668:	1c43      	adds	r3, r0, #1
 800566a:	d10f      	bne.n	800568c <_printf_float+0x464>
 800566c:	e63a      	b.n	80052e4 <_printf_float+0xbc>
 800566e:	0022      	movs	r2, r4
 8005670:	2301      	movs	r3, #1
 8005672:	0038      	movs	r0, r7
 8005674:	9908      	ldr	r1, [sp, #32]
 8005676:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005678:	321a      	adds	r2, #26
 800567a:	47b0      	blx	r6
 800567c:	1c43      	adds	r3, r0, #1
 800567e:	d100      	bne.n	8005682 <_printf_float+0x45a>
 8005680:	e630      	b.n	80052e4 <_printf_float+0xbc>
 8005682:	3501      	adds	r5, #1
 8005684:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005686:	3b01      	subs	r3, #1
 8005688:	42ab      	cmp	r3, r5
 800568a:	dcf0      	bgt.n	800566e <_printf_float+0x446>
 800568c:	0022      	movs	r2, r4
 800568e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005690:	3250      	adds	r2, #80	; 0x50
 8005692:	e6cb      	b.n	800542c <_printf_float+0x204>
 8005694:	2500      	movs	r5, #0
 8005696:	e7f5      	b.n	8005684 <_printf_float+0x45c>
 8005698:	002a      	movs	r2, r5
 800569a:	e7e1      	b.n	8005660 <_printf_float+0x438>
 800569c:	0022      	movs	r2, r4
 800569e:	2301      	movs	r3, #1
 80056a0:	0038      	movs	r0, r7
 80056a2:	9908      	ldr	r1, [sp, #32]
 80056a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80056a6:	3219      	adds	r2, #25
 80056a8:	47b0      	blx	r6
 80056aa:	1c43      	adds	r3, r0, #1
 80056ac:	d100      	bne.n	80056b0 <_printf_float+0x488>
 80056ae:	e619      	b.n	80052e4 <_printf_float+0xbc>
 80056b0:	3501      	adds	r5, #1
 80056b2:	68e3      	ldr	r3, [r4, #12]
 80056b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	42ab      	cmp	r3, r5
 80056ba:	dcef      	bgt.n	800569c <_printf_float+0x474>
 80056bc:	e6ea      	b.n	8005494 <_printf_float+0x26c>
 80056be:	2500      	movs	r5, #0
 80056c0:	e7f7      	b.n	80056b2 <_printf_float+0x48a>
 80056c2:	46c0      	nop			; (mov r8, r8)

080056c4 <_printf_common>:
 80056c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056c6:	0015      	movs	r5, r2
 80056c8:	9301      	str	r3, [sp, #4]
 80056ca:	688a      	ldr	r2, [r1, #8]
 80056cc:	690b      	ldr	r3, [r1, #16]
 80056ce:	000c      	movs	r4, r1
 80056d0:	9000      	str	r0, [sp, #0]
 80056d2:	4293      	cmp	r3, r2
 80056d4:	da00      	bge.n	80056d8 <_printf_common+0x14>
 80056d6:	0013      	movs	r3, r2
 80056d8:	0022      	movs	r2, r4
 80056da:	602b      	str	r3, [r5, #0]
 80056dc:	3243      	adds	r2, #67	; 0x43
 80056de:	7812      	ldrb	r2, [r2, #0]
 80056e0:	2a00      	cmp	r2, #0
 80056e2:	d001      	beq.n	80056e8 <_printf_common+0x24>
 80056e4:	3301      	adds	r3, #1
 80056e6:	602b      	str	r3, [r5, #0]
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	069b      	lsls	r3, r3, #26
 80056ec:	d502      	bpl.n	80056f4 <_printf_common+0x30>
 80056ee:	682b      	ldr	r3, [r5, #0]
 80056f0:	3302      	adds	r3, #2
 80056f2:	602b      	str	r3, [r5, #0]
 80056f4:	6822      	ldr	r2, [r4, #0]
 80056f6:	2306      	movs	r3, #6
 80056f8:	0017      	movs	r7, r2
 80056fa:	401f      	ands	r7, r3
 80056fc:	421a      	tst	r2, r3
 80056fe:	d027      	beq.n	8005750 <_printf_common+0x8c>
 8005700:	0023      	movs	r3, r4
 8005702:	3343      	adds	r3, #67	; 0x43
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	1e5a      	subs	r2, r3, #1
 8005708:	4193      	sbcs	r3, r2
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	0692      	lsls	r2, r2, #26
 800570e:	d430      	bmi.n	8005772 <_printf_common+0xae>
 8005710:	0022      	movs	r2, r4
 8005712:	9901      	ldr	r1, [sp, #4]
 8005714:	9800      	ldr	r0, [sp, #0]
 8005716:	9e08      	ldr	r6, [sp, #32]
 8005718:	3243      	adds	r2, #67	; 0x43
 800571a:	47b0      	blx	r6
 800571c:	1c43      	adds	r3, r0, #1
 800571e:	d025      	beq.n	800576c <_printf_common+0xa8>
 8005720:	2306      	movs	r3, #6
 8005722:	6820      	ldr	r0, [r4, #0]
 8005724:	682a      	ldr	r2, [r5, #0]
 8005726:	68e1      	ldr	r1, [r4, #12]
 8005728:	2500      	movs	r5, #0
 800572a:	4003      	ands	r3, r0
 800572c:	2b04      	cmp	r3, #4
 800572e:	d103      	bne.n	8005738 <_printf_common+0x74>
 8005730:	1a8d      	subs	r5, r1, r2
 8005732:	43eb      	mvns	r3, r5
 8005734:	17db      	asrs	r3, r3, #31
 8005736:	401d      	ands	r5, r3
 8005738:	68a3      	ldr	r3, [r4, #8]
 800573a:	6922      	ldr	r2, [r4, #16]
 800573c:	4293      	cmp	r3, r2
 800573e:	dd01      	ble.n	8005744 <_printf_common+0x80>
 8005740:	1a9b      	subs	r3, r3, r2
 8005742:	18ed      	adds	r5, r5, r3
 8005744:	2700      	movs	r7, #0
 8005746:	42bd      	cmp	r5, r7
 8005748:	d120      	bne.n	800578c <_printf_common+0xc8>
 800574a:	2000      	movs	r0, #0
 800574c:	e010      	b.n	8005770 <_printf_common+0xac>
 800574e:	3701      	adds	r7, #1
 8005750:	68e3      	ldr	r3, [r4, #12]
 8005752:	682a      	ldr	r2, [r5, #0]
 8005754:	1a9b      	subs	r3, r3, r2
 8005756:	42bb      	cmp	r3, r7
 8005758:	ddd2      	ble.n	8005700 <_printf_common+0x3c>
 800575a:	0022      	movs	r2, r4
 800575c:	2301      	movs	r3, #1
 800575e:	9901      	ldr	r1, [sp, #4]
 8005760:	9800      	ldr	r0, [sp, #0]
 8005762:	9e08      	ldr	r6, [sp, #32]
 8005764:	3219      	adds	r2, #25
 8005766:	47b0      	blx	r6
 8005768:	1c43      	adds	r3, r0, #1
 800576a:	d1f0      	bne.n	800574e <_printf_common+0x8a>
 800576c:	2001      	movs	r0, #1
 800576e:	4240      	negs	r0, r0
 8005770:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005772:	2030      	movs	r0, #48	; 0x30
 8005774:	18e1      	adds	r1, r4, r3
 8005776:	3143      	adds	r1, #67	; 0x43
 8005778:	7008      	strb	r0, [r1, #0]
 800577a:	0021      	movs	r1, r4
 800577c:	1c5a      	adds	r2, r3, #1
 800577e:	3145      	adds	r1, #69	; 0x45
 8005780:	7809      	ldrb	r1, [r1, #0]
 8005782:	18a2      	adds	r2, r4, r2
 8005784:	3243      	adds	r2, #67	; 0x43
 8005786:	3302      	adds	r3, #2
 8005788:	7011      	strb	r1, [r2, #0]
 800578a:	e7c1      	b.n	8005710 <_printf_common+0x4c>
 800578c:	0022      	movs	r2, r4
 800578e:	2301      	movs	r3, #1
 8005790:	9901      	ldr	r1, [sp, #4]
 8005792:	9800      	ldr	r0, [sp, #0]
 8005794:	9e08      	ldr	r6, [sp, #32]
 8005796:	321a      	adds	r2, #26
 8005798:	47b0      	blx	r6
 800579a:	1c43      	adds	r3, r0, #1
 800579c:	d0e6      	beq.n	800576c <_printf_common+0xa8>
 800579e:	3701      	adds	r7, #1
 80057a0:	e7d1      	b.n	8005746 <_printf_common+0x82>
	...

080057a4 <_printf_i>:
 80057a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057a6:	b08b      	sub	sp, #44	; 0x2c
 80057a8:	9206      	str	r2, [sp, #24]
 80057aa:	000a      	movs	r2, r1
 80057ac:	3243      	adds	r2, #67	; 0x43
 80057ae:	9307      	str	r3, [sp, #28]
 80057b0:	9005      	str	r0, [sp, #20]
 80057b2:	9204      	str	r2, [sp, #16]
 80057b4:	7e0a      	ldrb	r2, [r1, #24]
 80057b6:	000c      	movs	r4, r1
 80057b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80057ba:	2a78      	cmp	r2, #120	; 0x78
 80057bc:	d806      	bhi.n	80057cc <_printf_i+0x28>
 80057be:	2a62      	cmp	r2, #98	; 0x62
 80057c0:	d808      	bhi.n	80057d4 <_printf_i+0x30>
 80057c2:	2a00      	cmp	r2, #0
 80057c4:	d100      	bne.n	80057c8 <_printf_i+0x24>
 80057c6:	e0c0      	b.n	800594a <_printf_i+0x1a6>
 80057c8:	2a58      	cmp	r2, #88	; 0x58
 80057ca:	d052      	beq.n	8005872 <_printf_i+0xce>
 80057cc:	0026      	movs	r6, r4
 80057ce:	3642      	adds	r6, #66	; 0x42
 80057d0:	7032      	strb	r2, [r6, #0]
 80057d2:	e022      	b.n	800581a <_printf_i+0x76>
 80057d4:	0010      	movs	r0, r2
 80057d6:	3863      	subs	r0, #99	; 0x63
 80057d8:	2815      	cmp	r0, #21
 80057da:	d8f7      	bhi.n	80057cc <_printf_i+0x28>
 80057dc:	f7fa fca6 	bl	800012c <__gnu_thumb1_case_shi>
 80057e0:	001f0016 	.word	0x001f0016
 80057e4:	fff6fff6 	.word	0xfff6fff6
 80057e8:	fff6fff6 	.word	0xfff6fff6
 80057ec:	fff6001f 	.word	0xfff6001f
 80057f0:	fff6fff6 	.word	0xfff6fff6
 80057f4:	00a8fff6 	.word	0x00a8fff6
 80057f8:	009a0036 	.word	0x009a0036
 80057fc:	fff6fff6 	.word	0xfff6fff6
 8005800:	fff600b9 	.word	0xfff600b9
 8005804:	fff60036 	.word	0xfff60036
 8005808:	009efff6 	.word	0x009efff6
 800580c:	0026      	movs	r6, r4
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	3642      	adds	r6, #66	; 0x42
 8005812:	1d11      	adds	r1, r2, #4
 8005814:	6019      	str	r1, [r3, #0]
 8005816:	6813      	ldr	r3, [r2, #0]
 8005818:	7033      	strb	r3, [r6, #0]
 800581a:	2301      	movs	r3, #1
 800581c:	e0a7      	b.n	800596e <_printf_i+0x1ca>
 800581e:	6808      	ldr	r0, [r1, #0]
 8005820:	6819      	ldr	r1, [r3, #0]
 8005822:	1d0a      	adds	r2, r1, #4
 8005824:	0605      	lsls	r5, r0, #24
 8005826:	d50b      	bpl.n	8005840 <_printf_i+0x9c>
 8005828:	680d      	ldr	r5, [r1, #0]
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	2d00      	cmp	r5, #0
 800582e:	da03      	bge.n	8005838 <_printf_i+0x94>
 8005830:	232d      	movs	r3, #45	; 0x2d
 8005832:	9a04      	ldr	r2, [sp, #16]
 8005834:	426d      	negs	r5, r5
 8005836:	7013      	strb	r3, [r2, #0]
 8005838:	4b61      	ldr	r3, [pc, #388]	; (80059c0 <_printf_i+0x21c>)
 800583a:	270a      	movs	r7, #10
 800583c:	9303      	str	r3, [sp, #12]
 800583e:	e032      	b.n	80058a6 <_printf_i+0x102>
 8005840:	680d      	ldr	r5, [r1, #0]
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	0641      	lsls	r1, r0, #25
 8005846:	d5f1      	bpl.n	800582c <_printf_i+0x88>
 8005848:	b22d      	sxth	r5, r5
 800584a:	e7ef      	b.n	800582c <_printf_i+0x88>
 800584c:	680d      	ldr	r5, [r1, #0]
 800584e:	6819      	ldr	r1, [r3, #0]
 8005850:	1d08      	adds	r0, r1, #4
 8005852:	6018      	str	r0, [r3, #0]
 8005854:	062e      	lsls	r6, r5, #24
 8005856:	d501      	bpl.n	800585c <_printf_i+0xb8>
 8005858:	680d      	ldr	r5, [r1, #0]
 800585a:	e003      	b.n	8005864 <_printf_i+0xc0>
 800585c:	066d      	lsls	r5, r5, #25
 800585e:	d5fb      	bpl.n	8005858 <_printf_i+0xb4>
 8005860:	680d      	ldr	r5, [r1, #0]
 8005862:	b2ad      	uxth	r5, r5
 8005864:	4b56      	ldr	r3, [pc, #344]	; (80059c0 <_printf_i+0x21c>)
 8005866:	270a      	movs	r7, #10
 8005868:	9303      	str	r3, [sp, #12]
 800586a:	2a6f      	cmp	r2, #111	; 0x6f
 800586c:	d117      	bne.n	800589e <_printf_i+0xfa>
 800586e:	2708      	movs	r7, #8
 8005870:	e015      	b.n	800589e <_printf_i+0xfa>
 8005872:	3145      	adds	r1, #69	; 0x45
 8005874:	700a      	strb	r2, [r1, #0]
 8005876:	4a52      	ldr	r2, [pc, #328]	; (80059c0 <_printf_i+0x21c>)
 8005878:	9203      	str	r2, [sp, #12]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	6821      	ldr	r1, [r4, #0]
 800587e:	ca20      	ldmia	r2!, {r5}
 8005880:	601a      	str	r2, [r3, #0]
 8005882:	0608      	lsls	r0, r1, #24
 8005884:	d550      	bpl.n	8005928 <_printf_i+0x184>
 8005886:	07cb      	lsls	r3, r1, #31
 8005888:	d502      	bpl.n	8005890 <_printf_i+0xec>
 800588a:	2320      	movs	r3, #32
 800588c:	4319      	orrs	r1, r3
 800588e:	6021      	str	r1, [r4, #0]
 8005890:	2710      	movs	r7, #16
 8005892:	2d00      	cmp	r5, #0
 8005894:	d103      	bne.n	800589e <_printf_i+0xfa>
 8005896:	2320      	movs	r3, #32
 8005898:	6822      	ldr	r2, [r4, #0]
 800589a:	439a      	bics	r2, r3
 800589c:	6022      	str	r2, [r4, #0]
 800589e:	0023      	movs	r3, r4
 80058a0:	2200      	movs	r2, #0
 80058a2:	3343      	adds	r3, #67	; 0x43
 80058a4:	701a      	strb	r2, [r3, #0]
 80058a6:	6863      	ldr	r3, [r4, #4]
 80058a8:	60a3      	str	r3, [r4, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	db03      	blt.n	80058b6 <_printf_i+0x112>
 80058ae:	2204      	movs	r2, #4
 80058b0:	6821      	ldr	r1, [r4, #0]
 80058b2:	4391      	bics	r1, r2
 80058b4:	6021      	str	r1, [r4, #0]
 80058b6:	2d00      	cmp	r5, #0
 80058b8:	d102      	bne.n	80058c0 <_printf_i+0x11c>
 80058ba:	9e04      	ldr	r6, [sp, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00c      	beq.n	80058da <_printf_i+0x136>
 80058c0:	9e04      	ldr	r6, [sp, #16]
 80058c2:	0028      	movs	r0, r5
 80058c4:	0039      	movs	r1, r7
 80058c6:	f7fa fcc1 	bl	800024c <__aeabi_uidivmod>
 80058ca:	9b03      	ldr	r3, [sp, #12]
 80058cc:	3e01      	subs	r6, #1
 80058ce:	5c5b      	ldrb	r3, [r3, r1]
 80058d0:	7033      	strb	r3, [r6, #0]
 80058d2:	002b      	movs	r3, r5
 80058d4:	0005      	movs	r5, r0
 80058d6:	429f      	cmp	r7, r3
 80058d8:	d9f3      	bls.n	80058c2 <_printf_i+0x11e>
 80058da:	2f08      	cmp	r7, #8
 80058dc:	d109      	bne.n	80058f2 <_printf_i+0x14e>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	07db      	lsls	r3, r3, #31
 80058e2:	d506      	bpl.n	80058f2 <_printf_i+0x14e>
 80058e4:	6863      	ldr	r3, [r4, #4]
 80058e6:	6922      	ldr	r2, [r4, #16]
 80058e8:	4293      	cmp	r3, r2
 80058ea:	dc02      	bgt.n	80058f2 <_printf_i+0x14e>
 80058ec:	2330      	movs	r3, #48	; 0x30
 80058ee:	3e01      	subs	r6, #1
 80058f0:	7033      	strb	r3, [r6, #0]
 80058f2:	9b04      	ldr	r3, [sp, #16]
 80058f4:	1b9b      	subs	r3, r3, r6
 80058f6:	6123      	str	r3, [r4, #16]
 80058f8:	9b07      	ldr	r3, [sp, #28]
 80058fa:	0021      	movs	r1, r4
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	9805      	ldr	r0, [sp, #20]
 8005900:	9b06      	ldr	r3, [sp, #24]
 8005902:	aa09      	add	r2, sp, #36	; 0x24
 8005904:	f7ff fede 	bl	80056c4 <_printf_common>
 8005908:	1c43      	adds	r3, r0, #1
 800590a:	d135      	bne.n	8005978 <_printf_i+0x1d4>
 800590c:	2001      	movs	r0, #1
 800590e:	4240      	negs	r0, r0
 8005910:	b00b      	add	sp, #44	; 0x2c
 8005912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005914:	2220      	movs	r2, #32
 8005916:	6809      	ldr	r1, [r1, #0]
 8005918:	430a      	orrs	r2, r1
 800591a:	6022      	str	r2, [r4, #0]
 800591c:	0022      	movs	r2, r4
 800591e:	2178      	movs	r1, #120	; 0x78
 8005920:	3245      	adds	r2, #69	; 0x45
 8005922:	7011      	strb	r1, [r2, #0]
 8005924:	4a27      	ldr	r2, [pc, #156]	; (80059c4 <_printf_i+0x220>)
 8005926:	e7a7      	b.n	8005878 <_printf_i+0xd4>
 8005928:	0648      	lsls	r0, r1, #25
 800592a:	d5ac      	bpl.n	8005886 <_printf_i+0xe2>
 800592c:	b2ad      	uxth	r5, r5
 800592e:	e7aa      	b.n	8005886 <_printf_i+0xe2>
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	680d      	ldr	r5, [r1, #0]
 8005934:	1d10      	adds	r0, r2, #4
 8005936:	6949      	ldr	r1, [r1, #20]
 8005938:	6018      	str	r0, [r3, #0]
 800593a:	6813      	ldr	r3, [r2, #0]
 800593c:	062e      	lsls	r6, r5, #24
 800593e:	d501      	bpl.n	8005944 <_printf_i+0x1a0>
 8005940:	6019      	str	r1, [r3, #0]
 8005942:	e002      	b.n	800594a <_printf_i+0x1a6>
 8005944:	066d      	lsls	r5, r5, #25
 8005946:	d5fb      	bpl.n	8005940 <_printf_i+0x19c>
 8005948:	8019      	strh	r1, [r3, #0]
 800594a:	2300      	movs	r3, #0
 800594c:	9e04      	ldr	r6, [sp, #16]
 800594e:	6123      	str	r3, [r4, #16]
 8005950:	e7d2      	b.n	80058f8 <_printf_i+0x154>
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	1d11      	adds	r1, r2, #4
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	6816      	ldr	r6, [r2, #0]
 800595a:	2100      	movs	r1, #0
 800595c:	0030      	movs	r0, r6
 800595e:	6862      	ldr	r2, [r4, #4]
 8005960:	f002 ffda 	bl	8008918 <memchr>
 8005964:	2800      	cmp	r0, #0
 8005966:	d001      	beq.n	800596c <_printf_i+0x1c8>
 8005968:	1b80      	subs	r0, r0, r6
 800596a:	6060      	str	r0, [r4, #4]
 800596c:	6863      	ldr	r3, [r4, #4]
 800596e:	6123      	str	r3, [r4, #16]
 8005970:	2300      	movs	r3, #0
 8005972:	9a04      	ldr	r2, [sp, #16]
 8005974:	7013      	strb	r3, [r2, #0]
 8005976:	e7bf      	b.n	80058f8 <_printf_i+0x154>
 8005978:	6923      	ldr	r3, [r4, #16]
 800597a:	0032      	movs	r2, r6
 800597c:	9906      	ldr	r1, [sp, #24]
 800597e:	9805      	ldr	r0, [sp, #20]
 8005980:	9d07      	ldr	r5, [sp, #28]
 8005982:	47a8      	blx	r5
 8005984:	1c43      	adds	r3, r0, #1
 8005986:	d0c1      	beq.n	800590c <_printf_i+0x168>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	079b      	lsls	r3, r3, #30
 800598c:	d415      	bmi.n	80059ba <_printf_i+0x216>
 800598e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005990:	68e0      	ldr	r0, [r4, #12]
 8005992:	4298      	cmp	r0, r3
 8005994:	dabc      	bge.n	8005910 <_printf_i+0x16c>
 8005996:	0018      	movs	r0, r3
 8005998:	e7ba      	b.n	8005910 <_printf_i+0x16c>
 800599a:	0022      	movs	r2, r4
 800599c:	2301      	movs	r3, #1
 800599e:	9906      	ldr	r1, [sp, #24]
 80059a0:	9805      	ldr	r0, [sp, #20]
 80059a2:	9e07      	ldr	r6, [sp, #28]
 80059a4:	3219      	adds	r2, #25
 80059a6:	47b0      	blx	r6
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d0af      	beq.n	800590c <_printf_i+0x168>
 80059ac:	3501      	adds	r5, #1
 80059ae:	68e3      	ldr	r3, [r4, #12]
 80059b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059b2:	1a9b      	subs	r3, r3, r2
 80059b4:	42ab      	cmp	r3, r5
 80059b6:	dcf0      	bgt.n	800599a <_printf_i+0x1f6>
 80059b8:	e7e9      	b.n	800598e <_printf_i+0x1ea>
 80059ba:	2500      	movs	r5, #0
 80059bc:	e7f7      	b.n	80059ae <_printf_i+0x20a>
 80059be:	46c0      	nop			; (mov r8, r8)
 80059c0:	08009e92 	.word	0x08009e92
 80059c4:	08009ea3 	.word	0x08009ea3

080059c8 <_scanf_float>:
 80059c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059ca:	b08b      	sub	sp, #44	; 0x2c
 80059cc:	0015      	movs	r5, r2
 80059ce:	9001      	str	r0, [sp, #4]
 80059d0:	22ae      	movs	r2, #174	; 0xae
 80059d2:	2000      	movs	r0, #0
 80059d4:	9306      	str	r3, [sp, #24]
 80059d6:	688b      	ldr	r3, [r1, #8]
 80059d8:	000e      	movs	r6, r1
 80059da:	1e59      	subs	r1, r3, #1
 80059dc:	0052      	lsls	r2, r2, #1
 80059de:	9005      	str	r0, [sp, #20]
 80059e0:	4291      	cmp	r1, r2
 80059e2:	d905      	bls.n	80059f0 <_scanf_float+0x28>
 80059e4:	3b5e      	subs	r3, #94	; 0x5e
 80059e6:	3bff      	subs	r3, #255	; 0xff
 80059e8:	9305      	str	r3, [sp, #20]
 80059ea:	235e      	movs	r3, #94	; 0x5e
 80059ec:	33ff      	adds	r3, #255	; 0xff
 80059ee:	60b3      	str	r3, [r6, #8]
 80059f0:	23f0      	movs	r3, #240	; 0xf0
 80059f2:	6832      	ldr	r2, [r6, #0]
 80059f4:	00db      	lsls	r3, r3, #3
 80059f6:	4313      	orrs	r3, r2
 80059f8:	6033      	str	r3, [r6, #0]
 80059fa:	0033      	movs	r3, r6
 80059fc:	2400      	movs	r4, #0
 80059fe:	331c      	adds	r3, #28
 8005a00:	001f      	movs	r7, r3
 8005a02:	9303      	str	r3, [sp, #12]
 8005a04:	9402      	str	r4, [sp, #8]
 8005a06:	9408      	str	r4, [sp, #32]
 8005a08:	9407      	str	r4, [sp, #28]
 8005a0a:	9400      	str	r4, [sp, #0]
 8005a0c:	9404      	str	r4, [sp, #16]
 8005a0e:	68b2      	ldr	r2, [r6, #8]
 8005a10:	2a00      	cmp	r2, #0
 8005a12:	d00a      	beq.n	8005a2a <_scanf_float+0x62>
 8005a14:	682b      	ldr	r3, [r5, #0]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	2b4e      	cmp	r3, #78	; 0x4e
 8005a1a:	d844      	bhi.n	8005aa6 <_scanf_float+0xde>
 8005a1c:	0018      	movs	r0, r3
 8005a1e:	2b40      	cmp	r3, #64	; 0x40
 8005a20:	d82c      	bhi.n	8005a7c <_scanf_float+0xb4>
 8005a22:	382b      	subs	r0, #43	; 0x2b
 8005a24:	b2c1      	uxtb	r1, r0
 8005a26:	290e      	cmp	r1, #14
 8005a28:	d92a      	bls.n	8005a80 <_scanf_float+0xb8>
 8005a2a:	9b00      	ldr	r3, [sp, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <_scanf_float+0x70>
 8005a30:	6832      	ldr	r2, [r6, #0]
 8005a32:	4ba4      	ldr	r3, [pc, #656]	; (8005cc4 <_scanf_float+0x2fc>)
 8005a34:	4013      	ands	r3, r2
 8005a36:	6033      	str	r3, [r6, #0]
 8005a38:	9b02      	ldr	r3, [sp, #8]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d900      	bls.n	8005a42 <_scanf_float+0x7a>
 8005a40:	e0f9      	b.n	8005c36 <_scanf_float+0x26e>
 8005a42:	24be      	movs	r4, #190	; 0xbe
 8005a44:	0064      	lsls	r4, r4, #1
 8005a46:	9b03      	ldr	r3, [sp, #12]
 8005a48:	429f      	cmp	r7, r3
 8005a4a:	d900      	bls.n	8005a4e <_scanf_float+0x86>
 8005a4c:	e0e9      	b.n	8005c22 <_scanf_float+0x25a>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	9302      	str	r3, [sp, #8]
 8005a52:	e185      	b.n	8005d60 <_scanf_float+0x398>
 8005a54:	0018      	movs	r0, r3
 8005a56:	3861      	subs	r0, #97	; 0x61
 8005a58:	280d      	cmp	r0, #13
 8005a5a:	d8e6      	bhi.n	8005a2a <_scanf_float+0x62>
 8005a5c:	f7fa fb66 	bl	800012c <__gnu_thumb1_case_shi>
 8005a60:	ffe50083 	.word	0xffe50083
 8005a64:	ffe5ffe5 	.word	0xffe5ffe5
 8005a68:	00a200b6 	.word	0x00a200b6
 8005a6c:	ffe5ffe5 	.word	0xffe5ffe5
 8005a70:	ffe50089 	.word	0xffe50089
 8005a74:	ffe5ffe5 	.word	0xffe5ffe5
 8005a78:	0065ffe5 	.word	0x0065ffe5
 8005a7c:	3841      	subs	r0, #65	; 0x41
 8005a7e:	e7eb      	b.n	8005a58 <_scanf_float+0x90>
 8005a80:	280e      	cmp	r0, #14
 8005a82:	d8d2      	bhi.n	8005a2a <_scanf_float+0x62>
 8005a84:	f7fa fb52 	bl	800012c <__gnu_thumb1_case_shi>
 8005a88:	ffd1004b 	.word	0xffd1004b
 8005a8c:	0098004b 	.word	0x0098004b
 8005a90:	0020ffd1 	.word	0x0020ffd1
 8005a94:	00400040 	.word	0x00400040
 8005a98:	00400040 	.word	0x00400040
 8005a9c:	00400040 	.word	0x00400040
 8005aa0:	00400040 	.word	0x00400040
 8005aa4:	0040      	.short	0x0040
 8005aa6:	2b6e      	cmp	r3, #110	; 0x6e
 8005aa8:	d809      	bhi.n	8005abe <_scanf_float+0xf6>
 8005aaa:	2b60      	cmp	r3, #96	; 0x60
 8005aac:	d8d2      	bhi.n	8005a54 <_scanf_float+0x8c>
 8005aae:	2b54      	cmp	r3, #84	; 0x54
 8005ab0:	d07d      	beq.n	8005bae <_scanf_float+0x1e6>
 8005ab2:	2b59      	cmp	r3, #89	; 0x59
 8005ab4:	d1b9      	bne.n	8005a2a <_scanf_float+0x62>
 8005ab6:	2c07      	cmp	r4, #7
 8005ab8:	d1b7      	bne.n	8005a2a <_scanf_float+0x62>
 8005aba:	2408      	movs	r4, #8
 8005abc:	e02c      	b.n	8005b18 <_scanf_float+0x150>
 8005abe:	2b74      	cmp	r3, #116	; 0x74
 8005ac0:	d075      	beq.n	8005bae <_scanf_float+0x1e6>
 8005ac2:	2b79      	cmp	r3, #121	; 0x79
 8005ac4:	d0f7      	beq.n	8005ab6 <_scanf_float+0xee>
 8005ac6:	e7b0      	b.n	8005a2a <_scanf_float+0x62>
 8005ac8:	6831      	ldr	r1, [r6, #0]
 8005aca:	05c8      	lsls	r0, r1, #23
 8005acc:	d51c      	bpl.n	8005b08 <_scanf_float+0x140>
 8005ace:	2380      	movs	r3, #128	; 0x80
 8005ad0:	4399      	bics	r1, r3
 8005ad2:	9b00      	ldr	r3, [sp, #0]
 8005ad4:	6031      	str	r1, [r6, #0]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	9300      	str	r3, [sp, #0]
 8005ada:	9b05      	ldr	r3, [sp, #20]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d003      	beq.n	8005ae8 <_scanf_float+0x120>
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	3201      	adds	r2, #1
 8005ae4:	9305      	str	r3, [sp, #20]
 8005ae6:	60b2      	str	r2, [r6, #8]
 8005ae8:	68b3      	ldr	r3, [r6, #8]
 8005aea:	3b01      	subs	r3, #1
 8005aec:	60b3      	str	r3, [r6, #8]
 8005aee:	6933      	ldr	r3, [r6, #16]
 8005af0:	3301      	adds	r3, #1
 8005af2:	6133      	str	r3, [r6, #16]
 8005af4:	686b      	ldr	r3, [r5, #4]
 8005af6:	3b01      	subs	r3, #1
 8005af8:	606b      	str	r3, [r5, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	dc00      	bgt.n	8005b00 <_scanf_float+0x138>
 8005afe:	e086      	b.n	8005c0e <_scanf_float+0x246>
 8005b00:	682b      	ldr	r3, [r5, #0]
 8005b02:	3301      	adds	r3, #1
 8005b04:	602b      	str	r3, [r5, #0]
 8005b06:	e782      	b.n	8005a0e <_scanf_float+0x46>
 8005b08:	9a02      	ldr	r2, [sp, #8]
 8005b0a:	1912      	adds	r2, r2, r4
 8005b0c:	2a00      	cmp	r2, #0
 8005b0e:	d18c      	bne.n	8005a2a <_scanf_float+0x62>
 8005b10:	4a6d      	ldr	r2, [pc, #436]	; (8005cc8 <_scanf_float+0x300>)
 8005b12:	6831      	ldr	r1, [r6, #0]
 8005b14:	400a      	ands	r2, r1
 8005b16:	6032      	str	r2, [r6, #0]
 8005b18:	703b      	strb	r3, [r7, #0]
 8005b1a:	3701      	adds	r7, #1
 8005b1c:	e7e4      	b.n	8005ae8 <_scanf_float+0x120>
 8005b1e:	2180      	movs	r1, #128	; 0x80
 8005b20:	6832      	ldr	r2, [r6, #0]
 8005b22:	420a      	tst	r2, r1
 8005b24:	d081      	beq.n	8005a2a <_scanf_float+0x62>
 8005b26:	438a      	bics	r2, r1
 8005b28:	e7f5      	b.n	8005b16 <_scanf_float+0x14e>
 8005b2a:	9a02      	ldr	r2, [sp, #8]
 8005b2c:	2a00      	cmp	r2, #0
 8005b2e:	d10f      	bne.n	8005b50 <_scanf_float+0x188>
 8005b30:	9a00      	ldr	r2, [sp, #0]
 8005b32:	2a00      	cmp	r2, #0
 8005b34:	d10f      	bne.n	8005b56 <_scanf_float+0x18e>
 8005b36:	6832      	ldr	r2, [r6, #0]
 8005b38:	21e0      	movs	r1, #224	; 0xe0
 8005b3a:	0010      	movs	r0, r2
 8005b3c:	00c9      	lsls	r1, r1, #3
 8005b3e:	4008      	ands	r0, r1
 8005b40:	4288      	cmp	r0, r1
 8005b42:	d108      	bne.n	8005b56 <_scanf_float+0x18e>
 8005b44:	4961      	ldr	r1, [pc, #388]	; (8005ccc <_scanf_float+0x304>)
 8005b46:	400a      	ands	r2, r1
 8005b48:	6032      	str	r2, [r6, #0]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	9202      	str	r2, [sp, #8]
 8005b4e:	e7e3      	b.n	8005b18 <_scanf_float+0x150>
 8005b50:	9a02      	ldr	r2, [sp, #8]
 8005b52:	2a02      	cmp	r2, #2
 8005b54:	d059      	beq.n	8005c0a <_scanf_float+0x242>
 8005b56:	2c01      	cmp	r4, #1
 8005b58:	d002      	beq.n	8005b60 <_scanf_float+0x198>
 8005b5a:	2c04      	cmp	r4, #4
 8005b5c:	d000      	beq.n	8005b60 <_scanf_float+0x198>
 8005b5e:	e764      	b.n	8005a2a <_scanf_float+0x62>
 8005b60:	3401      	adds	r4, #1
 8005b62:	b2e4      	uxtb	r4, r4
 8005b64:	e7d8      	b.n	8005b18 <_scanf_float+0x150>
 8005b66:	9a02      	ldr	r2, [sp, #8]
 8005b68:	2a01      	cmp	r2, #1
 8005b6a:	d000      	beq.n	8005b6e <_scanf_float+0x1a6>
 8005b6c:	e75d      	b.n	8005a2a <_scanf_float+0x62>
 8005b6e:	2202      	movs	r2, #2
 8005b70:	e7ec      	b.n	8005b4c <_scanf_float+0x184>
 8005b72:	2c00      	cmp	r4, #0
 8005b74:	d110      	bne.n	8005b98 <_scanf_float+0x1d0>
 8005b76:	9a00      	ldr	r2, [sp, #0]
 8005b78:	2a00      	cmp	r2, #0
 8005b7a:	d000      	beq.n	8005b7e <_scanf_float+0x1b6>
 8005b7c:	e758      	b.n	8005a30 <_scanf_float+0x68>
 8005b7e:	6832      	ldr	r2, [r6, #0]
 8005b80:	21e0      	movs	r1, #224	; 0xe0
 8005b82:	0010      	movs	r0, r2
 8005b84:	00c9      	lsls	r1, r1, #3
 8005b86:	4008      	ands	r0, r1
 8005b88:	4288      	cmp	r0, r1
 8005b8a:	d000      	beq.n	8005b8e <_scanf_float+0x1c6>
 8005b8c:	e754      	b.n	8005a38 <_scanf_float+0x70>
 8005b8e:	494f      	ldr	r1, [pc, #316]	; (8005ccc <_scanf_float+0x304>)
 8005b90:	3401      	adds	r4, #1
 8005b92:	400a      	ands	r2, r1
 8005b94:	6032      	str	r2, [r6, #0]
 8005b96:	e7bf      	b.n	8005b18 <_scanf_float+0x150>
 8005b98:	21fd      	movs	r1, #253	; 0xfd
 8005b9a:	1ee2      	subs	r2, r4, #3
 8005b9c:	420a      	tst	r2, r1
 8005b9e:	d000      	beq.n	8005ba2 <_scanf_float+0x1da>
 8005ba0:	e743      	b.n	8005a2a <_scanf_float+0x62>
 8005ba2:	e7dd      	b.n	8005b60 <_scanf_float+0x198>
 8005ba4:	2c02      	cmp	r4, #2
 8005ba6:	d000      	beq.n	8005baa <_scanf_float+0x1e2>
 8005ba8:	e73f      	b.n	8005a2a <_scanf_float+0x62>
 8005baa:	2403      	movs	r4, #3
 8005bac:	e7b4      	b.n	8005b18 <_scanf_float+0x150>
 8005bae:	2c06      	cmp	r4, #6
 8005bb0:	d000      	beq.n	8005bb4 <_scanf_float+0x1ec>
 8005bb2:	e73a      	b.n	8005a2a <_scanf_float+0x62>
 8005bb4:	2407      	movs	r4, #7
 8005bb6:	e7af      	b.n	8005b18 <_scanf_float+0x150>
 8005bb8:	6832      	ldr	r2, [r6, #0]
 8005bba:	0591      	lsls	r1, r2, #22
 8005bbc:	d400      	bmi.n	8005bc0 <_scanf_float+0x1f8>
 8005bbe:	e734      	b.n	8005a2a <_scanf_float+0x62>
 8005bc0:	4943      	ldr	r1, [pc, #268]	; (8005cd0 <_scanf_float+0x308>)
 8005bc2:	400a      	ands	r2, r1
 8005bc4:	6032      	str	r2, [r6, #0]
 8005bc6:	9a00      	ldr	r2, [sp, #0]
 8005bc8:	9204      	str	r2, [sp, #16]
 8005bca:	e7a5      	b.n	8005b18 <_scanf_float+0x150>
 8005bcc:	21a0      	movs	r1, #160	; 0xa0
 8005bce:	2080      	movs	r0, #128	; 0x80
 8005bd0:	6832      	ldr	r2, [r6, #0]
 8005bd2:	00c9      	lsls	r1, r1, #3
 8005bd4:	4011      	ands	r1, r2
 8005bd6:	00c0      	lsls	r0, r0, #3
 8005bd8:	4281      	cmp	r1, r0
 8005bda:	d006      	beq.n	8005bea <_scanf_float+0x222>
 8005bdc:	4202      	tst	r2, r0
 8005bde:	d100      	bne.n	8005be2 <_scanf_float+0x21a>
 8005be0:	e723      	b.n	8005a2a <_scanf_float+0x62>
 8005be2:	9900      	ldr	r1, [sp, #0]
 8005be4:	2900      	cmp	r1, #0
 8005be6:	d100      	bne.n	8005bea <_scanf_float+0x222>
 8005be8:	e726      	b.n	8005a38 <_scanf_float+0x70>
 8005bea:	0591      	lsls	r1, r2, #22
 8005bec:	d404      	bmi.n	8005bf8 <_scanf_float+0x230>
 8005bee:	9900      	ldr	r1, [sp, #0]
 8005bf0:	9804      	ldr	r0, [sp, #16]
 8005bf2:	9708      	str	r7, [sp, #32]
 8005bf4:	1a09      	subs	r1, r1, r0
 8005bf6:	9107      	str	r1, [sp, #28]
 8005bf8:	4934      	ldr	r1, [pc, #208]	; (8005ccc <_scanf_float+0x304>)
 8005bfa:	400a      	ands	r2, r1
 8005bfc:	21c0      	movs	r1, #192	; 0xc0
 8005bfe:	0049      	lsls	r1, r1, #1
 8005c00:	430a      	orrs	r2, r1
 8005c02:	6032      	str	r2, [r6, #0]
 8005c04:	2200      	movs	r2, #0
 8005c06:	9200      	str	r2, [sp, #0]
 8005c08:	e786      	b.n	8005b18 <_scanf_float+0x150>
 8005c0a:	2203      	movs	r2, #3
 8005c0c:	e79e      	b.n	8005b4c <_scanf_float+0x184>
 8005c0e:	23c0      	movs	r3, #192	; 0xc0
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	0029      	movs	r1, r5
 8005c14:	58f3      	ldr	r3, [r6, r3]
 8005c16:	9801      	ldr	r0, [sp, #4]
 8005c18:	4798      	blx	r3
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	d100      	bne.n	8005c20 <_scanf_float+0x258>
 8005c1e:	e6f6      	b.n	8005a0e <_scanf_float+0x46>
 8005c20:	e703      	b.n	8005a2a <_scanf_float+0x62>
 8005c22:	3f01      	subs	r7, #1
 8005c24:	5933      	ldr	r3, [r6, r4]
 8005c26:	002a      	movs	r2, r5
 8005c28:	7839      	ldrb	r1, [r7, #0]
 8005c2a:	9801      	ldr	r0, [sp, #4]
 8005c2c:	4798      	blx	r3
 8005c2e:	6933      	ldr	r3, [r6, #16]
 8005c30:	3b01      	subs	r3, #1
 8005c32:	6133      	str	r3, [r6, #16]
 8005c34:	e707      	b.n	8005a46 <_scanf_float+0x7e>
 8005c36:	1e63      	subs	r3, r4, #1
 8005c38:	2b06      	cmp	r3, #6
 8005c3a:	d80e      	bhi.n	8005c5a <_scanf_float+0x292>
 8005c3c:	9702      	str	r7, [sp, #8]
 8005c3e:	2c02      	cmp	r4, #2
 8005c40:	d920      	bls.n	8005c84 <_scanf_float+0x2bc>
 8005c42:	1be3      	subs	r3, r4, r7
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	9305      	str	r3, [sp, #20]
 8005c48:	9b02      	ldr	r3, [sp, #8]
 8005c4a:	9a05      	ldr	r2, [sp, #20]
 8005c4c:	189b      	adds	r3, r3, r2
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	2b03      	cmp	r3, #3
 8005c52:	d827      	bhi.n	8005ca4 <_scanf_float+0x2dc>
 8005c54:	3c03      	subs	r4, #3
 8005c56:	b2e4      	uxtb	r4, r4
 8005c58:	1b3f      	subs	r7, r7, r4
 8005c5a:	6833      	ldr	r3, [r6, #0]
 8005c5c:	05da      	lsls	r2, r3, #23
 8005c5e:	d554      	bpl.n	8005d0a <_scanf_float+0x342>
 8005c60:	055b      	lsls	r3, r3, #21
 8005c62:	d537      	bpl.n	8005cd4 <_scanf_float+0x30c>
 8005c64:	24be      	movs	r4, #190	; 0xbe
 8005c66:	0064      	lsls	r4, r4, #1
 8005c68:	9b03      	ldr	r3, [sp, #12]
 8005c6a:	429f      	cmp	r7, r3
 8005c6c:	d800      	bhi.n	8005c70 <_scanf_float+0x2a8>
 8005c6e:	e6ee      	b.n	8005a4e <_scanf_float+0x86>
 8005c70:	3f01      	subs	r7, #1
 8005c72:	5933      	ldr	r3, [r6, r4]
 8005c74:	002a      	movs	r2, r5
 8005c76:	7839      	ldrb	r1, [r7, #0]
 8005c78:	9801      	ldr	r0, [sp, #4]
 8005c7a:	4798      	blx	r3
 8005c7c:	6933      	ldr	r3, [r6, #16]
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	6133      	str	r3, [r6, #16]
 8005c82:	e7f1      	b.n	8005c68 <_scanf_float+0x2a0>
 8005c84:	24be      	movs	r4, #190	; 0xbe
 8005c86:	0064      	lsls	r4, r4, #1
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	429f      	cmp	r7, r3
 8005c8c:	d800      	bhi.n	8005c90 <_scanf_float+0x2c8>
 8005c8e:	e6de      	b.n	8005a4e <_scanf_float+0x86>
 8005c90:	3f01      	subs	r7, #1
 8005c92:	5933      	ldr	r3, [r6, r4]
 8005c94:	002a      	movs	r2, r5
 8005c96:	7839      	ldrb	r1, [r7, #0]
 8005c98:	9801      	ldr	r0, [sp, #4]
 8005c9a:	4798      	blx	r3
 8005c9c:	6933      	ldr	r3, [r6, #16]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	6133      	str	r3, [r6, #16]
 8005ca2:	e7f1      	b.n	8005c88 <_scanf_float+0x2c0>
 8005ca4:	9b02      	ldr	r3, [sp, #8]
 8005ca6:	002a      	movs	r2, r5
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	7819      	ldrb	r1, [r3, #0]
 8005cac:	9302      	str	r3, [sp, #8]
 8005cae:	23be      	movs	r3, #190	; 0xbe
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	58f3      	ldr	r3, [r6, r3]
 8005cb4:	9801      	ldr	r0, [sp, #4]
 8005cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8005cb8:	4798      	blx	r3
 8005cba:	6933      	ldr	r3, [r6, #16]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	6133      	str	r3, [r6, #16]
 8005cc0:	e7c2      	b.n	8005c48 <_scanf_float+0x280>
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	fffffeff 	.word	0xfffffeff
 8005cc8:	fffffe7f 	.word	0xfffffe7f
 8005ccc:	fffff87f 	.word	0xfffff87f
 8005cd0:	fffffd7f 	.word	0xfffffd7f
 8005cd4:	6933      	ldr	r3, [r6, #16]
 8005cd6:	1e7c      	subs	r4, r7, #1
 8005cd8:	7821      	ldrb	r1, [r4, #0]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	6133      	str	r3, [r6, #16]
 8005cde:	2965      	cmp	r1, #101	; 0x65
 8005ce0:	d00c      	beq.n	8005cfc <_scanf_float+0x334>
 8005ce2:	2945      	cmp	r1, #69	; 0x45
 8005ce4:	d00a      	beq.n	8005cfc <_scanf_float+0x334>
 8005ce6:	23be      	movs	r3, #190	; 0xbe
 8005ce8:	005b      	lsls	r3, r3, #1
 8005cea:	58f3      	ldr	r3, [r6, r3]
 8005cec:	002a      	movs	r2, r5
 8005cee:	9801      	ldr	r0, [sp, #4]
 8005cf0:	4798      	blx	r3
 8005cf2:	6933      	ldr	r3, [r6, #16]
 8005cf4:	1ebc      	subs	r4, r7, #2
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	7821      	ldrb	r1, [r4, #0]
 8005cfa:	6133      	str	r3, [r6, #16]
 8005cfc:	23be      	movs	r3, #190	; 0xbe
 8005cfe:	005b      	lsls	r3, r3, #1
 8005d00:	002a      	movs	r2, r5
 8005d02:	58f3      	ldr	r3, [r6, r3]
 8005d04:	9801      	ldr	r0, [sp, #4]
 8005d06:	4798      	blx	r3
 8005d08:	0027      	movs	r7, r4
 8005d0a:	6832      	ldr	r2, [r6, #0]
 8005d0c:	2310      	movs	r3, #16
 8005d0e:	0011      	movs	r1, r2
 8005d10:	4019      	ands	r1, r3
 8005d12:	9102      	str	r1, [sp, #8]
 8005d14:	421a      	tst	r2, r3
 8005d16:	d158      	bne.n	8005dca <_scanf_float+0x402>
 8005d18:	23c0      	movs	r3, #192	; 0xc0
 8005d1a:	7039      	strb	r1, [r7, #0]
 8005d1c:	6832      	ldr	r2, [r6, #0]
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	4013      	ands	r3, r2
 8005d22:	2280      	movs	r2, #128	; 0x80
 8005d24:	00d2      	lsls	r2, r2, #3
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d11d      	bne.n	8005d66 <_scanf_float+0x39e>
 8005d2a:	9b04      	ldr	r3, [sp, #16]
 8005d2c:	9a00      	ldr	r2, [sp, #0]
 8005d2e:	9900      	ldr	r1, [sp, #0]
 8005d30:	1a9a      	subs	r2, r3, r2
 8005d32:	428b      	cmp	r3, r1
 8005d34:	d124      	bne.n	8005d80 <_scanf_float+0x3b8>
 8005d36:	2200      	movs	r2, #0
 8005d38:	9903      	ldr	r1, [sp, #12]
 8005d3a:	9801      	ldr	r0, [sp, #4]
 8005d3c:	f001 f80a 	bl	8006d54 <_strtod_r>
 8005d40:	9b06      	ldr	r3, [sp, #24]
 8005d42:	000d      	movs	r5, r1
 8005d44:	6831      	ldr	r1, [r6, #0]
 8005d46:	0004      	movs	r4, r0
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	078a      	lsls	r2, r1, #30
 8005d4c:	d525      	bpl.n	8005d9a <_scanf_float+0x3d2>
 8005d4e:	1d1a      	adds	r2, r3, #4
 8005d50:	9906      	ldr	r1, [sp, #24]
 8005d52:	600a      	str	r2, [r1, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	601c      	str	r4, [r3, #0]
 8005d58:	605d      	str	r5, [r3, #4]
 8005d5a:	68f3      	ldr	r3, [r6, #12]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	60f3      	str	r3, [r6, #12]
 8005d60:	9802      	ldr	r0, [sp, #8]
 8005d62:	b00b      	add	sp, #44	; 0x2c
 8005d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d66:	9b07      	ldr	r3, [sp, #28]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d0e4      	beq.n	8005d36 <_scanf_float+0x36e>
 8005d6c:	9b08      	ldr	r3, [sp, #32]
 8005d6e:	9a02      	ldr	r2, [sp, #8]
 8005d70:	1c59      	adds	r1, r3, #1
 8005d72:	9801      	ldr	r0, [sp, #4]
 8005d74:	230a      	movs	r3, #10
 8005d76:	f001 f883 	bl	8006e80 <_strtol_r>
 8005d7a:	9b07      	ldr	r3, [sp, #28]
 8005d7c:	9f08      	ldr	r7, [sp, #32]
 8005d7e:	1ac2      	subs	r2, r0, r3
 8005d80:	0033      	movs	r3, r6
 8005d82:	3370      	adds	r3, #112	; 0x70
 8005d84:	33ff      	adds	r3, #255	; 0xff
 8005d86:	429f      	cmp	r7, r3
 8005d88:	d302      	bcc.n	8005d90 <_scanf_float+0x3c8>
 8005d8a:	0037      	movs	r7, r6
 8005d8c:	376f      	adds	r7, #111	; 0x6f
 8005d8e:	37ff      	adds	r7, #255	; 0xff
 8005d90:	0038      	movs	r0, r7
 8005d92:	490f      	ldr	r1, [pc, #60]	; (8005dd0 <_scanf_float+0x408>)
 8005d94:	f000 f982 	bl	800609c <siprintf>
 8005d98:	e7cd      	b.n	8005d36 <_scanf_float+0x36e>
 8005d9a:	1d1a      	adds	r2, r3, #4
 8005d9c:	0749      	lsls	r1, r1, #29
 8005d9e:	d4d7      	bmi.n	8005d50 <_scanf_float+0x388>
 8005da0:	9906      	ldr	r1, [sp, #24]
 8005da2:	0020      	movs	r0, r4
 8005da4:	600a      	str	r2, [r1, #0]
 8005da6:	681f      	ldr	r7, [r3, #0]
 8005da8:	0022      	movs	r2, r4
 8005daa:	002b      	movs	r3, r5
 8005dac:	0029      	movs	r1, r5
 8005dae:	f7fc f959 	bl	8002064 <__aeabi_dcmpun>
 8005db2:	2800      	cmp	r0, #0
 8005db4:	d004      	beq.n	8005dc0 <_scanf_float+0x3f8>
 8005db6:	4807      	ldr	r0, [pc, #28]	; (8005dd4 <_scanf_float+0x40c>)
 8005db8:	f000 f96c 	bl	8006094 <nanf>
 8005dbc:	6038      	str	r0, [r7, #0]
 8005dbe:	e7cc      	b.n	8005d5a <_scanf_float+0x392>
 8005dc0:	0020      	movs	r0, r4
 8005dc2:	0029      	movs	r1, r5
 8005dc4:	f7fc f9f8 	bl	80021b8 <__aeabi_d2f>
 8005dc8:	e7f8      	b.n	8005dbc <_scanf_float+0x3f4>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	e640      	b.n	8005a50 <_scanf_float+0x88>
 8005dce:	46c0      	nop			; (mov r8, r8)
 8005dd0:	08009eb4 	.word	0x08009eb4
 8005dd4:	0800a330 	.word	0x0800a330

08005dd8 <iprintf>:
 8005dd8:	b40f      	push	{r0, r1, r2, r3}
 8005dda:	4b0b      	ldr	r3, [pc, #44]	; (8005e08 <iprintf+0x30>)
 8005ddc:	b513      	push	{r0, r1, r4, lr}
 8005dde:	681c      	ldr	r4, [r3, #0]
 8005de0:	2c00      	cmp	r4, #0
 8005de2:	d005      	beq.n	8005df0 <iprintf+0x18>
 8005de4:	69a3      	ldr	r3, [r4, #24]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d102      	bne.n	8005df0 <iprintf+0x18>
 8005dea:	0020      	movs	r0, r4
 8005dec:	f002 f8f2 	bl	8007fd4 <__sinit>
 8005df0:	ab05      	add	r3, sp, #20
 8005df2:	0020      	movs	r0, r4
 8005df4:	9a04      	ldr	r2, [sp, #16]
 8005df6:	68a1      	ldr	r1, [r4, #8]
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	f003 fcab 	bl	8009754 <_vfiprintf_r>
 8005dfe:	bc16      	pop	{r1, r2, r4}
 8005e00:	bc08      	pop	{r3}
 8005e02:	b004      	add	sp, #16
 8005e04:	4718      	bx	r3
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	2000000c 	.word	0x2000000c

08005e0c <_puts_r>:
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	0005      	movs	r5, r0
 8005e10:	000e      	movs	r6, r1
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d004      	beq.n	8005e20 <_puts_r+0x14>
 8005e16:	6983      	ldr	r3, [r0, #24]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <_puts_r+0x14>
 8005e1c:	f002 f8da 	bl	8007fd4 <__sinit>
 8005e20:	69ab      	ldr	r3, [r5, #24]
 8005e22:	68ac      	ldr	r4, [r5, #8]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d102      	bne.n	8005e2e <_puts_r+0x22>
 8005e28:	0028      	movs	r0, r5
 8005e2a:	f002 f8d3 	bl	8007fd4 <__sinit>
 8005e2e:	4b2d      	ldr	r3, [pc, #180]	; (8005ee4 <_puts_r+0xd8>)
 8005e30:	429c      	cmp	r4, r3
 8005e32:	d122      	bne.n	8005e7a <_puts_r+0x6e>
 8005e34:	686c      	ldr	r4, [r5, #4]
 8005e36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e38:	07db      	lsls	r3, r3, #31
 8005e3a:	d405      	bmi.n	8005e48 <_puts_r+0x3c>
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	059b      	lsls	r3, r3, #22
 8005e40:	d402      	bmi.n	8005e48 <_puts_r+0x3c>
 8005e42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e44:	f002 fcdd 	bl	8008802 <__retarget_lock_acquire_recursive>
 8005e48:	89a3      	ldrh	r3, [r4, #12]
 8005e4a:	071b      	lsls	r3, r3, #28
 8005e4c:	d502      	bpl.n	8005e54 <_puts_r+0x48>
 8005e4e:	6923      	ldr	r3, [r4, #16]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d129      	bne.n	8005ea8 <_puts_r+0x9c>
 8005e54:	0021      	movs	r1, r4
 8005e56:	0028      	movs	r0, r5
 8005e58:	f001 f86c 	bl	8006f34 <__swsetup_r>
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	d023      	beq.n	8005ea8 <_puts_r+0x9c>
 8005e60:	2501      	movs	r5, #1
 8005e62:	426d      	negs	r5, r5
 8005e64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e66:	07db      	lsls	r3, r3, #31
 8005e68:	d405      	bmi.n	8005e76 <_puts_r+0x6a>
 8005e6a:	89a3      	ldrh	r3, [r4, #12]
 8005e6c:	059b      	lsls	r3, r3, #22
 8005e6e:	d402      	bmi.n	8005e76 <_puts_r+0x6a>
 8005e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e72:	f002 fcc7 	bl	8008804 <__retarget_lock_release_recursive>
 8005e76:	0028      	movs	r0, r5
 8005e78:	bd70      	pop	{r4, r5, r6, pc}
 8005e7a:	4b1b      	ldr	r3, [pc, #108]	; (8005ee8 <_puts_r+0xdc>)
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d101      	bne.n	8005e84 <_puts_r+0x78>
 8005e80:	68ac      	ldr	r4, [r5, #8]
 8005e82:	e7d8      	b.n	8005e36 <_puts_r+0x2a>
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <_puts_r+0xe0>)
 8005e86:	429c      	cmp	r4, r3
 8005e88:	d1d5      	bne.n	8005e36 <_puts_r+0x2a>
 8005e8a:	68ec      	ldr	r4, [r5, #12]
 8005e8c:	e7d3      	b.n	8005e36 <_puts_r+0x2a>
 8005e8e:	3601      	adds	r6, #1
 8005e90:	60a3      	str	r3, [r4, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	da04      	bge.n	8005ea0 <_puts_r+0x94>
 8005e96:	69a2      	ldr	r2, [r4, #24]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	dc16      	bgt.n	8005eca <_puts_r+0xbe>
 8005e9c:	290a      	cmp	r1, #10
 8005e9e:	d014      	beq.n	8005eca <_puts_r+0xbe>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	1c5a      	adds	r2, r3, #1
 8005ea4:	6022      	str	r2, [r4, #0]
 8005ea6:	7019      	strb	r1, [r3, #0]
 8005ea8:	68a3      	ldr	r3, [r4, #8]
 8005eaa:	7831      	ldrb	r1, [r6, #0]
 8005eac:	3b01      	subs	r3, #1
 8005eae:	2900      	cmp	r1, #0
 8005eb0:	d1ed      	bne.n	8005e8e <_puts_r+0x82>
 8005eb2:	60a3      	str	r3, [r4, #8]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	da0f      	bge.n	8005ed8 <_puts_r+0xcc>
 8005eb8:	0028      	movs	r0, r5
 8005eba:	0022      	movs	r2, r4
 8005ebc:	310a      	adds	r1, #10
 8005ebe:	f000 ffe3 	bl	8006e88 <__swbuf_r>
 8005ec2:	250a      	movs	r5, #10
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d1cd      	bne.n	8005e64 <_puts_r+0x58>
 8005ec8:	e7ca      	b.n	8005e60 <_puts_r+0x54>
 8005eca:	0022      	movs	r2, r4
 8005ecc:	0028      	movs	r0, r5
 8005ece:	f000 ffdb 	bl	8006e88 <__swbuf_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	d1e8      	bne.n	8005ea8 <_puts_r+0x9c>
 8005ed6:	e7c3      	b.n	8005e60 <_puts_r+0x54>
 8005ed8:	250a      	movs	r5, #10
 8005eda:	6823      	ldr	r3, [r4, #0]
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	6022      	str	r2, [r4, #0]
 8005ee0:	701d      	strb	r5, [r3, #0]
 8005ee2:	e7bf      	b.n	8005e64 <_puts_r+0x58>
 8005ee4:	0800a0c8 	.word	0x0800a0c8
 8005ee8:	0800a0e8 	.word	0x0800a0e8
 8005eec:	0800a0a8 	.word	0x0800a0a8

08005ef0 <puts>:
 8005ef0:	b510      	push	{r4, lr}
 8005ef2:	4b03      	ldr	r3, [pc, #12]	; (8005f00 <puts+0x10>)
 8005ef4:	0001      	movs	r1, r0
 8005ef6:	6818      	ldr	r0, [r3, #0]
 8005ef8:	f7ff ff88 	bl	8005e0c <_puts_r>
 8005efc:	bd10      	pop	{r4, pc}
 8005efe:	46c0      	nop			; (mov r8, r8)
 8005f00:	2000000c 	.word	0x2000000c

08005f04 <setvbuf>:
 8005f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f06:	001d      	movs	r5, r3
 8005f08:	4b5d      	ldr	r3, [pc, #372]	; (8006080 <setvbuf+0x17c>)
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	681e      	ldr	r6, [r3, #0]
 8005f0e:	0004      	movs	r4, r0
 8005f10:	000f      	movs	r7, r1
 8005f12:	9200      	str	r2, [sp, #0]
 8005f14:	2e00      	cmp	r6, #0
 8005f16:	d005      	beq.n	8005f24 <setvbuf+0x20>
 8005f18:	69b3      	ldr	r3, [r6, #24]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d102      	bne.n	8005f24 <setvbuf+0x20>
 8005f1e:	0030      	movs	r0, r6
 8005f20:	f002 f858 	bl	8007fd4 <__sinit>
 8005f24:	4b57      	ldr	r3, [pc, #348]	; (8006084 <setvbuf+0x180>)
 8005f26:	429c      	cmp	r4, r3
 8005f28:	d161      	bne.n	8005fee <setvbuf+0xea>
 8005f2a:	6874      	ldr	r4, [r6, #4]
 8005f2c:	9b00      	ldr	r3, [sp, #0]
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d005      	beq.n	8005f3e <setvbuf+0x3a>
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d900      	bls.n	8005f38 <setvbuf+0x34>
 8005f36:	e09d      	b.n	8006074 <setvbuf+0x170>
 8005f38:	2d00      	cmp	r5, #0
 8005f3a:	da00      	bge.n	8005f3e <setvbuf+0x3a>
 8005f3c:	e09a      	b.n	8006074 <setvbuf+0x170>
 8005f3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f40:	07db      	lsls	r3, r3, #31
 8005f42:	d405      	bmi.n	8005f50 <setvbuf+0x4c>
 8005f44:	89a3      	ldrh	r3, [r4, #12]
 8005f46:	059b      	lsls	r3, r3, #22
 8005f48:	d402      	bmi.n	8005f50 <setvbuf+0x4c>
 8005f4a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f4c:	f002 fc59 	bl	8008802 <__retarget_lock_acquire_recursive>
 8005f50:	0021      	movs	r1, r4
 8005f52:	0030      	movs	r0, r6
 8005f54:	f001 ff9c 	bl	8007e90 <_fflush_r>
 8005f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f5a:	2900      	cmp	r1, #0
 8005f5c:	d008      	beq.n	8005f70 <setvbuf+0x6c>
 8005f5e:	0023      	movs	r3, r4
 8005f60:	3344      	adds	r3, #68	; 0x44
 8005f62:	4299      	cmp	r1, r3
 8005f64:	d002      	beq.n	8005f6c <setvbuf+0x68>
 8005f66:	0030      	movs	r0, r6
 8005f68:	f003 f9c2 	bl	80092f0 <_free_r>
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	6363      	str	r3, [r4, #52]	; 0x34
 8005f70:	2300      	movs	r3, #0
 8005f72:	61a3      	str	r3, [r4, #24]
 8005f74:	6063      	str	r3, [r4, #4]
 8005f76:	89a3      	ldrh	r3, [r4, #12]
 8005f78:	061b      	lsls	r3, r3, #24
 8005f7a:	d503      	bpl.n	8005f84 <setvbuf+0x80>
 8005f7c:	0030      	movs	r0, r6
 8005f7e:	6921      	ldr	r1, [r4, #16]
 8005f80:	f003 f9b6 	bl	80092f0 <_free_r>
 8005f84:	89a3      	ldrh	r3, [r4, #12]
 8005f86:	4a40      	ldr	r2, [pc, #256]	; (8006088 <setvbuf+0x184>)
 8005f88:	4013      	ands	r3, r2
 8005f8a:	81a3      	strh	r3, [r4, #12]
 8005f8c:	9b00      	ldr	r3, [sp, #0]
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d100      	bne.n	8005f94 <setvbuf+0x90>
 8005f92:	e069      	b.n	8006068 <setvbuf+0x164>
 8005f94:	ab03      	add	r3, sp, #12
 8005f96:	0021      	movs	r1, r4
 8005f98:	0030      	movs	r0, r6
 8005f9a:	aa02      	add	r2, sp, #8
 8005f9c:	f002 fc34 	bl	8008808 <__swhatbuf_r>
 8005fa0:	89a3      	ldrh	r3, [r4, #12]
 8005fa2:	4303      	orrs	r3, r0
 8005fa4:	81a3      	strh	r3, [r4, #12]
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	d12b      	bne.n	8006002 <setvbuf+0xfe>
 8005faa:	9d02      	ldr	r5, [sp, #8]
 8005fac:	0028      	movs	r0, r5
 8005fae:	f002 fc97 	bl	80088e0 <malloc>
 8005fb2:	1e07      	subs	r7, r0, #0
 8005fb4:	d153      	bne.n	800605e <setvbuf+0x15a>
 8005fb6:	9b02      	ldr	r3, [sp, #8]
 8005fb8:	9301      	str	r3, [sp, #4]
 8005fba:	42ab      	cmp	r3, r5
 8005fbc:	d149      	bne.n	8006052 <setvbuf+0x14e>
 8005fbe:	2501      	movs	r5, #1
 8005fc0:	426d      	negs	r5, r5
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	89a2      	ldrh	r2, [r4, #12]
 8005fc6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	2200      	movs	r2, #0
 8005fcc:	60a2      	str	r2, [r4, #8]
 8005fce:	0022      	movs	r2, r4
 8005fd0:	3247      	adds	r2, #71	; 0x47
 8005fd2:	6022      	str	r2, [r4, #0]
 8005fd4:	6122      	str	r2, [r4, #16]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	b21b      	sxth	r3, r3
 8005fda:	81a3      	strh	r3, [r4, #12]
 8005fdc:	6162      	str	r2, [r4, #20]
 8005fde:	4211      	tst	r1, r2
 8005fe0:	d134      	bne.n	800604c <setvbuf+0x148>
 8005fe2:	059b      	lsls	r3, r3, #22
 8005fe4:	d432      	bmi.n	800604c <setvbuf+0x148>
 8005fe6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fe8:	f002 fc0c 	bl	8008804 <__retarget_lock_release_recursive>
 8005fec:	e02e      	b.n	800604c <setvbuf+0x148>
 8005fee:	4b27      	ldr	r3, [pc, #156]	; (800608c <setvbuf+0x188>)
 8005ff0:	429c      	cmp	r4, r3
 8005ff2:	d101      	bne.n	8005ff8 <setvbuf+0xf4>
 8005ff4:	68b4      	ldr	r4, [r6, #8]
 8005ff6:	e799      	b.n	8005f2c <setvbuf+0x28>
 8005ff8:	4b25      	ldr	r3, [pc, #148]	; (8006090 <setvbuf+0x18c>)
 8005ffa:	429c      	cmp	r4, r3
 8005ffc:	d196      	bne.n	8005f2c <setvbuf+0x28>
 8005ffe:	68f4      	ldr	r4, [r6, #12]
 8006000:	e794      	b.n	8005f2c <setvbuf+0x28>
 8006002:	2f00      	cmp	r7, #0
 8006004:	d0d2      	beq.n	8005fac <setvbuf+0xa8>
 8006006:	69b3      	ldr	r3, [r6, #24]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d102      	bne.n	8006012 <setvbuf+0x10e>
 800600c:	0030      	movs	r0, r6
 800600e:	f001 ffe1 	bl	8007fd4 <__sinit>
 8006012:	9b00      	ldr	r3, [sp, #0]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d102      	bne.n	800601e <setvbuf+0x11a>
 8006018:	89a2      	ldrh	r2, [r4, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	81a3      	strh	r3, [r4, #12]
 800601e:	89a2      	ldrh	r2, [r4, #12]
 8006020:	2308      	movs	r3, #8
 8006022:	0011      	movs	r1, r2
 8006024:	6027      	str	r7, [r4, #0]
 8006026:	6127      	str	r7, [r4, #16]
 8006028:	6165      	str	r5, [r4, #20]
 800602a:	4019      	ands	r1, r3
 800602c:	421a      	tst	r2, r3
 800602e:	d01f      	beq.n	8006070 <setvbuf+0x16c>
 8006030:	07d3      	lsls	r3, r2, #31
 8006032:	d51b      	bpl.n	800606c <setvbuf+0x168>
 8006034:	2300      	movs	r3, #0
 8006036:	426d      	negs	r5, r5
 8006038:	60a3      	str	r3, [r4, #8]
 800603a:	61a5      	str	r5, [r4, #24]
 800603c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800603e:	2301      	movs	r3, #1
 8006040:	000d      	movs	r5, r1
 8006042:	401d      	ands	r5, r3
 8006044:	4219      	tst	r1, r3
 8006046:	d118      	bne.n	800607a <setvbuf+0x176>
 8006048:	0593      	lsls	r3, r2, #22
 800604a:	d5cc      	bpl.n	8005fe6 <setvbuf+0xe2>
 800604c:	0028      	movs	r0, r5
 800604e:	b005      	add	sp, #20
 8006050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006052:	9801      	ldr	r0, [sp, #4]
 8006054:	f002 fc44 	bl	80088e0 <malloc>
 8006058:	9d01      	ldr	r5, [sp, #4]
 800605a:	1e07      	subs	r7, r0, #0
 800605c:	d0af      	beq.n	8005fbe <setvbuf+0xba>
 800605e:	2380      	movs	r3, #128	; 0x80
 8006060:	89a2      	ldrh	r2, [r4, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	e7ce      	b.n	8006006 <setvbuf+0x102>
 8006068:	2500      	movs	r5, #0
 800606a:	e7aa      	b.n	8005fc2 <setvbuf+0xbe>
 800606c:	60a5      	str	r5, [r4, #8]
 800606e:	e7e5      	b.n	800603c <setvbuf+0x138>
 8006070:	60a1      	str	r1, [r4, #8]
 8006072:	e7e3      	b.n	800603c <setvbuf+0x138>
 8006074:	2501      	movs	r5, #1
 8006076:	426d      	negs	r5, r5
 8006078:	e7e8      	b.n	800604c <setvbuf+0x148>
 800607a:	2500      	movs	r5, #0
 800607c:	e7e6      	b.n	800604c <setvbuf+0x148>
 800607e:	46c0      	nop			; (mov r8, r8)
 8006080:	2000000c 	.word	0x2000000c
 8006084:	0800a0c8 	.word	0x0800a0c8
 8006088:	fffff35c 	.word	0xfffff35c
 800608c:	0800a0e8 	.word	0x0800a0e8
 8006090:	0800a0a8 	.word	0x0800a0a8

08006094 <nanf>:
 8006094:	4800      	ldr	r0, [pc, #0]	; (8006098 <nanf+0x4>)
 8006096:	4770      	bx	lr
 8006098:	7fc00000 	.word	0x7fc00000

0800609c <siprintf>:
 800609c:	b40e      	push	{r1, r2, r3}
 800609e:	b500      	push	{lr}
 80060a0:	490b      	ldr	r1, [pc, #44]	; (80060d0 <siprintf+0x34>)
 80060a2:	b09c      	sub	sp, #112	; 0x70
 80060a4:	ab1d      	add	r3, sp, #116	; 0x74
 80060a6:	9002      	str	r0, [sp, #8]
 80060a8:	9006      	str	r0, [sp, #24]
 80060aa:	9107      	str	r1, [sp, #28]
 80060ac:	9104      	str	r1, [sp, #16]
 80060ae:	4809      	ldr	r0, [pc, #36]	; (80060d4 <siprintf+0x38>)
 80060b0:	4909      	ldr	r1, [pc, #36]	; (80060d8 <siprintf+0x3c>)
 80060b2:	cb04      	ldmia	r3!, {r2}
 80060b4:	9105      	str	r1, [sp, #20]
 80060b6:	6800      	ldr	r0, [r0, #0]
 80060b8:	a902      	add	r1, sp, #8
 80060ba:	9301      	str	r3, [sp, #4]
 80060bc:	f003 fa22 	bl	8009504 <_svfiprintf_r>
 80060c0:	2300      	movs	r3, #0
 80060c2:	9a02      	ldr	r2, [sp, #8]
 80060c4:	7013      	strb	r3, [r2, #0]
 80060c6:	b01c      	add	sp, #112	; 0x70
 80060c8:	bc08      	pop	{r3}
 80060ca:	b003      	add	sp, #12
 80060cc:	4718      	bx	r3
 80060ce:	46c0      	nop			; (mov r8, r8)
 80060d0:	7fffffff 	.word	0x7fffffff
 80060d4:	2000000c 	.word	0x2000000c
 80060d8:	ffff0208 	.word	0xffff0208

080060dc <sulp>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	0016      	movs	r6, r2
 80060e0:	000d      	movs	r5, r1
 80060e2:	f002 ffb3 	bl	800904c <__ulp>
 80060e6:	2e00      	cmp	r6, #0
 80060e8:	d00d      	beq.n	8006106 <sulp+0x2a>
 80060ea:	236b      	movs	r3, #107	; 0x6b
 80060ec:	006a      	lsls	r2, r5, #1
 80060ee:	0d52      	lsrs	r2, r2, #21
 80060f0:	1a9b      	subs	r3, r3, r2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	dd07      	ble.n	8006106 <sulp+0x2a>
 80060f6:	2400      	movs	r4, #0
 80060f8:	4a03      	ldr	r2, [pc, #12]	; (8006108 <sulp+0x2c>)
 80060fa:	051b      	lsls	r3, r3, #20
 80060fc:	189d      	adds	r5, r3, r2
 80060fe:	002b      	movs	r3, r5
 8006100:	0022      	movs	r2, r4
 8006102:	f7fb f9b1 	bl	8001468 <__aeabi_dmul>
 8006106:	bd70      	pop	{r4, r5, r6, pc}
 8006108:	3ff00000 	.word	0x3ff00000

0800610c <_strtod_l>:
 800610c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800610e:	001d      	movs	r5, r3
 8006110:	2300      	movs	r3, #0
 8006112:	b0a7      	sub	sp, #156	; 0x9c
 8006114:	9322      	str	r3, [sp, #136]	; 0x88
 8006116:	4bae      	ldr	r3, [pc, #696]	; (80063d0 <_strtod_l+0x2c4>)
 8006118:	9005      	str	r0, [sp, #20]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	9108      	str	r1, [sp, #32]
 800611e:	0018      	movs	r0, r3
 8006120:	9307      	str	r3, [sp, #28]
 8006122:	921d      	str	r2, [sp, #116]	; 0x74
 8006124:	f7f9 fff0 	bl	8000108 <strlen>
 8006128:	2600      	movs	r6, #0
 800612a:	0004      	movs	r4, r0
 800612c:	2700      	movs	r7, #0
 800612e:	9b08      	ldr	r3, [sp, #32]
 8006130:	9321      	str	r3, [sp, #132]	; 0x84
 8006132:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006134:	7813      	ldrb	r3, [r2, #0]
 8006136:	2b2b      	cmp	r3, #43	; 0x2b
 8006138:	d058      	beq.n	80061ec <_strtod_l+0xe0>
 800613a:	d844      	bhi.n	80061c6 <_strtod_l+0xba>
 800613c:	2b0d      	cmp	r3, #13
 800613e:	d83d      	bhi.n	80061bc <_strtod_l+0xb0>
 8006140:	2b08      	cmp	r3, #8
 8006142:	d83d      	bhi.n	80061c0 <_strtod_l+0xb4>
 8006144:	2b00      	cmp	r3, #0
 8006146:	d047      	beq.n	80061d8 <_strtod_l+0xcc>
 8006148:	2300      	movs	r3, #0
 800614a:	9310      	str	r3, [sp, #64]	; 0x40
 800614c:	2200      	movs	r2, #0
 800614e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006150:	920a      	str	r2, [sp, #40]	; 0x28
 8006152:	9306      	str	r3, [sp, #24]
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	2b30      	cmp	r3, #48	; 0x30
 8006158:	d000      	beq.n	800615c <_strtod_l+0x50>
 800615a:	e083      	b.n	8006264 <_strtod_l+0x158>
 800615c:	9b06      	ldr	r3, [sp, #24]
 800615e:	3220      	adds	r2, #32
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	4393      	bics	r3, r2
 8006164:	2b58      	cmp	r3, #88	; 0x58
 8006166:	d000      	beq.n	800616a <_strtod_l+0x5e>
 8006168:	e072      	b.n	8006250 <_strtod_l+0x144>
 800616a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800616c:	9502      	str	r5, [sp, #8]
 800616e:	9301      	str	r3, [sp, #4]
 8006170:	ab22      	add	r3, sp, #136	; 0x88
 8006172:	9300      	str	r3, [sp, #0]
 8006174:	4a97      	ldr	r2, [pc, #604]	; (80063d4 <_strtod_l+0x2c8>)
 8006176:	ab23      	add	r3, sp, #140	; 0x8c
 8006178:	9805      	ldr	r0, [sp, #20]
 800617a:	a921      	add	r1, sp, #132	; 0x84
 800617c:	f002 f834 	bl	80081e8 <__gethex>
 8006180:	2307      	movs	r3, #7
 8006182:	0005      	movs	r5, r0
 8006184:	0004      	movs	r4, r0
 8006186:	401d      	ands	r5, r3
 8006188:	4218      	tst	r0, r3
 800618a:	d006      	beq.n	800619a <_strtod_l+0x8e>
 800618c:	2d06      	cmp	r5, #6
 800618e:	d12f      	bne.n	80061f0 <_strtod_l+0xe4>
 8006190:	9b06      	ldr	r3, [sp, #24]
 8006192:	3301      	adds	r3, #1
 8006194:	9321      	str	r3, [sp, #132]	; 0x84
 8006196:	2300      	movs	r3, #0
 8006198:	9310      	str	r3, [sp, #64]	; 0x40
 800619a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800619c:	2b00      	cmp	r3, #0
 800619e:	d002      	beq.n	80061a6 <_strtod_l+0x9a>
 80061a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80061a2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d01c      	beq.n	80061e6 <_strtod_l+0xda>
 80061ac:	2380      	movs	r3, #128	; 0x80
 80061ae:	0032      	movs	r2, r6
 80061b0:	061b      	lsls	r3, r3, #24
 80061b2:	18fb      	adds	r3, r7, r3
 80061b4:	0010      	movs	r0, r2
 80061b6:	0019      	movs	r1, r3
 80061b8:	b027      	add	sp, #156	; 0x9c
 80061ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061bc:	2b20      	cmp	r3, #32
 80061be:	d1c3      	bne.n	8006148 <_strtod_l+0x3c>
 80061c0:	3201      	adds	r2, #1
 80061c2:	9221      	str	r2, [sp, #132]	; 0x84
 80061c4:	e7b5      	b.n	8006132 <_strtod_l+0x26>
 80061c6:	2b2d      	cmp	r3, #45	; 0x2d
 80061c8:	d1be      	bne.n	8006148 <_strtod_l+0x3c>
 80061ca:	3b2c      	subs	r3, #44	; 0x2c
 80061cc:	9310      	str	r3, [sp, #64]	; 0x40
 80061ce:	1c53      	adds	r3, r2, #1
 80061d0:	9321      	str	r3, [sp, #132]	; 0x84
 80061d2:	7853      	ldrb	r3, [r2, #1]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1b9      	bne.n	800614c <_strtod_l+0x40>
 80061d8:	9b08      	ldr	r3, [sp, #32]
 80061da:	9321      	str	r3, [sp, #132]	; 0x84
 80061dc:	2300      	movs	r3, #0
 80061de:	9310      	str	r3, [sp, #64]	; 0x40
 80061e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1dc      	bne.n	80061a0 <_strtod_l+0x94>
 80061e6:	0032      	movs	r2, r6
 80061e8:	003b      	movs	r3, r7
 80061ea:	e7e3      	b.n	80061b4 <_strtod_l+0xa8>
 80061ec:	2300      	movs	r3, #0
 80061ee:	e7ed      	b.n	80061cc <_strtod_l+0xc0>
 80061f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80061f2:	2a00      	cmp	r2, #0
 80061f4:	d007      	beq.n	8006206 <_strtod_l+0xfa>
 80061f6:	2135      	movs	r1, #53	; 0x35
 80061f8:	a824      	add	r0, sp, #144	; 0x90
 80061fa:	f003 f826 	bl	800924a <__copybits>
 80061fe:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006200:	9805      	ldr	r0, [sp, #20]
 8006202:	f002 fbe1 	bl	80089c8 <_Bfree>
 8006206:	1e68      	subs	r0, r5, #1
 8006208:	2805      	cmp	r0, #5
 800620a:	d806      	bhi.n	800621a <_strtod_l+0x10e>
 800620c:	f7f9 ff84 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006210:	1c190b0e 	.word	0x1c190b0e
 8006214:	030e      	.short	0x030e
 8006216:	2700      	movs	r7, #0
 8006218:	003e      	movs	r6, r7
 800621a:	0723      	lsls	r3, r4, #28
 800621c:	d5bd      	bpl.n	800619a <_strtod_l+0x8e>
 800621e:	2380      	movs	r3, #128	; 0x80
 8006220:	061b      	lsls	r3, r3, #24
 8006222:	431f      	orrs	r7, r3
 8006224:	e7b9      	b.n	800619a <_strtod_l+0x8e>
 8006226:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8006228:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800622a:	e7f6      	b.n	800621a <_strtod_l+0x10e>
 800622c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800622e:	4a6a      	ldr	r2, [pc, #424]	; (80063d8 <_strtod_l+0x2cc>)
 8006230:	496a      	ldr	r1, [pc, #424]	; (80063dc <_strtod_l+0x2d0>)
 8006232:	401a      	ands	r2, r3
 8006234:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006236:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8006238:	185b      	adds	r3, r3, r1
 800623a:	051b      	lsls	r3, r3, #20
 800623c:	431a      	orrs	r2, r3
 800623e:	0017      	movs	r7, r2
 8006240:	e7eb      	b.n	800621a <_strtod_l+0x10e>
 8006242:	2600      	movs	r6, #0
 8006244:	4f66      	ldr	r7, [pc, #408]	; (80063e0 <_strtod_l+0x2d4>)
 8006246:	e7e8      	b.n	800621a <_strtod_l+0x10e>
 8006248:	2601      	movs	r6, #1
 800624a:	4f66      	ldr	r7, [pc, #408]	; (80063e4 <_strtod_l+0x2d8>)
 800624c:	4276      	negs	r6, r6
 800624e:	e7e4      	b.n	800621a <_strtod_l+0x10e>
 8006250:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006252:	1c5a      	adds	r2, r3, #1
 8006254:	9221      	str	r2, [sp, #132]	; 0x84
 8006256:	785b      	ldrb	r3, [r3, #1]
 8006258:	2b30      	cmp	r3, #48	; 0x30
 800625a:	d0f9      	beq.n	8006250 <_strtod_l+0x144>
 800625c:	2b00      	cmp	r3, #0
 800625e:	d09c      	beq.n	800619a <_strtod_l+0x8e>
 8006260:	2301      	movs	r3, #1
 8006262:	930a      	str	r3, [sp, #40]	; 0x28
 8006264:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006266:	220a      	movs	r2, #10
 8006268:	9311      	str	r3, [sp, #68]	; 0x44
 800626a:	2300      	movs	r3, #0
 800626c:	930e      	str	r3, [sp, #56]	; 0x38
 800626e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006270:	9309      	str	r3, [sp, #36]	; 0x24
 8006272:	9821      	ldr	r0, [sp, #132]	; 0x84
 8006274:	7805      	ldrb	r5, [r0, #0]
 8006276:	002b      	movs	r3, r5
 8006278:	3b30      	subs	r3, #48	; 0x30
 800627a:	b2d9      	uxtb	r1, r3
 800627c:	2909      	cmp	r1, #9
 800627e:	d927      	bls.n	80062d0 <_strtod_l+0x1c4>
 8006280:	0022      	movs	r2, r4
 8006282:	9907      	ldr	r1, [sp, #28]
 8006284:	f003 fc04 	bl	8009a90 <strncmp>
 8006288:	2800      	cmp	r0, #0
 800628a:	d033      	beq.n	80062f4 <_strtod_l+0x1e8>
 800628c:	2000      	movs	r0, #0
 800628e:	002b      	movs	r3, r5
 8006290:	4684      	mov	ip, r0
 8006292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006294:	900c      	str	r0, [sp, #48]	; 0x30
 8006296:	9206      	str	r2, [sp, #24]
 8006298:	2220      	movs	r2, #32
 800629a:	0019      	movs	r1, r3
 800629c:	4391      	bics	r1, r2
 800629e:	000a      	movs	r2, r1
 80062a0:	2100      	movs	r1, #0
 80062a2:	9107      	str	r1, [sp, #28]
 80062a4:	2a45      	cmp	r2, #69	; 0x45
 80062a6:	d000      	beq.n	80062aa <_strtod_l+0x19e>
 80062a8:	e0c5      	b.n	8006436 <_strtod_l+0x32a>
 80062aa:	9b06      	ldr	r3, [sp, #24]
 80062ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ae:	4303      	orrs	r3, r0
 80062b0:	4313      	orrs	r3, r2
 80062b2:	428b      	cmp	r3, r1
 80062b4:	d090      	beq.n	80061d8 <_strtod_l+0xcc>
 80062b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062b8:	9308      	str	r3, [sp, #32]
 80062ba:	3301      	adds	r3, #1
 80062bc:	9321      	str	r3, [sp, #132]	; 0x84
 80062be:	9b08      	ldr	r3, [sp, #32]
 80062c0:	785b      	ldrb	r3, [r3, #1]
 80062c2:	2b2b      	cmp	r3, #43	; 0x2b
 80062c4:	d075      	beq.n	80063b2 <_strtod_l+0x2a6>
 80062c6:	000c      	movs	r4, r1
 80062c8:	2b2d      	cmp	r3, #45	; 0x2d
 80062ca:	d178      	bne.n	80063be <_strtod_l+0x2b2>
 80062cc:	2401      	movs	r4, #1
 80062ce:	e071      	b.n	80063b4 <_strtod_l+0x2a8>
 80062d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062d2:	2908      	cmp	r1, #8
 80062d4:	dc09      	bgt.n	80062ea <_strtod_l+0x1de>
 80062d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062d8:	4351      	muls	r1, r2
 80062da:	185b      	adds	r3, r3, r1
 80062dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80062de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e0:	3001      	adds	r0, #1
 80062e2:	3301      	adds	r3, #1
 80062e4:	9309      	str	r3, [sp, #36]	; 0x24
 80062e6:	9021      	str	r0, [sp, #132]	; 0x84
 80062e8:	e7c3      	b.n	8006272 <_strtod_l+0x166>
 80062ea:	990e      	ldr	r1, [sp, #56]	; 0x38
 80062ec:	4351      	muls	r1, r2
 80062ee:	185b      	adds	r3, r3, r1
 80062f0:	930e      	str	r3, [sp, #56]	; 0x38
 80062f2:	e7f4      	b.n	80062de <_strtod_l+0x1d2>
 80062f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062f8:	191c      	adds	r4, r3, r4
 80062fa:	9421      	str	r4, [sp, #132]	; 0x84
 80062fc:	7823      	ldrb	r3, [r4, #0]
 80062fe:	2a00      	cmp	r2, #0
 8006300:	d039      	beq.n	8006376 <_strtod_l+0x26a>
 8006302:	900c      	str	r0, [sp, #48]	; 0x30
 8006304:	9206      	str	r2, [sp, #24]
 8006306:	001a      	movs	r2, r3
 8006308:	3a30      	subs	r2, #48	; 0x30
 800630a:	2a09      	cmp	r2, #9
 800630c:	d912      	bls.n	8006334 <_strtod_l+0x228>
 800630e:	2201      	movs	r2, #1
 8006310:	4694      	mov	ip, r2
 8006312:	e7c1      	b.n	8006298 <_strtod_l+0x18c>
 8006314:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006316:	3001      	adds	r0, #1
 8006318:	1c5a      	adds	r2, r3, #1
 800631a:	9221      	str	r2, [sp, #132]	; 0x84
 800631c:	785b      	ldrb	r3, [r3, #1]
 800631e:	2b30      	cmp	r3, #48	; 0x30
 8006320:	d0f8      	beq.n	8006314 <_strtod_l+0x208>
 8006322:	001a      	movs	r2, r3
 8006324:	3a31      	subs	r2, #49	; 0x31
 8006326:	2a08      	cmp	r2, #8
 8006328:	d83e      	bhi.n	80063a8 <_strtod_l+0x29c>
 800632a:	900c      	str	r0, [sp, #48]	; 0x30
 800632c:	2000      	movs	r0, #0
 800632e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006330:	9006      	str	r0, [sp, #24]
 8006332:	9211      	str	r2, [sp, #68]	; 0x44
 8006334:	001a      	movs	r2, r3
 8006336:	9906      	ldr	r1, [sp, #24]
 8006338:	1c44      	adds	r4, r0, #1
 800633a:	3a30      	subs	r2, #48	; 0x30
 800633c:	2b30      	cmp	r3, #48	; 0x30
 800633e:	d013      	beq.n	8006368 <_strtod_l+0x25c>
 8006340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006342:	191b      	adds	r3, r3, r4
 8006344:	930c      	str	r3, [sp, #48]	; 0x30
 8006346:	1844      	adds	r4, r0, r1
 8006348:	000b      	movs	r3, r1
 800634a:	210a      	movs	r1, #10
 800634c:	429c      	cmp	r4, r3
 800634e:	d114      	bne.n	800637a <_strtod_l+0x26e>
 8006350:	9b06      	ldr	r3, [sp, #24]
 8006352:	1c59      	adds	r1, r3, #1
 8006354:	1809      	adds	r1, r1, r0
 8006356:	1818      	adds	r0, r3, r0
 8006358:	2808      	cmp	r0, #8
 800635a:	dc1c      	bgt.n	8006396 <_strtod_l+0x28a>
 800635c:	230a      	movs	r3, #10
 800635e:	2400      	movs	r4, #0
 8006360:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006362:	4343      	muls	r3, r0
 8006364:	18d3      	adds	r3, r2, r3
 8006366:	930b      	str	r3, [sp, #44]	; 0x2c
 8006368:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800636a:	0020      	movs	r0, r4
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	9221      	str	r2, [sp, #132]	; 0x84
 8006370:	785b      	ldrb	r3, [r3, #1]
 8006372:	9106      	str	r1, [sp, #24]
 8006374:	e7c7      	b.n	8006306 <_strtod_l+0x1fa>
 8006376:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006378:	e7d1      	b.n	800631e <_strtod_l+0x212>
 800637a:	2b08      	cmp	r3, #8
 800637c:	dc04      	bgt.n	8006388 <_strtod_l+0x27c>
 800637e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006380:	434d      	muls	r5, r1
 8006382:	950b      	str	r5, [sp, #44]	; 0x2c
 8006384:	3301      	adds	r3, #1
 8006386:	e7e1      	b.n	800634c <_strtod_l+0x240>
 8006388:	1c5d      	adds	r5, r3, #1
 800638a:	2d10      	cmp	r5, #16
 800638c:	dcfa      	bgt.n	8006384 <_strtod_l+0x278>
 800638e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8006390:	434d      	muls	r5, r1
 8006392:	950e      	str	r5, [sp, #56]	; 0x38
 8006394:	e7f6      	b.n	8006384 <_strtod_l+0x278>
 8006396:	2400      	movs	r4, #0
 8006398:	2910      	cmp	r1, #16
 800639a:	dce5      	bgt.n	8006368 <_strtod_l+0x25c>
 800639c:	230a      	movs	r3, #10
 800639e:	980e      	ldr	r0, [sp, #56]	; 0x38
 80063a0:	4343      	muls	r3, r0
 80063a2:	18d3      	adds	r3, r2, r3
 80063a4:	930e      	str	r3, [sp, #56]	; 0x38
 80063a6:	e7df      	b.n	8006368 <_strtod_l+0x25c>
 80063a8:	2200      	movs	r2, #0
 80063aa:	920c      	str	r2, [sp, #48]	; 0x30
 80063ac:	9206      	str	r2, [sp, #24]
 80063ae:	3201      	adds	r2, #1
 80063b0:	e7ae      	b.n	8006310 <_strtod_l+0x204>
 80063b2:	2400      	movs	r4, #0
 80063b4:	9b08      	ldr	r3, [sp, #32]
 80063b6:	3302      	adds	r3, #2
 80063b8:	9321      	str	r3, [sp, #132]	; 0x84
 80063ba:	9b08      	ldr	r3, [sp, #32]
 80063bc:	789b      	ldrb	r3, [r3, #2]
 80063be:	001a      	movs	r2, r3
 80063c0:	3a30      	subs	r2, #48	; 0x30
 80063c2:	2a09      	cmp	r2, #9
 80063c4:	d914      	bls.n	80063f0 <_strtod_l+0x2e4>
 80063c6:	9a08      	ldr	r2, [sp, #32]
 80063c8:	9221      	str	r2, [sp, #132]	; 0x84
 80063ca:	2200      	movs	r2, #0
 80063cc:	e032      	b.n	8006434 <_strtod_l+0x328>
 80063ce:	46c0      	nop			; (mov r8, r8)
 80063d0:	0800a174 	.word	0x0800a174
 80063d4:	08009ebc 	.word	0x08009ebc
 80063d8:	ffefffff 	.word	0xffefffff
 80063dc:	00000433 	.word	0x00000433
 80063e0:	7ff00000 	.word	0x7ff00000
 80063e4:	7fffffff 	.word	0x7fffffff
 80063e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	9221      	str	r2, [sp, #132]	; 0x84
 80063ee:	785b      	ldrb	r3, [r3, #1]
 80063f0:	2b30      	cmp	r3, #48	; 0x30
 80063f2:	d0f9      	beq.n	80063e8 <_strtod_l+0x2dc>
 80063f4:	2200      	movs	r2, #0
 80063f6:	9207      	str	r2, [sp, #28]
 80063f8:	001a      	movs	r2, r3
 80063fa:	3a31      	subs	r2, #49	; 0x31
 80063fc:	2a08      	cmp	r2, #8
 80063fe:	d81a      	bhi.n	8006436 <_strtod_l+0x32a>
 8006400:	3b30      	subs	r3, #48	; 0x30
 8006402:	001a      	movs	r2, r3
 8006404:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006406:	9307      	str	r3, [sp, #28]
 8006408:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800640a:	1c59      	adds	r1, r3, #1
 800640c:	9121      	str	r1, [sp, #132]	; 0x84
 800640e:	785b      	ldrb	r3, [r3, #1]
 8006410:	001d      	movs	r5, r3
 8006412:	3d30      	subs	r5, #48	; 0x30
 8006414:	2d09      	cmp	r5, #9
 8006416:	d939      	bls.n	800648c <_strtod_l+0x380>
 8006418:	9d07      	ldr	r5, [sp, #28]
 800641a:	1b49      	subs	r1, r1, r5
 800641c:	4daf      	ldr	r5, [pc, #700]	; (80066dc <_strtod_l+0x5d0>)
 800641e:	9507      	str	r5, [sp, #28]
 8006420:	2908      	cmp	r1, #8
 8006422:	dc03      	bgt.n	800642c <_strtod_l+0x320>
 8006424:	9207      	str	r2, [sp, #28]
 8006426:	42aa      	cmp	r2, r5
 8006428:	dd00      	ble.n	800642c <_strtod_l+0x320>
 800642a:	9507      	str	r5, [sp, #28]
 800642c:	2c00      	cmp	r4, #0
 800642e:	d002      	beq.n	8006436 <_strtod_l+0x32a>
 8006430:	9a07      	ldr	r2, [sp, #28]
 8006432:	4252      	negs	r2, r2
 8006434:	9207      	str	r2, [sp, #28]
 8006436:	9a06      	ldr	r2, [sp, #24]
 8006438:	2a00      	cmp	r2, #0
 800643a:	d14b      	bne.n	80064d4 <_strtod_l+0x3c8>
 800643c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800643e:	4310      	orrs	r0, r2
 8006440:	d000      	beq.n	8006444 <_strtod_l+0x338>
 8006442:	e6aa      	b.n	800619a <_strtod_l+0x8e>
 8006444:	4662      	mov	r2, ip
 8006446:	2a00      	cmp	r2, #0
 8006448:	d000      	beq.n	800644c <_strtod_l+0x340>
 800644a:	e6c5      	b.n	80061d8 <_strtod_l+0xcc>
 800644c:	2b69      	cmp	r3, #105	; 0x69
 800644e:	d025      	beq.n	800649c <_strtod_l+0x390>
 8006450:	dc21      	bgt.n	8006496 <_strtod_l+0x38a>
 8006452:	2b49      	cmp	r3, #73	; 0x49
 8006454:	d022      	beq.n	800649c <_strtod_l+0x390>
 8006456:	2b4e      	cmp	r3, #78	; 0x4e
 8006458:	d000      	beq.n	800645c <_strtod_l+0x350>
 800645a:	e6bd      	b.n	80061d8 <_strtod_l+0xcc>
 800645c:	49a0      	ldr	r1, [pc, #640]	; (80066e0 <_strtod_l+0x5d4>)
 800645e:	a821      	add	r0, sp, #132	; 0x84
 8006460:	f002 f910 	bl	8008684 <__match>
 8006464:	2800      	cmp	r0, #0
 8006466:	d100      	bne.n	800646a <_strtod_l+0x35e>
 8006468:	e6b6      	b.n	80061d8 <_strtod_l+0xcc>
 800646a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	2b28      	cmp	r3, #40	; 0x28
 8006470:	d12a      	bne.n	80064c8 <_strtod_l+0x3bc>
 8006472:	499c      	ldr	r1, [pc, #624]	; (80066e4 <_strtod_l+0x5d8>)
 8006474:	aa24      	add	r2, sp, #144	; 0x90
 8006476:	a821      	add	r0, sp, #132	; 0x84
 8006478:	f002 f918 	bl	80086ac <__hexnan>
 800647c:	2805      	cmp	r0, #5
 800647e:	d123      	bne.n	80064c8 <_strtod_l+0x3bc>
 8006480:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8006482:	4a99      	ldr	r2, [pc, #612]	; (80066e8 <_strtod_l+0x5dc>)
 8006484:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8006486:	431a      	orrs	r2, r3
 8006488:	0017      	movs	r7, r2
 800648a:	e686      	b.n	800619a <_strtod_l+0x8e>
 800648c:	210a      	movs	r1, #10
 800648e:	434a      	muls	r2, r1
 8006490:	18d2      	adds	r2, r2, r3
 8006492:	3a30      	subs	r2, #48	; 0x30
 8006494:	e7b8      	b.n	8006408 <_strtod_l+0x2fc>
 8006496:	2b6e      	cmp	r3, #110	; 0x6e
 8006498:	d0e0      	beq.n	800645c <_strtod_l+0x350>
 800649a:	e69d      	b.n	80061d8 <_strtod_l+0xcc>
 800649c:	4993      	ldr	r1, [pc, #588]	; (80066ec <_strtod_l+0x5e0>)
 800649e:	a821      	add	r0, sp, #132	; 0x84
 80064a0:	f002 f8f0 	bl	8008684 <__match>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	d100      	bne.n	80064aa <_strtod_l+0x39e>
 80064a8:	e696      	b.n	80061d8 <_strtod_l+0xcc>
 80064aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064ac:	4990      	ldr	r1, [pc, #576]	; (80066f0 <_strtod_l+0x5e4>)
 80064ae:	3b01      	subs	r3, #1
 80064b0:	a821      	add	r0, sp, #132	; 0x84
 80064b2:	9321      	str	r3, [sp, #132]	; 0x84
 80064b4:	f002 f8e6 	bl	8008684 <__match>
 80064b8:	2800      	cmp	r0, #0
 80064ba:	d102      	bne.n	80064c2 <_strtod_l+0x3b6>
 80064bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064be:	3301      	adds	r3, #1
 80064c0:	9321      	str	r3, [sp, #132]	; 0x84
 80064c2:	2600      	movs	r6, #0
 80064c4:	4f88      	ldr	r7, [pc, #544]	; (80066e8 <_strtod_l+0x5dc>)
 80064c6:	e668      	b.n	800619a <_strtod_l+0x8e>
 80064c8:	488a      	ldr	r0, [pc, #552]	; (80066f4 <_strtod_l+0x5e8>)
 80064ca:	f003 fa7d 	bl	80099c8 <nan>
 80064ce:	0006      	movs	r6, r0
 80064d0:	000f      	movs	r7, r1
 80064d2:	e662      	b.n	800619a <_strtod_l+0x8e>
 80064d4:	9b07      	ldr	r3, [sp, #28]
 80064d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064d8:	1a9b      	subs	r3, r3, r2
 80064da:	930a      	str	r3, [sp, #40]	; 0x28
 80064dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <_strtod_l+0x3da>
 80064e2:	9b06      	ldr	r3, [sp, #24]
 80064e4:	9309      	str	r3, [sp, #36]	; 0x24
 80064e6:	9c06      	ldr	r4, [sp, #24]
 80064e8:	2c10      	cmp	r4, #16
 80064ea:	dd00      	ble.n	80064ee <_strtod_l+0x3e2>
 80064ec:	2410      	movs	r4, #16
 80064ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80064f0:	f7fb fe3c 	bl	800216c <__aeabi_ui2d>
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	0006      	movs	r6, r0
 80064f8:	000f      	movs	r7, r1
 80064fa:	2b09      	cmp	r3, #9
 80064fc:	dd15      	ble.n	800652a <_strtod_l+0x41e>
 80064fe:	0022      	movs	r2, r4
 8006500:	4b7d      	ldr	r3, [pc, #500]	; (80066f8 <_strtod_l+0x5ec>)
 8006502:	3a09      	subs	r2, #9
 8006504:	00d2      	lsls	r2, r2, #3
 8006506:	189b      	adds	r3, r3, r2
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f7fa ffac 	bl	8001468 <__aeabi_dmul>
 8006510:	0006      	movs	r6, r0
 8006512:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006514:	000f      	movs	r7, r1
 8006516:	f7fb fe29 	bl	800216c <__aeabi_ui2d>
 800651a:	0002      	movs	r2, r0
 800651c:	000b      	movs	r3, r1
 800651e:	0030      	movs	r0, r6
 8006520:	0039      	movs	r1, r7
 8006522:	f7fa f831 	bl	8000588 <__aeabi_dadd>
 8006526:	0006      	movs	r6, r0
 8006528:	000f      	movs	r7, r1
 800652a:	9b06      	ldr	r3, [sp, #24]
 800652c:	2b0f      	cmp	r3, #15
 800652e:	dc39      	bgt.n	80065a4 <_strtod_l+0x498>
 8006530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006532:	2b00      	cmp	r3, #0
 8006534:	d100      	bne.n	8006538 <_strtod_l+0x42c>
 8006536:	e630      	b.n	800619a <_strtod_l+0x8e>
 8006538:	dd24      	ble.n	8006584 <_strtod_l+0x478>
 800653a:	2b16      	cmp	r3, #22
 800653c:	dc09      	bgt.n	8006552 <_strtod_l+0x446>
 800653e:	00dd      	lsls	r5, r3, #3
 8006540:	0032      	movs	r2, r6
 8006542:	003b      	movs	r3, r7
 8006544:	4c6c      	ldr	r4, [pc, #432]	; (80066f8 <_strtod_l+0x5ec>)
 8006546:	1964      	adds	r4, r4, r5
 8006548:	6820      	ldr	r0, [r4, #0]
 800654a:	6861      	ldr	r1, [r4, #4]
 800654c:	f7fa ff8c 	bl	8001468 <__aeabi_dmul>
 8006550:	e7bd      	b.n	80064ce <_strtod_l+0x3c2>
 8006552:	2325      	movs	r3, #37	; 0x25
 8006554:	9a06      	ldr	r2, [sp, #24]
 8006556:	1a9b      	subs	r3, r3, r2
 8006558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800655a:	4293      	cmp	r3, r2
 800655c:	db22      	blt.n	80065a4 <_strtod_l+0x498>
 800655e:	240f      	movs	r4, #15
 8006560:	9b06      	ldr	r3, [sp, #24]
 8006562:	4d65      	ldr	r5, [pc, #404]	; (80066f8 <_strtod_l+0x5ec>)
 8006564:	1ae4      	subs	r4, r4, r3
 8006566:	00e1      	lsls	r1, r4, #3
 8006568:	1869      	adds	r1, r5, r1
 800656a:	0032      	movs	r2, r6
 800656c:	6808      	ldr	r0, [r1, #0]
 800656e:	6849      	ldr	r1, [r1, #4]
 8006570:	003b      	movs	r3, r7
 8006572:	f7fa ff79 	bl	8001468 <__aeabi_dmul>
 8006576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006578:	1b1c      	subs	r4, r3, r4
 800657a:	00e4      	lsls	r4, r4, #3
 800657c:	192c      	adds	r4, r5, r4
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	6863      	ldr	r3, [r4, #4]
 8006582:	e7e3      	b.n	800654c <_strtod_l+0x440>
 8006584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006586:	3316      	adds	r3, #22
 8006588:	db0c      	blt.n	80065a4 <_strtod_l+0x498>
 800658a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800658c:	9a07      	ldr	r2, [sp, #28]
 800658e:	0030      	movs	r0, r6
 8006590:	1a9a      	subs	r2, r3, r2
 8006592:	4b59      	ldr	r3, [pc, #356]	; (80066f8 <_strtod_l+0x5ec>)
 8006594:	00d2      	lsls	r2, r2, #3
 8006596:	189b      	adds	r3, r3, r2
 8006598:	0039      	movs	r1, r7
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f7fa fb5d 	bl	8000c5c <__aeabi_ddiv>
 80065a2:	e794      	b.n	80064ce <_strtod_l+0x3c2>
 80065a4:	9b06      	ldr	r3, [sp, #24]
 80065a6:	1b1c      	subs	r4, r3, r4
 80065a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065aa:	18e4      	adds	r4, r4, r3
 80065ac:	2c00      	cmp	r4, #0
 80065ae:	dd70      	ble.n	8006692 <_strtod_l+0x586>
 80065b0:	230f      	movs	r3, #15
 80065b2:	0021      	movs	r1, r4
 80065b4:	4019      	ands	r1, r3
 80065b6:	421c      	tst	r4, r3
 80065b8:	d00a      	beq.n	80065d0 <_strtod_l+0x4c4>
 80065ba:	00cb      	lsls	r3, r1, #3
 80065bc:	494e      	ldr	r1, [pc, #312]	; (80066f8 <_strtod_l+0x5ec>)
 80065be:	0032      	movs	r2, r6
 80065c0:	18c9      	adds	r1, r1, r3
 80065c2:	6808      	ldr	r0, [r1, #0]
 80065c4:	6849      	ldr	r1, [r1, #4]
 80065c6:	003b      	movs	r3, r7
 80065c8:	f7fa ff4e 	bl	8001468 <__aeabi_dmul>
 80065cc:	0006      	movs	r6, r0
 80065ce:	000f      	movs	r7, r1
 80065d0:	230f      	movs	r3, #15
 80065d2:	439c      	bics	r4, r3
 80065d4:	d048      	beq.n	8006668 <_strtod_l+0x55c>
 80065d6:	3326      	adds	r3, #38	; 0x26
 80065d8:	33ff      	adds	r3, #255	; 0xff
 80065da:	429c      	cmp	r4, r3
 80065dc:	dd22      	ble.n	8006624 <_strtod_l+0x518>
 80065de:	2300      	movs	r3, #0
 80065e0:	9306      	str	r3, [sp, #24]
 80065e2:	9307      	str	r3, [sp, #28]
 80065e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80065e6:	9309      	str	r3, [sp, #36]	; 0x24
 80065e8:	2322      	movs	r3, #34	; 0x22
 80065ea:	2600      	movs	r6, #0
 80065ec:	9a05      	ldr	r2, [sp, #20]
 80065ee:	4f3e      	ldr	r7, [pc, #248]	; (80066e8 <_strtod_l+0x5dc>)
 80065f0:	6013      	str	r3, [r2, #0]
 80065f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065f4:	42b3      	cmp	r3, r6
 80065f6:	d100      	bne.n	80065fa <_strtod_l+0x4ee>
 80065f8:	e5cf      	b.n	800619a <_strtod_l+0x8e>
 80065fa:	9922      	ldr	r1, [sp, #136]	; 0x88
 80065fc:	9805      	ldr	r0, [sp, #20]
 80065fe:	f002 f9e3 	bl	80089c8 <_Bfree>
 8006602:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006604:	9805      	ldr	r0, [sp, #20]
 8006606:	f002 f9df 	bl	80089c8 <_Bfree>
 800660a:	9907      	ldr	r1, [sp, #28]
 800660c:	9805      	ldr	r0, [sp, #20]
 800660e:	f002 f9db 	bl	80089c8 <_Bfree>
 8006612:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006614:	9805      	ldr	r0, [sp, #20]
 8006616:	f002 f9d7 	bl	80089c8 <_Bfree>
 800661a:	9906      	ldr	r1, [sp, #24]
 800661c:	9805      	ldr	r0, [sp, #20]
 800661e:	f002 f9d3 	bl	80089c8 <_Bfree>
 8006622:	e5ba      	b.n	800619a <_strtod_l+0x8e>
 8006624:	2300      	movs	r3, #0
 8006626:	0030      	movs	r0, r6
 8006628:	0039      	movs	r1, r7
 800662a:	001d      	movs	r5, r3
 800662c:	1124      	asrs	r4, r4, #4
 800662e:	2c01      	cmp	r4, #1
 8006630:	dc1d      	bgt.n	800666e <_strtod_l+0x562>
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <_strtod_l+0x52e>
 8006636:	0006      	movs	r6, r0
 8006638:	000f      	movs	r7, r1
 800663a:	4b30      	ldr	r3, [pc, #192]	; (80066fc <_strtod_l+0x5f0>)
 800663c:	00ed      	lsls	r5, r5, #3
 800663e:	18ff      	adds	r7, r7, r3
 8006640:	4b2f      	ldr	r3, [pc, #188]	; (8006700 <_strtod_l+0x5f4>)
 8006642:	0032      	movs	r2, r6
 8006644:	195d      	adds	r5, r3, r5
 8006646:	6828      	ldr	r0, [r5, #0]
 8006648:	6869      	ldr	r1, [r5, #4]
 800664a:	003b      	movs	r3, r7
 800664c:	f7fa ff0c 	bl	8001468 <__aeabi_dmul>
 8006650:	4b25      	ldr	r3, [pc, #148]	; (80066e8 <_strtod_l+0x5dc>)
 8006652:	4a2c      	ldr	r2, [pc, #176]	; (8006704 <_strtod_l+0x5f8>)
 8006654:	0006      	movs	r6, r0
 8006656:	400b      	ands	r3, r1
 8006658:	4293      	cmp	r3, r2
 800665a:	d8c0      	bhi.n	80065de <_strtod_l+0x4d2>
 800665c:	4a2a      	ldr	r2, [pc, #168]	; (8006708 <_strtod_l+0x5fc>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d913      	bls.n	800668a <_strtod_l+0x57e>
 8006662:	2601      	movs	r6, #1
 8006664:	4f29      	ldr	r7, [pc, #164]	; (800670c <_strtod_l+0x600>)
 8006666:	4276      	negs	r6, r6
 8006668:	2300      	movs	r3, #0
 800666a:	9308      	str	r3, [sp, #32]
 800666c:	e087      	b.n	800677e <_strtod_l+0x672>
 800666e:	2201      	movs	r2, #1
 8006670:	4214      	tst	r4, r2
 8006672:	d007      	beq.n	8006684 <_strtod_l+0x578>
 8006674:	4a22      	ldr	r2, [pc, #136]	; (8006700 <_strtod_l+0x5f4>)
 8006676:	00eb      	lsls	r3, r5, #3
 8006678:	189b      	adds	r3, r3, r2
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f7fa fef3 	bl	8001468 <__aeabi_dmul>
 8006682:	2301      	movs	r3, #1
 8006684:	3501      	adds	r5, #1
 8006686:	1064      	asrs	r4, r4, #1
 8006688:	e7d1      	b.n	800662e <_strtod_l+0x522>
 800668a:	23d4      	movs	r3, #212	; 0xd4
 800668c:	049b      	lsls	r3, r3, #18
 800668e:	18cf      	adds	r7, r1, r3
 8006690:	e7ea      	b.n	8006668 <_strtod_l+0x55c>
 8006692:	2c00      	cmp	r4, #0
 8006694:	d0e8      	beq.n	8006668 <_strtod_l+0x55c>
 8006696:	4264      	negs	r4, r4
 8006698:	220f      	movs	r2, #15
 800669a:	0023      	movs	r3, r4
 800669c:	4013      	ands	r3, r2
 800669e:	4214      	tst	r4, r2
 80066a0:	d00a      	beq.n	80066b8 <_strtod_l+0x5ac>
 80066a2:	00da      	lsls	r2, r3, #3
 80066a4:	4b14      	ldr	r3, [pc, #80]	; (80066f8 <_strtod_l+0x5ec>)
 80066a6:	0030      	movs	r0, r6
 80066a8:	189b      	adds	r3, r3, r2
 80066aa:	0039      	movs	r1, r7
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f7fa fad4 	bl	8000c5c <__aeabi_ddiv>
 80066b4:	0006      	movs	r6, r0
 80066b6:	000f      	movs	r7, r1
 80066b8:	1124      	asrs	r4, r4, #4
 80066ba:	d0d5      	beq.n	8006668 <_strtod_l+0x55c>
 80066bc:	2c1f      	cmp	r4, #31
 80066be:	dd27      	ble.n	8006710 <_strtod_l+0x604>
 80066c0:	2300      	movs	r3, #0
 80066c2:	9306      	str	r3, [sp, #24]
 80066c4:	9307      	str	r3, [sp, #28]
 80066c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80066c8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ca:	2322      	movs	r3, #34	; 0x22
 80066cc:	9a05      	ldr	r2, [sp, #20]
 80066ce:	2600      	movs	r6, #0
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066d4:	2700      	movs	r7, #0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d18f      	bne.n	80065fa <_strtod_l+0x4ee>
 80066da:	e55e      	b.n	800619a <_strtod_l+0x8e>
 80066dc:	00004e1f 	.word	0x00004e1f
 80066e0:	08009e8d 	.word	0x08009e8d
 80066e4:	08009ed0 	.word	0x08009ed0
 80066e8:	7ff00000 	.word	0x7ff00000
 80066ec:	08009e85 	.word	0x08009e85
 80066f0:	0800a014 	.word	0x0800a014
 80066f4:	0800a330 	.word	0x0800a330
 80066f8:	0800a210 	.word	0x0800a210
 80066fc:	fcb00000 	.word	0xfcb00000
 8006700:	0800a1e8 	.word	0x0800a1e8
 8006704:	7ca00000 	.word	0x7ca00000
 8006708:	7c900000 	.word	0x7c900000
 800670c:	7fefffff 	.word	0x7fefffff
 8006710:	2310      	movs	r3, #16
 8006712:	0022      	movs	r2, r4
 8006714:	401a      	ands	r2, r3
 8006716:	9208      	str	r2, [sp, #32]
 8006718:	421c      	tst	r4, r3
 800671a:	d001      	beq.n	8006720 <_strtod_l+0x614>
 800671c:	335a      	adds	r3, #90	; 0x5a
 800671e:	9308      	str	r3, [sp, #32]
 8006720:	0030      	movs	r0, r6
 8006722:	0039      	movs	r1, r7
 8006724:	2300      	movs	r3, #0
 8006726:	4dca      	ldr	r5, [pc, #808]	; (8006a50 <_strtod_l+0x944>)
 8006728:	2201      	movs	r2, #1
 800672a:	4214      	tst	r4, r2
 800672c:	d004      	beq.n	8006738 <_strtod_l+0x62c>
 800672e:	682a      	ldr	r2, [r5, #0]
 8006730:	686b      	ldr	r3, [r5, #4]
 8006732:	f7fa fe99 	bl	8001468 <__aeabi_dmul>
 8006736:	2301      	movs	r3, #1
 8006738:	1064      	asrs	r4, r4, #1
 800673a:	3508      	adds	r5, #8
 800673c:	2c00      	cmp	r4, #0
 800673e:	d1f3      	bne.n	8006728 <_strtod_l+0x61c>
 8006740:	2b00      	cmp	r3, #0
 8006742:	d001      	beq.n	8006748 <_strtod_l+0x63c>
 8006744:	0006      	movs	r6, r0
 8006746:	000f      	movs	r7, r1
 8006748:	9b08      	ldr	r3, [sp, #32]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00f      	beq.n	800676e <_strtod_l+0x662>
 800674e:	236b      	movs	r3, #107	; 0x6b
 8006750:	0079      	lsls	r1, r7, #1
 8006752:	0d49      	lsrs	r1, r1, #21
 8006754:	003a      	movs	r2, r7
 8006756:	1a5b      	subs	r3, r3, r1
 8006758:	2b00      	cmp	r3, #0
 800675a:	dd08      	ble.n	800676e <_strtod_l+0x662>
 800675c:	2b1f      	cmp	r3, #31
 800675e:	dc00      	bgt.n	8006762 <_strtod_l+0x656>
 8006760:	e126      	b.n	80069b0 <_strtod_l+0x8a4>
 8006762:	2600      	movs	r6, #0
 8006764:	2b34      	cmp	r3, #52	; 0x34
 8006766:	dc00      	bgt.n	800676a <_strtod_l+0x65e>
 8006768:	e11b      	b.n	80069a2 <_strtod_l+0x896>
 800676a:	27dc      	movs	r7, #220	; 0xdc
 800676c:	04bf      	lsls	r7, r7, #18
 800676e:	2200      	movs	r2, #0
 8006770:	2300      	movs	r3, #0
 8006772:	0030      	movs	r0, r6
 8006774:	0039      	movs	r1, r7
 8006776:	f7f9 fe69 	bl	800044c <__aeabi_dcmpeq>
 800677a:	2800      	cmp	r0, #0
 800677c:	d1a0      	bne.n	80066c0 <_strtod_l+0x5b4>
 800677e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006786:	9b06      	ldr	r3, [sp, #24]
 8006788:	9805      	ldr	r0, [sp, #20]
 800678a:	f002 f985 	bl	8008a98 <__s2b>
 800678e:	900b      	str	r0, [sp, #44]	; 0x2c
 8006790:	2800      	cmp	r0, #0
 8006792:	d100      	bne.n	8006796 <_strtod_l+0x68a>
 8006794:	e723      	b.n	80065de <_strtod_l+0x4d2>
 8006796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006798:	9907      	ldr	r1, [sp, #28]
 800679a:	17da      	asrs	r2, r3, #31
 800679c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800679e:	1a5b      	subs	r3, r3, r1
 80067a0:	401a      	ands	r2, r3
 80067a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a4:	9215      	str	r2, [sp, #84]	; 0x54
 80067a6:	43db      	mvns	r3, r3
 80067a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067aa:	17db      	asrs	r3, r3, #31
 80067ac:	401a      	ands	r2, r3
 80067ae:	2300      	movs	r3, #0
 80067b0:	921c      	str	r2, [sp, #112]	; 0x70
 80067b2:	9306      	str	r3, [sp, #24]
 80067b4:	9307      	str	r3, [sp, #28]
 80067b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067b8:	9805      	ldr	r0, [sp, #20]
 80067ba:	6859      	ldr	r1, [r3, #4]
 80067bc:	f002 f8c0 	bl	8008940 <_Balloc>
 80067c0:	9009      	str	r0, [sp, #36]	; 0x24
 80067c2:	2800      	cmp	r0, #0
 80067c4:	d100      	bne.n	80067c8 <_strtod_l+0x6bc>
 80067c6:	e70f      	b.n	80065e8 <_strtod_l+0x4dc>
 80067c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	310c      	adds	r1, #12
 80067d0:	1c9a      	adds	r2, r3, #2
 80067d2:	0092      	lsls	r2, r2, #2
 80067d4:	300c      	adds	r0, #12
 80067d6:	930c      	str	r3, [sp, #48]	; 0x30
 80067d8:	f002 f8a9 	bl	800892e <memcpy>
 80067dc:	ab24      	add	r3, sp, #144	; 0x90
 80067de:	9301      	str	r3, [sp, #4]
 80067e0:	ab23      	add	r3, sp, #140	; 0x8c
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	0032      	movs	r2, r6
 80067e6:	003b      	movs	r3, r7
 80067e8:	9805      	ldr	r0, [sp, #20]
 80067ea:	960e      	str	r6, [sp, #56]	; 0x38
 80067ec:	970f      	str	r7, [sp, #60]	; 0x3c
 80067ee:	f002 fca1 	bl	8009134 <__d2b>
 80067f2:	9022      	str	r0, [sp, #136]	; 0x88
 80067f4:	2800      	cmp	r0, #0
 80067f6:	d100      	bne.n	80067fa <_strtod_l+0x6ee>
 80067f8:	e6f6      	b.n	80065e8 <_strtod_l+0x4dc>
 80067fa:	2101      	movs	r1, #1
 80067fc:	9805      	ldr	r0, [sp, #20]
 80067fe:	f002 f9df 	bl	8008bc0 <__i2b>
 8006802:	9007      	str	r0, [sp, #28]
 8006804:	2800      	cmp	r0, #0
 8006806:	d100      	bne.n	800680a <_strtod_l+0x6fe>
 8006808:	e6ee      	b.n	80065e8 <_strtod_l+0x4dc>
 800680a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800680c:	2b00      	cmp	r3, #0
 800680e:	da00      	bge.n	8006812 <_strtod_l+0x706>
 8006810:	e0d3      	b.n	80069ba <_strtod_l+0x8ae>
 8006812:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006814:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8006816:	189d      	adds	r5, r3, r2
 8006818:	9908      	ldr	r1, [sp, #32]
 800681a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800681c:	1a5b      	subs	r3, r3, r1
 800681e:	2136      	movs	r1, #54	; 0x36
 8006820:	189b      	adds	r3, r3, r2
 8006822:	1a8a      	subs	r2, r1, r2
 8006824:	498b      	ldr	r1, [pc, #556]	; (8006a54 <_strtod_l+0x948>)
 8006826:	3b01      	subs	r3, #1
 8006828:	2001      	movs	r0, #1
 800682a:	428b      	cmp	r3, r1
 800682c:	db00      	blt.n	8006830 <_strtod_l+0x724>
 800682e:	e0cf      	b.n	80069d0 <_strtod_l+0x8c4>
 8006830:	1ac9      	subs	r1, r1, r3
 8006832:	1a52      	subs	r2, r2, r1
 8006834:	291f      	cmp	r1, #31
 8006836:	dd00      	ble.n	800683a <_strtod_l+0x72e>
 8006838:	e0c3      	b.n	80069c2 <_strtod_l+0x8b6>
 800683a:	4088      	lsls	r0, r1
 800683c:	2300      	movs	r3, #0
 800683e:	9014      	str	r0, [sp, #80]	; 0x50
 8006840:	9312      	str	r3, [sp, #72]	; 0x48
 8006842:	18ab      	adds	r3, r5, r2
 8006844:	930c      	str	r3, [sp, #48]	; 0x30
 8006846:	18a4      	adds	r4, r4, r2
 8006848:	9b08      	ldr	r3, [sp, #32]
 800684a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800684c:	191c      	adds	r4, r3, r4
 800684e:	002b      	movs	r3, r5
 8006850:	4295      	cmp	r5, r2
 8006852:	dd00      	ble.n	8006856 <_strtod_l+0x74a>
 8006854:	0013      	movs	r3, r2
 8006856:	42a3      	cmp	r3, r4
 8006858:	dd00      	ble.n	800685c <_strtod_l+0x750>
 800685a:	0023      	movs	r3, r4
 800685c:	2b00      	cmp	r3, #0
 800685e:	dd04      	ble.n	800686a <_strtod_l+0x75e>
 8006860:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006862:	1ae4      	subs	r4, r4, r3
 8006864:	1ad2      	subs	r2, r2, r3
 8006866:	920c      	str	r2, [sp, #48]	; 0x30
 8006868:	1aed      	subs	r5, r5, r3
 800686a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800686c:	2b00      	cmp	r3, #0
 800686e:	dd17      	ble.n	80068a0 <_strtod_l+0x794>
 8006870:	001a      	movs	r2, r3
 8006872:	9907      	ldr	r1, [sp, #28]
 8006874:	9805      	ldr	r0, [sp, #20]
 8006876:	f002 fa69 	bl	8008d4c <__pow5mult>
 800687a:	9007      	str	r0, [sp, #28]
 800687c:	2800      	cmp	r0, #0
 800687e:	d100      	bne.n	8006882 <_strtod_l+0x776>
 8006880:	e6b2      	b.n	80065e8 <_strtod_l+0x4dc>
 8006882:	0001      	movs	r1, r0
 8006884:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006886:	9805      	ldr	r0, [sp, #20]
 8006888:	f002 f9b0 	bl	8008bec <__multiply>
 800688c:	9011      	str	r0, [sp, #68]	; 0x44
 800688e:	2800      	cmp	r0, #0
 8006890:	d100      	bne.n	8006894 <_strtod_l+0x788>
 8006892:	e6a9      	b.n	80065e8 <_strtod_l+0x4dc>
 8006894:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006896:	9805      	ldr	r0, [sp, #20]
 8006898:	f002 f896 	bl	80089c8 <_Bfree>
 800689c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800689e:	9322      	str	r3, [sp, #136]	; 0x88
 80068a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	dd00      	ble.n	80068a8 <_strtod_l+0x79c>
 80068a6:	e096      	b.n	80069d6 <_strtod_l+0x8ca>
 80068a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dd08      	ble.n	80068c0 <_strtod_l+0x7b4>
 80068ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80068b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068b2:	9805      	ldr	r0, [sp, #20]
 80068b4:	f002 fa4a 	bl	8008d4c <__pow5mult>
 80068b8:	9009      	str	r0, [sp, #36]	; 0x24
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d100      	bne.n	80068c0 <_strtod_l+0x7b4>
 80068be:	e693      	b.n	80065e8 <_strtod_l+0x4dc>
 80068c0:	2c00      	cmp	r4, #0
 80068c2:	dd08      	ble.n	80068d6 <_strtod_l+0x7ca>
 80068c4:	0022      	movs	r2, r4
 80068c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80068c8:	9805      	ldr	r0, [sp, #20]
 80068ca:	f002 fa9b 	bl	8008e04 <__lshift>
 80068ce:	9009      	str	r0, [sp, #36]	; 0x24
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d100      	bne.n	80068d6 <_strtod_l+0x7ca>
 80068d4:	e688      	b.n	80065e8 <_strtod_l+0x4dc>
 80068d6:	2d00      	cmp	r5, #0
 80068d8:	dd08      	ble.n	80068ec <_strtod_l+0x7e0>
 80068da:	002a      	movs	r2, r5
 80068dc:	9907      	ldr	r1, [sp, #28]
 80068de:	9805      	ldr	r0, [sp, #20]
 80068e0:	f002 fa90 	bl	8008e04 <__lshift>
 80068e4:	9007      	str	r0, [sp, #28]
 80068e6:	2800      	cmp	r0, #0
 80068e8:	d100      	bne.n	80068ec <_strtod_l+0x7e0>
 80068ea:	e67d      	b.n	80065e8 <_strtod_l+0x4dc>
 80068ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068ee:	9922      	ldr	r1, [sp, #136]	; 0x88
 80068f0:	9805      	ldr	r0, [sp, #20]
 80068f2:	f002 fb13 	bl	8008f1c <__mdiff>
 80068f6:	9006      	str	r0, [sp, #24]
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d100      	bne.n	80068fe <_strtod_l+0x7f2>
 80068fc:	e674      	b.n	80065e8 <_strtod_l+0x4dc>
 80068fe:	2200      	movs	r2, #0
 8006900:	68c3      	ldr	r3, [r0, #12]
 8006902:	9907      	ldr	r1, [sp, #28]
 8006904:	60c2      	str	r2, [r0, #12]
 8006906:	9311      	str	r3, [sp, #68]	; 0x44
 8006908:	f002 faec 	bl	8008ee4 <__mcmp>
 800690c:	2800      	cmp	r0, #0
 800690e:	da6c      	bge.n	80069ea <_strtod_l+0x8de>
 8006910:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006912:	4333      	orrs	r3, r6
 8006914:	d000      	beq.n	8006918 <_strtod_l+0x80c>
 8006916:	e097      	b.n	8006a48 <_strtod_l+0x93c>
 8006918:	033b      	lsls	r3, r7, #12
 800691a:	d000      	beq.n	800691e <_strtod_l+0x812>
 800691c:	e094      	b.n	8006a48 <_strtod_l+0x93c>
 800691e:	22d6      	movs	r2, #214	; 0xd6
 8006920:	4b4d      	ldr	r3, [pc, #308]	; (8006a58 <_strtod_l+0x94c>)
 8006922:	04d2      	lsls	r2, r2, #19
 8006924:	403b      	ands	r3, r7
 8006926:	4293      	cmp	r3, r2
 8006928:	d800      	bhi.n	800692c <_strtod_l+0x820>
 800692a:	e08d      	b.n	8006a48 <_strtod_l+0x93c>
 800692c:	9b06      	ldr	r3, [sp, #24]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	930a      	str	r3, [sp, #40]	; 0x28
 8006932:	2b00      	cmp	r3, #0
 8006934:	d105      	bne.n	8006942 <_strtod_l+0x836>
 8006936:	9b06      	ldr	r3, [sp, #24]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	930a      	str	r3, [sp, #40]	; 0x28
 800693c:	2b01      	cmp	r3, #1
 800693e:	dc00      	bgt.n	8006942 <_strtod_l+0x836>
 8006940:	e082      	b.n	8006a48 <_strtod_l+0x93c>
 8006942:	9906      	ldr	r1, [sp, #24]
 8006944:	2201      	movs	r2, #1
 8006946:	9805      	ldr	r0, [sp, #20]
 8006948:	f002 fa5c 	bl	8008e04 <__lshift>
 800694c:	9907      	ldr	r1, [sp, #28]
 800694e:	9006      	str	r0, [sp, #24]
 8006950:	f002 fac8 	bl	8008ee4 <__mcmp>
 8006954:	2800      	cmp	r0, #0
 8006956:	dd77      	ble.n	8006a48 <_strtod_l+0x93c>
 8006958:	9908      	ldr	r1, [sp, #32]
 800695a:	003b      	movs	r3, r7
 800695c:	4a3e      	ldr	r2, [pc, #248]	; (8006a58 <_strtod_l+0x94c>)
 800695e:	2900      	cmp	r1, #0
 8006960:	d100      	bne.n	8006964 <_strtod_l+0x858>
 8006962:	e09e      	b.n	8006aa2 <_strtod_l+0x996>
 8006964:	0011      	movs	r1, r2
 8006966:	20d6      	movs	r0, #214	; 0xd6
 8006968:	4039      	ands	r1, r7
 800696a:	04c0      	lsls	r0, r0, #19
 800696c:	4281      	cmp	r1, r0
 800696e:	dd00      	ble.n	8006972 <_strtod_l+0x866>
 8006970:	e097      	b.n	8006aa2 <_strtod_l+0x996>
 8006972:	23dc      	movs	r3, #220	; 0xdc
 8006974:	049b      	lsls	r3, r3, #18
 8006976:	4299      	cmp	r1, r3
 8006978:	dc00      	bgt.n	800697c <_strtod_l+0x870>
 800697a:	e6a6      	b.n	80066ca <_strtod_l+0x5be>
 800697c:	4b37      	ldr	r3, [pc, #220]	; (8006a5c <_strtod_l+0x950>)
 800697e:	0030      	movs	r0, r6
 8006980:	931b      	str	r3, [sp, #108]	; 0x6c
 8006982:	2300      	movs	r3, #0
 8006984:	931a      	str	r3, [sp, #104]	; 0x68
 8006986:	0039      	movs	r1, r7
 8006988:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800698a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800698c:	f7fa fd6c 	bl	8001468 <__aeabi_dmul>
 8006990:	0006      	movs	r6, r0
 8006992:	000f      	movs	r7, r1
 8006994:	4308      	orrs	r0, r1
 8006996:	d000      	beq.n	800699a <_strtod_l+0x88e>
 8006998:	e62f      	b.n	80065fa <_strtod_l+0x4ee>
 800699a:	2322      	movs	r3, #34	; 0x22
 800699c:	9a05      	ldr	r2, [sp, #20]
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	e62b      	b.n	80065fa <_strtod_l+0x4ee>
 80069a2:	2101      	movs	r1, #1
 80069a4:	3b20      	subs	r3, #32
 80069a6:	4249      	negs	r1, r1
 80069a8:	4099      	lsls	r1, r3
 80069aa:	400a      	ands	r2, r1
 80069ac:	0017      	movs	r7, r2
 80069ae:	e6de      	b.n	800676e <_strtod_l+0x662>
 80069b0:	2201      	movs	r2, #1
 80069b2:	4252      	negs	r2, r2
 80069b4:	409a      	lsls	r2, r3
 80069b6:	4016      	ands	r6, r2
 80069b8:	e6d9      	b.n	800676e <_strtod_l+0x662>
 80069ba:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80069bc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80069be:	1ad4      	subs	r4, r2, r3
 80069c0:	e72a      	b.n	8006818 <_strtod_l+0x70c>
 80069c2:	4927      	ldr	r1, [pc, #156]	; (8006a60 <_strtod_l+0x954>)
 80069c4:	1acb      	subs	r3, r1, r3
 80069c6:	0001      	movs	r1, r0
 80069c8:	4099      	lsls	r1, r3
 80069ca:	9112      	str	r1, [sp, #72]	; 0x48
 80069cc:	9014      	str	r0, [sp, #80]	; 0x50
 80069ce:	e738      	b.n	8006842 <_strtod_l+0x736>
 80069d0:	2300      	movs	r3, #0
 80069d2:	9312      	str	r3, [sp, #72]	; 0x48
 80069d4:	e7fa      	b.n	80069cc <_strtod_l+0x8c0>
 80069d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069d8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80069da:	9805      	ldr	r0, [sp, #20]
 80069dc:	f002 fa12 	bl	8008e04 <__lshift>
 80069e0:	9022      	str	r0, [sp, #136]	; 0x88
 80069e2:	2800      	cmp	r0, #0
 80069e4:	d000      	beq.n	80069e8 <_strtod_l+0x8dc>
 80069e6:	e75f      	b.n	80068a8 <_strtod_l+0x79c>
 80069e8:	e5fe      	b.n	80065e8 <_strtod_l+0x4dc>
 80069ea:	970c      	str	r7, [sp, #48]	; 0x30
 80069ec:	2800      	cmp	r0, #0
 80069ee:	d176      	bne.n	8006ade <_strtod_l+0x9d2>
 80069f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80069f2:	033b      	lsls	r3, r7, #12
 80069f4:	0b1b      	lsrs	r3, r3, #12
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	d038      	beq.n	8006a6c <_strtod_l+0x960>
 80069fa:	4a1a      	ldr	r2, [pc, #104]	; (8006a64 <_strtod_l+0x958>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d138      	bne.n	8006a72 <_strtod_l+0x966>
 8006a00:	2201      	movs	r2, #1
 8006a02:	9b08      	ldr	r3, [sp, #32]
 8006a04:	4252      	negs	r2, r2
 8006a06:	0031      	movs	r1, r6
 8006a08:	0010      	movs	r0, r2
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00b      	beq.n	8006a26 <_strtod_l+0x91a>
 8006a0e:	24d4      	movs	r4, #212	; 0xd4
 8006a10:	4b11      	ldr	r3, [pc, #68]	; (8006a58 <_strtod_l+0x94c>)
 8006a12:	0010      	movs	r0, r2
 8006a14:	403b      	ands	r3, r7
 8006a16:	04e4      	lsls	r4, r4, #19
 8006a18:	42a3      	cmp	r3, r4
 8006a1a:	d804      	bhi.n	8006a26 <_strtod_l+0x91a>
 8006a1c:	306c      	adds	r0, #108	; 0x6c
 8006a1e:	0d1b      	lsrs	r3, r3, #20
 8006a20:	1ac3      	subs	r3, r0, r3
 8006a22:	409a      	lsls	r2, r3
 8006a24:	0010      	movs	r0, r2
 8006a26:	4281      	cmp	r1, r0
 8006a28:	d123      	bne.n	8006a72 <_strtod_l+0x966>
 8006a2a:	4b0f      	ldr	r3, [pc, #60]	; (8006a68 <_strtod_l+0x95c>)
 8006a2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d102      	bne.n	8006a38 <_strtod_l+0x92c>
 8006a32:	1c4b      	adds	r3, r1, #1
 8006a34:	d100      	bne.n	8006a38 <_strtod_l+0x92c>
 8006a36:	e5d7      	b.n	80065e8 <_strtod_l+0x4dc>
 8006a38:	4b07      	ldr	r3, [pc, #28]	; (8006a58 <_strtod_l+0x94c>)
 8006a3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a3c:	2600      	movs	r6, #0
 8006a3e:	401a      	ands	r2, r3
 8006a40:	0013      	movs	r3, r2
 8006a42:	2280      	movs	r2, #128	; 0x80
 8006a44:	0352      	lsls	r2, r2, #13
 8006a46:	189f      	adds	r7, r3, r2
 8006a48:	9b08      	ldr	r3, [sp, #32]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d196      	bne.n	800697c <_strtod_l+0x870>
 8006a4e:	e5d4      	b.n	80065fa <_strtod_l+0x4ee>
 8006a50:	08009ee8 	.word	0x08009ee8
 8006a54:	fffffc02 	.word	0xfffffc02
 8006a58:	7ff00000 	.word	0x7ff00000
 8006a5c:	39500000 	.word	0x39500000
 8006a60:	fffffbe2 	.word	0xfffffbe2
 8006a64:	000fffff 	.word	0x000fffff
 8006a68:	7fefffff 	.word	0x7fefffff
 8006a6c:	4333      	orrs	r3, r6
 8006a6e:	d100      	bne.n	8006a72 <_strtod_l+0x966>
 8006a70:	e772      	b.n	8006958 <_strtod_l+0x84c>
 8006a72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d01d      	beq.n	8006ab4 <_strtod_l+0x9a8>
 8006a78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a7c:	4213      	tst	r3, r2
 8006a7e:	d0e3      	beq.n	8006a48 <_strtod_l+0x93c>
 8006a80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a82:	0030      	movs	r0, r6
 8006a84:	0039      	movs	r1, r7
 8006a86:	9a08      	ldr	r2, [sp, #32]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d017      	beq.n	8006abc <_strtod_l+0x9b0>
 8006a8c:	f7ff fb26 	bl	80060dc <sulp>
 8006a90:	0002      	movs	r2, r0
 8006a92:	000b      	movs	r3, r1
 8006a94:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006a96:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006a98:	f7f9 fd76 	bl	8000588 <__aeabi_dadd>
 8006a9c:	0006      	movs	r6, r0
 8006a9e:	000f      	movs	r7, r1
 8006aa0:	e7d2      	b.n	8006a48 <_strtod_l+0x93c>
 8006aa2:	2601      	movs	r6, #1
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	4a9b      	ldr	r2, [pc, #620]	; (8006d14 <_strtod_l+0xc08>)
 8006aa8:	4276      	negs	r6, r6
 8006aaa:	189b      	adds	r3, r3, r2
 8006aac:	4a9a      	ldr	r2, [pc, #616]	; (8006d18 <_strtod_l+0xc0c>)
 8006aae:	431a      	orrs	r2, r3
 8006ab0:	0017      	movs	r7, r2
 8006ab2:	e7c9      	b.n	8006a48 <_strtod_l+0x93c>
 8006ab4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ab6:	4233      	tst	r3, r6
 8006ab8:	d0c6      	beq.n	8006a48 <_strtod_l+0x93c>
 8006aba:	e7e1      	b.n	8006a80 <_strtod_l+0x974>
 8006abc:	f7ff fb0e 	bl	80060dc <sulp>
 8006ac0:	0002      	movs	r2, r0
 8006ac2:	000b      	movs	r3, r1
 8006ac4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006ac6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ac8:	f7fa ff3a 	bl	8001940 <__aeabi_dsub>
 8006acc:	2200      	movs	r2, #0
 8006ace:	2300      	movs	r3, #0
 8006ad0:	0006      	movs	r6, r0
 8006ad2:	000f      	movs	r7, r1
 8006ad4:	f7f9 fcba 	bl	800044c <__aeabi_dcmpeq>
 8006ad8:	2800      	cmp	r0, #0
 8006ada:	d0b5      	beq.n	8006a48 <_strtod_l+0x93c>
 8006adc:	e5f5      	b.n	80066ca <_strtod_l+0x5be>
 8006ade:	9907      	ldr	r1, [sp, #28]
 8006ae0:	9806      	ldr	r0, [sp, #24]
 8006ae2:	f002 fb8b 	bl	80091fc <__ratio>
 8006ae6:	2380      	movs	r3, #128	; 0x80
 8006ae8:	2200      	movs	r2, #0
 8006aea:	05db      	lsls	r3, r3, #23
 8006aec:	0004      	movs	r4, r0
 8006aee:	000d      	movs	r5, r1
 8006af0:	f7f9 fcbc 	bl	800046c <__aeabi_dcmple>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	d079      	beq.n	8006bec <_strtod_l+0xae0>
 8006af8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d04b      	beq.n	8006b96 <_strtod_l+0xa8a>
 8006afe:	2300      	movs	r3, #0
 8006b00:	4c86      	ldr	r4, [pc, #536]	; (8006d1c <_strtod_l+0xc10>)
 8006b02:	2500      	movs	r5, #0
 8006b04:	9312      	str	r3, [sp, #72]	; 0x48
 8006b06:	9413      	str	r4, [sp, #76]	; 0x4c
 8006b08:	4c84      	ldr	r4, [pc, #528]	; (8006d1c <_strtod_l+0xc10>)
 8006b0a:	4a85      	ldr	r2, [pc, #532]	; (8006d20 <_strtod_l+0xc14>)
 8006b0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b0e:	4013      	ands	r3, r2
 8006b10:	9314      	str	r3, [sp, #80]	; 0x50
 8006b12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006b14:	4b83      	ldr	r3, [pc, #524]	; (8006d24 <_strtod_l+0xc18>)
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d000      	beq.n	8006b1c <_strtod_l+0xa10>
 8006b1a:	e0b0      	b.n	8006c7e <_strtod_l+0xb72>
 8006b1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b20:	921a      	str	r2, [sp, #104]	; 0x68
 8006b22:	931b      	str	r3, [sp, #108]	; 0x6c
 8006b24:	4a80      	ldr	r2, [pc, #512]	; (8006d28 <_strtod_l+0xc1c>)
 8006b26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b28:	4694      	mov	ip, r2
 8006b2a:	4463      	add	r3, ip
 8006b2c:	001f      	movs	r7, r3
 8006b2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b32:	0030      	movs	r0, r6
 8006b34:	0039      	movs	r1, r7
 8006b36:	920c      	str	r2, [sp, #48]	; 0x30
 8006b38:	930d      	str	r3, [sp, #52]	; 0x34
 8006b3a:	f002 fa87 	bl	800904c <__ulp>
 8006b3e:	0002      	movs	r2, r0
 8006b40:	000b      	movs	r3, r1
 8006b42:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006b44:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b46:	f7fa fc8f 	bl	8001468 <__aeabi_dmul>
 8006b4a:	0032      	movs	r2, r6
 8006b4c:	003b      	movs	r3, r7
 8006b4e:	f7f9 fd1b 	bl	8000588 <__aeabi_dadd>
 8006b52:	4a73      	ldr	r2, [pc, #460]	; (8006d20 <_strtod_l+0xc14>)
 8006b54:	4b75      	ldr	r3, [pc, #468]	; (8006d2c <_strtod_l+0xc20>)
 8006b56:	0006      	movs	r6, r0
 8006b58:	400a      	ands	r2, r1
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d95e      	bls.n	8006c1c <_strtod_l+0xb10>
 8006b5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b60:	4a73      	ldr	r2, [pc, #460]	; (8006d30 <_strtod_l+0xc24>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d103      	bne.n	8006b6e <_strtod_l+0xa62>
 8006b66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b68:	3301      	adds	r3, #1
 8006b6a:	d100      	bne.n	8006b6e <_strtod_l+0xa62>
 8006b6c:	e53c      	b.n	80065e8 <_strtod_l+0x4dc>
 8006b6e:	2601      	movs	r6, #1
 8006b70:	4f6f      	ldr	r7, [pc, #444]	; (8006d30 <_strtod_l+0xc24>)
 8006b72:	4276      	negs	r6, r6
 8006b74:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006b76:	9805      	ldr	r0, [sp, #20]
 8006b78:	f001 ff26 	bl	80089c8 <_Bfree>
 8006b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7e:	9805      	ldr	r0, [sp, #20]
 8006b80:	f001 ff22 	bl	80089c8 <_Bfree>
 8006b84:	9907      	ldr	r1, [sp, #28]
 8006b86:	9805      	ldr	r0, [sp, #20]
 8006b88:	f001 ff1e 	bl	80089c8 <_Bfree>
 8006b8c:	9906      	ldr	r1, [sp, #24]
 8006b8e:	9805      	ldr	r0, [sp, #20]
 8006b90:	f001 ff1a 	bl	80089c8 <_Bfree>
 8006b94:	e60f      	b.n	80067b6 <_strtod_l+0x6aa>
 8006b96:	2e00      	cmp	r6, #0
 8006b98:	d11c      	bne.n	8006bd4 <_strtod_l+0xac8>
 8006b9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b9c:	031b      	lsls	r3, r3, #12
 8006b9e:	d11f      	bne.n	8006be0 <_strtod_l+0xad4>
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	0020      	movs	r0, r4
 8006ba4:	0029      	movs	r1, r5
 8006ba6:	4b5d      	ldr	r3, [pc, #372]	; (8006d1c <_strtod_l+0xc10>)
 8006ba8:	f7f9 fc56 	bl	8000458 <__aeabi_dcmplt>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	d11a      	bne.n	8006be6 <_strtod_l+0xada>
 8006bb0:	0020      	movs	r0, r4
 8006bb2:	0029      	movs	r1, r5
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4b5f      	ldr	r3, [pc, #380]	; (8006d34 <_strtod_l+0xc28>)
 8006bb8:	f7fa fc56 	bl	8001468 <__aeabi_dmul>
 8006bbc:	0005      	movs	r5, r0
 8006bbe:	000c      	movs	r4, r1
 8006bc0:	2380      	movs	r3, #128	; 0x80
 8006bc2:	061b      	lsls	r3, r3, #24
 8006bc4:	18e3      	adds	r3, r4, r3
 8006bc6:	951e      	str	r5, [sp, #120]	; 0x78
 8006bc8:	931f      	str	r3, [sp, #124]	; 0x7c
 8006bca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006bcc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006bce:	9212      	str	r2, [sp, #72]	; 0x48
 8006bd0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006bd2:	e79a      	b.n	8006b0a <_strtod_l+0x9fe>
 8006bd4:	2e01      	cmp	r6, #1
 8006bd6:	d103      	bne.n	8006be0 <_strtod_l+0xad4>
 8006bd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d100      	bne.n	8006be0 <_strtod_l+0xad4>
 8006bde:	e574      	b.n	80066ca <_strtod_l+0x5be>
 8006be0:	2300      	movs	r3, #0
 8006be2:	4c55      	ldr	r4, [pc, #340]	; (8006d38 <_strtod_l+0xc2c>)
 8006be4:	e78d      	b.n	8006b02 <_strtod_l+0x9f6>
 8006be6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006be8:	4c52      	ldr	r4, [pc, #328]	; (8006d34 <_strtod_l+0xc28>)
 8006bea:	e7e9      	b.n	8006bc0 <_strtod_l+0xab4>
 8006bec:	2200      	movs	r2, #0
 8006bee:	0020      	movs	r0, r4
 8006bf0:	0029      	movs	r1, r5
 8006bf2:	4b50      	ldr	r3, [pc, #320]	; (8006d34 <_strtod_l+0xc28>)
 8006bf4:	f7fa fc38 	bl	8001468 <__aeabi_dmul>
 8006bf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006bfa:	0005      	movs	r5, r0
 8006bfc:	000b      	movs	r3, r1
 8006bfe:	000c      	movs	r4, r1
 8006c00:	2a00      	cmp	r2, #0
 8006c02:	d107      	bne.n	8006c14 <_strtod_l+0xb08>
 8006c04:	2280      	movs	r2, #128	; 0x80
 8006c06:	0612      	lsls	r2, r2, #24
 8006c08:	188b      	adds	r3, r1, r2
 8006c0a:	9016      	str	r0, [sp, #88]	; 0x58
 8006c0c:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006c10:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c12:	e7dc      	b.n	8006bce <_strtod_l+0xac2>
 8006c14:	0002      	movs	r2, r0
 8006c16:	9216      	str	r2, [sp, #88]	; 0x58
 8006c18:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c1a:	e7f8      	b.n	8006c0e <_strtod_l+0xb02>
 8006c1c:	23d4      	movs	r3, #212	; 0xd4
 8006c1e:	049b      	lsls	r3, r3, #18
 8006c20:	18cf      	adds	r7, r1, r3
 8006c22:	9b08      	ldr	r3, [sp, #32]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1a5      	bne.n	8006b74 <_strtod_l+0xa68>
 8006c28:	4b3d      	ldr	r3, [pc, #244]	; (8006d20 <_strtod_l+0xc14>)
 8006c2a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006c2c:	403b      	ands	r3, r7
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d1a0      	bne.n	8006b74 <_strtod_l+0xa68>
 8006c32:	0028      	movs	r0, r5
 8006c34:	0021      	movs	r1, r4
 8006c36:	f7f9 fc55 	bl	80004e4 <__aeabi_d2lz>
 8006c3a:	f7f9 fc8f 	bl	800055c <__aeabi_l2d>
 8006c3e:	0002      	movs	r2, r0
 8006c40:	000b      	movs	r3, r1
 8006c42:	0028      	movs	r0, r5
 8006c44:	0021      	movs	r1, r4
 8006c46:	f7fa fe7b 	bl	8001940 <__aeabi_dsub>
 8006c4a:	033b      	lsls	r3, r7, #12
 8006c4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c4e:	0b1b      	lsrs	r3, r3, #12
 8006c50:	4333      	orrs	r3, r6
 8006c52:	4313      	orrs	r3, r2
 8006c54:	0004      	movs	r4, r0
 8006c56:	000d      	movs	r5, r1
 8006c58:	4a38      	ldr	r2, [pc, #224]	; (8006d3c <_strtod_l+0xc30>)
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d055      	beq.n	8006d0a <_strtod_l+0xbfe>
 8006c5e:	4b38      	ldr	r3, [pc, #224]	; (8006d40 <_strtod_l+0xc34>)
 8006c60:	f7f9 fbfa 	bl	8000458 <__aeabi_dcmplt>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	d000      	beq.n	8006c6a <_strtod_l+0xb5e>
 8006c68:	e4c7      	b.n	80065fa <_strtod_l+0x4ee>
 8006c6a:	0020      	movs	r0, r4
 8006c6c:	0029      	movs	r1, r5
 8006c6e:	4a35      	ldr	r2, [pc, #212]	; (8006d44 <_strtod_l+0xc38>)
 8006c70:	4b30      	ldr	r3, [pc, #192]	; (8006d34 <_strtod_l+0xc28>)
 8006c72:	f7f9 fc05 	bl	8000480 <__aeabi_dcmpgt>
 8006c76:	2800      	cmp	r0, #0
 8006c78:	d100      	bne.n	8006c7c <_strtod_l+0xb70>
 8006c7a:	e77b      	b.n	8006b74 <_strtod_l+0xa68>
 8006c7c:	e4bd      	b.n	80065fa <_strtod_l+0x4ee>
 8006c7e:	9b08      	ldr	r3, [sp, #32]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d02b      	beq.n	8006cdc <_strtod_l+0xbd0>
 8006c84:	23d4      	movs	r3, #212	; 0xd4
 8006c86:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006c88:	04db      	lsls	r3, r3, #19
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d826      	bhi.n	8006cdc <_strtod_l+0xbd0>
 8006c8e:	0028      	movs	r0, r5
 8006c90:	0021      	movs	r1, r4
 8006c92:	4a2d      	ldr	r2, [pc, #180]	; (8006d48 <_strtod_l+0xc3c>)
 8006c94:	4b2d      	ldr	r3, [pc, #180]	; (8006d4c <_strtod_l+0xc40>)
 8006c96:	f7f9 fbe9 	bl	800046c <__aeabi_dcmple>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	d017      	beq.n	8006cce <_strtod_l+0xbc2>
 8006c9e:	0028      	movs	r0, r5
 8006ca0:	0021      	movs	r1, r4
 8006ca2:	f7f9 fc01 	bl	80004a8 <__aeabi_d2uiz>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	d100      	bne.n	8006cac <_strtod_l+0xba0>
 8006caa:	3001      	adds	r0, #1
 8006cac:	f7fb fa5e 	bl	800216c <__aeabi_ui2d>
 8006cb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006cb2:	0005      	movs	r5, r0
 8006cb4:	000b      	movs	r3, r1
 8006cb6:	000c      	movs	r4, r1
 8006cb8:	2a00      	cmp	r2, #0
 8006cba:	d122      	bne.n	8006d02 <_strtod_l+0xbf6>
 8006cbc:	2280      	movs	r2, #128	; 0x80
 8006cbe:	0612      	lsls	r2, r2, #24
 8006cc0:	188b      	adds	r3, r1, r2
 8006cc2:	9018      	str	r0, [sp, #96]	; 0x60
 8006cc4:	9319      	str	r3, [sp, #100]	; 0x64
 8006cc6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006cc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cca:	9212      	str	r2, [sp, #72]	; 0x48
 8006ccc:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cce:	22d6      	movs	r2, #214	; 0xd6
 8006cd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cd2:	04d2      	lsls	r2, r2, #19
 8006cd4:	189b      	adds	r3, r3, r2
 8006cd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cd8:	1a9b      	subs	r3, r3, r2
 8006cda:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cdc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006cde:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006ce0:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006ce2:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8006ce4:	f002 f9b2 	bl	800904c <__ulp>
 8006ce8:	0002      	movs	r2, r0
 8006cea:	000b      	movs	r3, r1
 8006cec:	0030      	movs	r0, r6
 8006cee:	0039      	movs	r1, r7
 8006cf0:	f7fa fbba 	bl	8001468 <__aeabi_dmul>
 8006cf4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cf8:	f7f9 fc46 	bl	8000588 <__aeabi_dadd>
 8006cfc:	0006      	movs	r6, r0
 8006cfe:	000f      	movs	r7, r1
 8006d00:	e78f      	b.n	8006c22 <_strtod_l+0xb16>
 8006d02:	0002      	movs	r2, r0
 8006d04:	9218      	str	r2, [sp, #96]	; 0x60
 8006d06:	9319      	str	r3, [sp, #100]	; 0x64
 8006d08:	e7dd      	b.n	8006cc6 <_strtod_l+0xbba>
 8006d0a:	4b11      	ldr	r3, [pc, #68]	; (8006d50 <_strtod_l+0xc44>)
 8006d0c:	f7f9 fba4 	bl	8000458 <__aeabi_dcmplt>
 8006d10:	e7b1      	b.n	8006c76 <_strtod_l+0xb6a>
 8006d12:	46c0      	nop			; (mov r8, r8)
 8006d14:	fff00000 	.word	0xfff00000
 8006d18:	000fffff 	.word	0x000fffff
 8006d1c:	3ff00000 	.word	0x3ff00000
 8006d20:	7ff00000 	.word	0x7ff00000
 8006d24:	7fe00000 	.word	0x7fe00000
 8006d28:	fcb00000 	.word	0xfcb00000
 8006d2c:	7c9fffff 	.word	0x7c9fffff
 8006d30:	7fefffff 	.word	0x7fefffff
 8006d34:	3fe00000 	.word	0x3fe00000
 8006d38:	bff00000 	.word	0xbff00000
 8006d3c:	94a03595 	.word	0x94a03595
 8006d40:	3fdfffff 	.word	0x3fdfffff
 8006d44:	35afe535 	.word	0x35afe535
 8006d48:	ffc00000 	.word	0xffc00000
 8006d4c:	41dfffff 	.word	0x41dfffff
 8006d50:	3fcfffff 	.word	0x3fcfffff

08006d54 <_strtod_r>:
 8006d54:	b510      	push	{r4, lr}
 8006d56:	4b02      	ldr	r3, [pc, #8]	; (8006d60 <_strtod_r+0xc>)
 8006d58:	f7ff f9d8 	bl	800610c <_strtod_l>
 8006d5c:	bd10      	pop	{r4, pc}
 8006d5e:	46c0      	nop			; (mov r8, r8)
 8006d60:	20000074 	.word	0x20000074

08006d64 <_strtol_l.isra.0>:
 8006d64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d66:	b087      	sub	sp, #28
 8006d68:	001e      	movs	r6, r3
 8006d6a:	9005      	str	r0, [sp, #20]
 8006d6c:	9101      	str	r1, [sp, #4]
 8006d6e:	9202      	str	r2, [sp, #8]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d045      	beq.n	8006e00 <_strtol_l.isra.0+0x9c>
 8006d74:	0008      	movs	r0, r1
 8006d76:	2b24      	cmp	r3, #36	; 0x24
 8006d78:	d842      	bhi.n	8006e00 <_strtol_l.isra.0+0x9c>
 8006d7a:	4b3f      	ldr	r3, [pc, #252]	; (8006e78 <_strtol_l.isra.0+0x114>)
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	469c      	mov	ip, r3
 8006d80:	0003      	movs	r3, r0
 8006d82:	4661      	mov	r1, ip
 8006d84:	781c      	ldrb	r4, [r3, #0]
 8006d86:	1c45      	adds	r5, r0, #1
 8006d88:	5d09      	ldrb	r1, [r1, r4]
 8006d8a:	0028      	movs	r0, r5
 8006d8c:	000f      	movs	r7, r1
 8006d8e:	4017      	ands	r7, r2
 8006d90:	4211      	tst	r1, r2
 8006d92:	d1f5      	bne.n	8006d80 <_strtol_l.isra.0+0x1c>
 8006d94:	2c2d      	cmp	r4, #45	; 0x2d
 8006d96:	d13a      	bne.n	8006e0e <_strtol_l.isra.0+0xaa>
 8006d98:	2701      	movs	r7, #1
 8006d9a:	782c      	ldrb	r4, [r5, #0]
 8006d9c:	1c9d      	adds	r5, r3, #2
 8006d9e:	2e00      	cmp	r6, #0
 8006da0:	d065      	beq.n	8006e6e <_strtol_l.isra.0+0x10a>
 8006da2:	2e10      	cmp	r6, #16
 8006da4:	d109      	bne.n	8006dba <_strtol_l.isra.0+0x56>
 8006da6:	2c30      	cmp	r4, #48	; 0x30
 8006da8:	d107      	bne.n	8006dba <_strtol_l.isra.0+0x56>
 8006daa:	2220      	movs	r2, #32
 8006dac:	782b      	ldrb	r3, [r5, #0]
 8006dae:	4393      	bics	r3, r2
 8006db0:	2b58      	cmp	r3, #88	; 0x58
 8006db2:	d157      	bne.n	8006e64 <_strtol_l.isra.0+0x100>
 8006db4:	2610      	movs	r6, #16
 8006db6:	786c      	ldrb	r4, [r5, #1]
 8006db8:	3502      	adds	r5, #2
 8006dba:	4b30      	ldr	r3, [pc, #192]	; (8006e7c <_strtol_l.isra.0+0x118>)
 8006dbc:	0031      	movs	r1, r6
 8006dbe:	18fb      	adds	r3, r7, r3
 8006dc0:	0018      	movs	r0, r3
 8006dc2:	9303      	str	r3, [sp, #12]
 8006dc4:	f7f9 fa42 	bl	800024c <__aeabi_uidivmod>
 8006dc8:	2300      	movs	r3, #0
 8006dca:	2201      	movs	r2, #1
 8006dcc:	4684      	mov	ip, r0
 8006dce:	0018      	movs	r0, r3
 8006dd0:	9104      	str	r1, [sp, #16]
 8006dd2:	4252      	negs	r2, r2
 8006dd4:	0021      	movs	r1, r4
 8006dd6:	3930      	subs	r1, #48	; 0x30
 8006dd8:	2909      	cmp	r1, #9
 8006dda:	d81d      	bhi.n	8006e18 <_strtol_l.isra.0+0xb4>
 8006ddc:	000c      	movs	r4, r1
 8006dde:	42a6      	cmp	r6, r4
 8006de0:	dd28      	ble.n	8006e34 <_strtol_l.isra.0+0xd0>
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	db24      	blt.n	8006e30 <_strtol_l.isra.0+0xcc>
 8006de6:	0013      	movs	r3, r2
 8006de8:	4584      	cmp	ip, r0
 8006dea:	d306      	bcc.n	8006dfa <_strtol_l.isra.0+0x96>
 8006dec:	d102      	bne.n	8006df4 <_strtol_l.isra.0+0x90>
 8006dee:	9904      	ldr	r1, [sp, #16]
 8006df0:	42a1      	cmp	r1, r4
 8006df2:	db02      	blt.n	8006dfa <_strtol_l.isra.0+0x96>
 8006df4:	2301      	movs	r3, #1
 8006df6:	4370      	muls	r0, r6
 8006df8:	1820      	adds	r0, r4, r0
 8006dfa:	782c      	ldrb	r4, [r5, #0]
 8006dfc:	3501      	adds	r5, #1
 8006dfe:	e7e9      	b.n	8006dd4 <_strtol_l.isra.0+0x70>
 8006e00:	f7fe f936 	bl	8005070 <__errno>
 8006e04:	2316      	movs	r3, #22
 8006e06:	6003      	str	r3, [r0, #0]
 8006e08:	2000      	movs	r0, #0
 8006e0a:	b007      	add	sp, #28
 8006e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8006e10:	d1c5      	bne.n	8006d9e <_strtol_l.isra.0+0x3a>
 8006e12:	782c      	ldrb	r4, [r5, #0]
 8006e14:	1c9d      	adds	r5, r3, #2
 8006e16:	e7c2      	b.n	8006d9e <_strtol_l.isra.0+0x3a>
 8006e18:	0021      	movs	r1, r4
 8006e1a:	3941      	subs	r1, #65	; 0x41
 8006e1c:	2919      	cmp	r1, #25
 8006e1e:	d801      	bhi.n	8006e24 <_strtol_l.isra.0+0xc0>
 8006e20:	3c37      	subs	r4, #55	; 0x37
 8006e22:	e7dc      	b.n	8006dde <_strtol_l.isra.0+0x7a>
 8006e24:	0021      	movs	r1, r4
 8006e26:	3961      	subs	r1, #97	; 0x61
 8006e28:	2919      	cmp	r1, #25
 8006e2a:	d803      	bhi.n	8006e34 <_strtol_l.isra.0+0xd0>
 8006e2c:	3c57      	subs	r4, #87	; 0x57
 8006e2e:	e7d6      	b.n	8006dde <_strtol_l.isra.0+0x7a>
 8006e30:	0013      	movs	r3, r2
 8006e32:	e7e2      	b.n	8006dfa <_strtol_l.isra.0+0x96>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	da09      	bge.n	8006e4c <_strtol_l.isra.0+0xe8>
 8006e38:	2322      	movs	r3, #34	; 0x22
 8006e3a:	9a05      	ldr	r2, [sp, #20]
 8006e3c:	9803      	ldr	r0, [sp, #12]
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	9b02      	ldr	r3, [sp, #8]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d0e1      	beq.n	8006e0a <_strtol_l.isra.0+0xa6>
 8006e46:	1e6b      	subs	r3, r5, #1
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	e007      	b.n	8006e5c <_strtol_l.isra.0+0xf8>
 8006e4c:	2f00      	cmp	r7, #0
 8006e4e:	d000      	beq.n	8006e52 <_strtol_l.isra.0+0xee>
 8006e50:	4240      	negs	r0, r0
 8006e52:	9a02      	ldr	r2, [sp, #8]
 8006e54:	2a00      	cmp	r2, #0
 8006e56:	d0d8      	beq.n	8006e0a <_strtol_l.isra.0+0xa6>
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d1f4      	bne.n	8006e46 <_strtol_l.isra.0+0xe2>
 8006e5c:	9b02      	ldr	r3, [sp, #8]
 8006e5e:	9a01      	ldr	r2, [sp, #4]
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	e7d2      	b.n	8006e0a <_strtol_l.isra.0+0xa6>
 8006e64:	2430      	movs	r4, #48	; 0x30
 8006e66:	2e00      	cmp	r6, #0
 8006e68:	d1a7      	bne.n	8006dba <_strtol_l.isra.0+0x56>
 8006e6a:	3608      	adds	r6, #8
 8006e6c:	e7a5      	b.n	8006dba <_strtol_l.isra.0+0x56>
 8006e6e:	2c30      	cmp	r4, #48	; 0x30
 8006e70:	d09b      	beq.n	8006daa <_strtol_l.isra.0+0x46>
 8006e72:	260a      	movs	r6, #10
 8006e74:	e7a1      	b.n	8006dba <_strtol_l.isra.0+0x56>
 8006e76:	46c0      	nop			; (mov r8, r8)
 8006e78:	08009f11 	.word	0x08009f11
 8006e7c:	7fffffff 	.word	0x7fffffff

08006e80 <_strtol_r>:
 8006e80:	b510      	push	{r4, lr}
 8006e82:	f7ff ff6f 	bl	8006d64 <_strtol_l.isra.0>
 8006e86:	bd10      	pop	{r4, pc}

08006e88 <__swbuf_r>:
 8006e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e8a:	0005      	movs	r5, r0
 8006e8c:	000e      	movs	r6, r1
 8006e8e:	0014      	movs	r4, r2
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d004      	beq.n	8006e9e <__swbuf_r+0x16>
 8006e94:	6983      	ldr	r3, [r0, #24]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <__swbuf_r+0x16>
 8006e9a:	f001 f89b 	bl	8007fd4 <__sinit>
 8006e9e:	4b22      	ldr	r3, [pc, #136]	; (8006f28 <__swbuf_r+0xa0>)
 8006ea0:	429c      	cmp	r4, r3
 8006ea2:	d12e      	bne.n	8006f02 <__swbuf_r+0x7a>
 8006ea4:	686c      	ldr	r4, [r5, #4]
 8006ea6:	69a3      	ldr	r3, [r4, #24]
 8006ea8:	60a3      	str	r3, [r4, #8]
 8006eaa:	89a3      	ldrh	r3, [r4, #12]
 8006eac:	071b      	lsls	r3, r3, #28
 8006eae:	d532      	bpl.n	8006f16 <__swbuf_r+0x8e>
 8006eb0:	6923      	ldr	r3, [r4, #16]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d02f      	beq.n	8006f16 <__swbuf_r+0x8e>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	6922      	ldr	r2, [r4, #16]
 8006eba:	b2f7      	uxtb	r7, r6
 8006ebc:	1a98      	subs	r0, r3, r2
 8006ebe:	6963      	ldr	r3, [r4, #20]
 8006ec0:	b2f6      	uxtb	r6, r6
 8006ec2:	4283      	cmp	r3, r0
 8006ec4:	dc05      	bgt.n	8006ed2 <__swbuf_r+0x4a>
 8006ec6:	0021      	movs	r1, r4
 8006ec8:	0028      	movs	r0, r5
 8006eca:	f000 ffe1 	bl	8007e90 <_fflush_r>
 8006ece:	2800      	cmp	r0, #0
 8006ed0:	d127      	bne.n	8006f22 <__swbuf_r+0x9a>
 8006ed2:	68a3      	ldr	r3, [r4, #8]
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	60a3      	str	r3, [r4, #8]
 8006eda:	6823      	ldr	r3, [r4, #0]
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	6022      	str	r2, [r4, #0]
 8006ee0:	701f      	strb	r7, [r3, #0]
 8006ee2:	6963      	ldr	r3, [r4, #20]
 8006ee4:	4283      	cmp	r3, r0
 8006ee6:	d004      	beq.n	8006ef2 <__swbuf_r+0x6a>
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	07db      	lsls	r3, r3, #31
 8006eec:	d507      	bpl.n	8006efe <__swbuf_r+0x76>
 8006eee:	2e0a      	cmp	r6, #10
 8006ef0:	d105      	bne.n	8006efe <__swbuf_r+0x76>
 8006ef2:	0021      	movs	r1, r4
 8006ef4:	0028      	movs	r0, r5
 8006ef6:	f000 ffcb 	bl	8007e90 <_fflush_r>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	d111      	bne.n	8006f22 <__swbuf_r+0x9a>
 8006efe:	0030      	movs	r0, r6
 8006f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f02:	4b0a      	ldr	r3, [pc, #40]	; (8006f2c <__swbuf_r+0xa4>)
 8006f04:	429c      	cmp	r4, r3
 8006f06:	d101      	bne.n	8006f0c <__swbuf_r+0x84>
 8006f08:	68ac      	ldr	r4, [r5, #8]
 8006f0a:	e7cc      	b.n	8006ea6 <__swbuf_r+0x1e>
 8006f0c:	4b08      	ldr	r3, [pc, #32]	; (8006f30 <__swbuf_r+0xa8>)
 8006f0e:	429c      	cmp	r4, r3
 8006f10:	d1c9      	bne.n	8006ea6 <__swbuf_r+0x1e>
 8006f12:	68ec      	ldr	r4, [r5, #12]
 8006f14:	e7c7      	b.n	8006ea6 <__swbuf_r+0x1e>
 8006f16:	0021      	movs	r1, r4
 8006f18:	0028      	movs	r0, r5
 8006f1a:	f000 f80b 	bl	8006f34 <__swsetup_r>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d0c9      	beq.n	8006eb6 <__swbuf_r+0x2e>
 8006f22:	2601      	movs	r6, #1
 8006f24:	4276      	negs	r6, r6
 8006f26:	e7ea      	b.n	8006efe <__swbuf_r+0x76>
 8006f28:	0800a0c8 	.word	0x0800a0c8
 8006f2c:	0800a0e8 	.word	0x0800a0e8
 8006f30:	0800a0a8 	.word	0x0800a0a8

08006f34 <__swsetup_r>:
 8006f34:	4b37      	ldr	r3, [pc, #220]	; (8007014 <__swsetup_r+0xe0>)
 8006f36:	b570      	push	{r4, r5, r6, lr}
 8006f38:	681d      	ldr	r5, [r3, #0]
 8006f3a:	0006      	movs	r6, r0
 8006f3c:	000c      	movs	r4, r1
 8006f3e:	2d00      	cmp	r5, #0
 8006f40:	d005      	beq.n	8006f4e <__swsetup_r+0x1a>
 8006f42:	69ab      	ldr	r3, [r5, #24]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d102      	bne.n	8006f4e <__swsetup_r+0x1a>
 8006f48:	0028      	movs	r0, r5
 8006f4a:	f001 f843 	bl	8007fd4 <__sinit>
 8006f4e:	4b32      	ldr	r3, [pc, #200]	; (8007018 <__swsetup_r+0xe4>)
 8006f50:	429c      	cmp	r4, r3
 8006f52:	d10f      	bne.n	8006f74 <__swsetup_r+0x40>
 8006f54:	686c      	ldr	r4, [r5, #4]
 8006f56:	230c      	movs	r3, #12
 8006f58:	5ee2      	ldrsh	r2, [r4, r3]
 8006f5a:	b293      	uxth	r3, r2
 8006f5c:	0711      	lsls	r1, r2, #28
 8006f5e:	d42d      	bmi.n	8006fbc <__swsetup_r+0x88>
 8006f60:	06d9      	lsls	r1, r3, #27
 8006f62:	d411      	bmi.n	8006f88 <__swsetup_r+0x54>
 8006f64:	2309      	movs	r3, #9
 8006f66:	2001      	movs	r0, #1
 8006f68:	6033      	str	r3, [r6, #0]
 8006f6a:	3337      	adds	r3, #55	; 0x37
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	81a3      	strh	r3, [r4, #12]
 8006f70:	4240      	negs	r0, r0
 8006f72:	bd70      	pop	{r4, r5, r6, pc}
 8006f74:	4b29      	ldr	r3, [pc, #164]	; (800701c <__swsetup_r+0xe8>)
 8006f76:	429c      	cmp	r4, r3
 8006f78:	d101      	bne.n	8006f7e <__swsetup_r+0x4a>
 8006f7a:	68ac      	ldr	r4, [r5, #8]
 8006f7c:	e7eb      	b.n	8006f56 <__swsetup_r+0x22>
 8006f7e:	4b28      	ldr	r3, [pc, #160]	; (8007020 <__swsetup_r+0xec>)
 8006f80:	429c      	cmp	r4, r3
 8006f82:	d1e8      	bne.n	8006f56 <__swsetup_r+0x22>
 8006f84:	68ec      	ldr	r4, [r5, #12]
 8006f86:	e7e6      	b.n	8006f56 <__swsetup_r+0x22>
 8006f88:	075b      	lsls	r3, r3, #29
 8006f8a:	d513      	bpl.n	8006fb4 <__swsetup_r+0x80>
 8006f8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f8e:	2900      	cmp	r1, #0
 8006f90:	d008      	beq.n	8006fa4 <__swsetup_r+0x70>
 8006f92:	0023      	movs	r3, r4
 8006f94:	3344      	adds	r3, #68	; 0x44
 8006f96:	4299      	cmp	r1, r3
 8006f98:	d002      	beq.n	8006fa0 <__swsetup_r+0x6c>
 8006f9a:	0030      	movs	r0, r6
 8006f9c:	f002 f9a8 	bl	80092f0 <_free_r>
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	6363      	str	r3, [r4, #52]	; 0x34
 8006fa4:	2224      	movs	r2, #36	; 0x24
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	4393      	bics	r3, r2
 8006faa:	81a3      	strh	r3, [r4, #12]
 8006fac:	2300      	movs	r3, #0
 8006fae:	6063      	str	r3, [r4, #4]
 8006fb0:	6923      	ldr	r3, [r4, #16]
 8006fb2:	6023      	str	r3, [r4, #0]
 8006fb4:	2308      	movs	r3, #8
 8006fb6:	89a2      	ldrh	r2, [r4, #12]
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	81a3      	strh	r3, [r4, #12]
 8006fbc:	6923      	ldr	r3, [r4, #16]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d10b      	bne.n	8006fda <__swsetup_r+0xa6>
 8006fc2:	21a0      	movs	r1, #160	; 0xa0
 8006fc4:	2280      	movs	r2, #128	; 0x80
 8006fc6:	89a3      	ldrh	r3, [r4, #12]
 8006fc8:	0089      	lsls	r1, r1, #2
 8006fca:	0092      	lsls	r2, r2, #2
 8006fcc:	400b      	ands	r3, r1
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d003      	beq.n	8006fda <__swsetup_r+0xa6>
 8006fd2:	0021      	movs	r1, r4
 8006fd4:	0030      	movs	r0, r6
 8006fd6:	f001 fc3f 	bl	8008858 <__smakebuf_r>
 8006fda:	220c      	movs	r2, #12
 8006fdc:	5ea3      	ldrsh	r3, [r4, r2]
 8006fde:	2001      	movs	r0, #1
 8006fe0:	001a      	movs	r2, r3
 8006fe2:	b299      	uxth	r1, r3
 8006fe4:	4002      	ands	r2, r0
 8006fe6:	4203      	tst	r3, r0
 8006fe8:	d00f      	beq.n	800700a <__swsetup_r+0xd6>
 8006fea:	2200      	movs	r2, #0
 8006fec:	60a2      	str	r2, [r4, #8]
 8006fee:	6962      	ldr	r2, [r4, #20]
 8006ff0:	4252      	negs	r2, r2
 8006ff2:	61a2      	str	r2, [r4, #24]
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	6922      	ldr	r2, [r4, #16]
 8006ff8:	4282      	cmp	r2, r0
 8006ffa:	d1ba      	bne.n	8006f72 <__swsetup_r+0x3e>
 8006ffc:	060a      	lsls	r2, r1, #24
 8006ffe:	d5b8      	bpl.n	8006f72 <__swsetup_r+0x3e>
 8007000:	2240      	movs	r2, #64	; 0x40
 8007002:	4313      	orrs	r3, r2
 8007004:	81a3      	strh	r3, [r4, #12]
 8007006:	3801      	subs	r0, #1
 8007008:	e7b3      	b.n	8006f72 <__swsetup_r+0x3e>
 800700a:	0788      	lsls	r0, r1, #30
 800700c:	d400      	bmi.n	8007010 <__swsetup_r+0xdc>
 800700e:	6962      	ldr	r2, [r4, #20]
 8007010:	60a2      	str	r2, [r4, #8]
 8007012:	e7ef      	b.n	8006ff4 <__swsetup_r+0xc0>
 8007014:	2000000c 	.word	0x2000000c
 8007018:	0800a0c8 	.word	0x0800a0c8
 800701c:	0800a0e8 	.word	0x0800a0e8
 8007020:	0800a0a8 	.word	0x0800a0a8

08007024 <quorem>:
 8007024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007026:	0006      	movs	r6, r0
 8007028:	690d      	ldr	r5, [r1, #16]
 800702a:	6933      	ldr	r3, [r6, #16]
 800702c:	b087      	sub	sp, #28
 800702e:	2000      	movs	r0, #0
 8007030:	9102      	str	r1, [sp, #8]
 8007032:	42ab      	cmp	r3, r5
 8007034:	db6b      	blt.n	800710e <quorem+0xea>
 8007036:	000b      	movs	r3, r1
 8007038:	3d01      	subs	r5, #1
 800703a:	00ac      	lsls	r4, r5, #2
 800703c:	3314      	adds	r3, #20
 800703e:	9305      	str	r3, [sp, #20]
 8007040:	191b      	adds	r3, r3, r4
 8007042:	9303      	str	r3, [sp, #12]
 8007044:	0033      	movs	r3, r6
 8007046:	3314      	adds	r3, #20
 8007048:	9301      	str	r3, [sp, #4]
 800704a:	191c      	adds	r4, r3, r4
 800704c:	9b03      	ldr	r3, [sp, #12]
 800704e:	6827      	ldr	r7, [r4, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	0038      	movs	r0, r7
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	3301      	adds	r3, #1
 8007058:	0019      	movs	r1, r3
 800705a:	9304      	str	r3, [sp, #16]
 800705c:	f7f9 f870 	bl	8000140 <__udivsi3>
 8007060:	9b04      	ldr	r3, [sp, #16]
 8007062:	9000      	str	r0, [sp, #0]
 8007064:	429f      	cmp	r7, r3
 8007066:	d329      	bcc.n	80070bc <quorem+0x98>
 8007068:	2300      	movs	r3, #0
 800706a:	469c      	mov	ip, r3
 800706c:	9801      	ldr	r0, [sp, #4]
 800706e:	9f05      	ldr	r7, [sp, #20]
 8007070:	9304      	str	r3, [sp, #16]
 8007072:	cf08      	ldmia	r7!, {r3}
 8007074:	9a00      	ldr	r2, [sp, #0]
 8007076:	b299      	uxth	r1, r3
 8007078:	4351      	muls	r1, r2
 800707a:	0c1b      	lsrs	r3, r3, #16
 800707c:	4353      	muls	r3, r2
 800707e:	4461      	add	r1, ip
 8007080:	0c0a      	lsrs	r2, r1, #16
 8007082:	189b      	adds	r3, r3, r2
 8007084:	0c1a      	lsrs	r2, r3, #16
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	6803      	ldr	r3, [r0, #0]
 800708a:	4694      	mov	ip, r2
 800708c:	b29a      	uxth	r2, r3
 800708e:	9b04      	ldr	r3, [sp, #16]
 8007090:	b289      	uxth	r1, r1
 8007092:	18d2      	adds	r2, r2, r3
 8007094:	6803      	ldr	r3, [r0, #0]
 8007096:	1a52      	subs	r2, r2, r1
 8007098:	0c19      	lsrs	r1, r3, #16
 800709a:	466b      	mov	r3, sp
 800709c:	8a9b      	ldrh	r3, [r3, #20]
 800709e:	1acb      	subs	r3, r1, r3
 80070a0:	1411      	asrs	r1, r2, #16
 80070a2:	185b      	adds	r3, r3, r1
 80070a4:	1419      	asrs	r1, r3, #16
 80070a6:	b292      	uxth	r2, r2
 80070a8:	041b      	lsls	r3, r3, #16
 80070aa:	431a      	orrs	r2, r3
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	9104      	str	r1, [sp, #16]
 80070b0:	c004      	stmia	r0!, {r2}
 80070b2:	42bb      	cmp	r3, r7
 80070b4:	d2dd      	bcs.n	8007072 <quorem+0x4e>
 80070b6:	6823      	ldr	r3, [r4, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d02e      	beq.n	800711a <quorem+0xf6>
 80070bc:	0030      	movs	r0, r6
 80070be:	9902      	ldr	r1, [sp, #8]
 80070c0:	f001 ff10 	bl	8008ee4 <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	db21      	blt.n	800710c <quorem+0xe8>
 80070c8:	0030      	movs	r0, r6
 80070ca:	2400      	movs	r4, #0
 80070cc:	9b00      	ldr	r3, [sp, #0]
 80070ce:	9902      	ldr	r1, [sp, #8]
 80070d0:	3301      	adds	r3, #1
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	3014      	adds	r0, #20
 80070d6:	3114      	adds	r1, #20
 80070d8:	6802      	ldr	r2, [r0, #0]
 80070da:	c908      	ldmia	r1!, {r3}
 80070dc:	b292      	uxth	r2, r2
 80070de:	1914      	adds	r4, r2, r4
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	1aa2      	subs	r2, r4, r2
 80070e4:	6804      	ldr	r4, [r0, #0]
 80070e6:	0c1b      	lsrs	r3, r3, #16
 80070e8:	0c24      	lsrs	r4, r4, #16
 80070ea:	1ae3      	subs	r3, r4, r3
 80070ec:	1414      	asrs	r4, r2, #16
 80070ee:	191b      	adds	r3, r3, r4
 80070f0:	141c      	asrs	r4, r3, #16
 80070f2:	b292      	uxth	r2, r2
 80070f4:	041b      	lsls	r3, r3, #16
 80070f6:	4313      	orrs	r3, r2
 80070f8:	c008      	stmia	r0!, {r3}
 80070fa:	9b03      	ldr	r3, [sp, #12]
 80070fc:	428b      	cmp	r3, r1
 80070fe:	d2eb      	bcs.n	80070d8 <quorem+0xb4>
 8007100:	9a01      	ldr	r2, [sp, #4]
 8007102:	00ab      	lsls	r3, r5, #2
 8007104:	18d3      	adds	r3, r2, r3
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	2a00      	cmp	r2, #0
 800710a:	d010      	beq.n	800712e <quorem+0x10a>
 800710c:	9800      	ldr	r0, [sp, #0]
 800710e:	b007      	add	sp, #28
 8007110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007112:	6823      	ldr	r3, [r4, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d104      	bne.n	8007122 <quorem+0xfe>
 8007118:	3d01      	subs	r5, #1
 800711a:	9b01      	ldr	r3, [sp, #4]
 800711c:	3c04      	subs	r4, #4
 800711e:	42a3      	cmp	r3, r4
 8007120:	d3f7      	bcc.n	8007112 <quorem+0xee>
 8007122:	6135      	str	r5, [r6, #16]
 8007124:	e7ca      	b.n	80070bc <quorem+0x98>
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	2a00      	cmp	r2, #0
 800712a:	d104      	bne.n	8007136 <quorem+0x112>
 800712c:	3d01      	subs	r5, #1
 800712e:	9a01      	ldr	r2, [sp, #4]
 8007130:	3b04      	subs	r3, #4
 8007132:	429a      	cmp	r2, r3
 8007134:	d3f7      	bcc.n	8007126 <quorem+0x102>
 8007136:	6135      	str	r5, [r6, #16]
 8007138:	e7e8      	b.n	800710c <quorem+0xe8>
	...

0800713c <_dtoa_r>:
 800713c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800713e:	b09d      	sub	sp, #116	; 0x74
 8007140:	9202      	str	r2, [sp, #8]
 8007142:	9303      	str	r3, [sp, #12]
 8007144:	9b02      	ldr	r3, [sp, #8]
 8007146:	9c03      	ldr	r4, [sp, #12]
 8007148:	930a      	str	r3, [sp, #40]	; 0x28
 800714a:	940b      	str	r4, [sp, #44]	; 0x2c
 800714c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800714e:	0007      	movs	r7, r0
 8007150:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8007152:	2c00      	cmp	r4, #0
 8007154:	d10e      	bne.n	8007174 <_dtoa_r+0x38>
 8007156:	2010      	movs	r0, #16
 8007158:	f001 fbc2 	bl	80088e0 <malloc>
 800715c:	1e02      	subs	r2, r0, #0
 800715e:	6278      	str	r0, [r7, #36]	; 0x24
 8007160:	d104      	bne.n	800716c <_dtoa_r+0x30>
 8007162:	21ea      	movs	r1, #234	; 0xea
 8007164:	4bc0      	ldr	r3, [pc, #768]	; (8007468 <_dtoa_r+0x32c>)
 8007166:	48c1      	ldr	r0, [pc, #772]	; (800746c <_dtoa_r+0x330>)
 8007168:	f002 fcc4 	bl	8009af4 <__assert_func>
 800716c:	6044      	str	r4, [r0, #4]
 800716e:	6084      	str	r4, [r0, #8]
 8007170:	6004      	str	r4, [r0, #0]
 8007172:	60c4      	str	r4, [r0, #12]
 8007174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007176:	6819      	ldr	r1, [r3, #0]
 8007178:	2900      	cmp	r1, #0
 800717a:	d00a      	beq.n	8007192 <_dtoa_r+0x56>
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	2301      	movs	r3, #1
 8007180:	4093      	lsls	r3, r2
 8007182:	604a      	str	r2, [r1, #4]
 8007184:	608b      	str	r3, [r1, #8]
 8007186:	0038      	movs	r0, r7
 8007188:	f001 fc1e 	bl	80089c8 <_Bfree>
 800718c:	2200      	movs	r2, #0
 800718e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	9b03      	ldr	r3, [sp, #12]
 8007194:	2b00      	cmp	r3, #0
 8007196:	da21      	bge.n	80071dc <_dtoa_r+0xa0>
 8007198:	2301      	movs	r3, #1
 800719a:	602b      	str	r3, [r5, #0]
 800719c:	9b03      	ldr	r3, [sp, #12]
 800719e:	005b      	lsls	r3, r3, #1
 80071a0:	085b      	lsrs	r3, r3, #1
 80071a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80071a4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80071a6:	4bb2      	ldr	r3, [pc, #712]	; (8007470 <_dtoa_r+0x334>)
 80071a8:	002a      	movs	r2, r5
 80071aa:	9318      	str	r3, [sp, #96]	; 0x60
 80071ac:	401a      	ands	r2, r3
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d117      	bne.n	80071e2 <_dtoa_r+0xa6>
 80071b2:	4bb0      	ldr	r3, [pc, #704]	; (8007474 <_dtoa_r+0x338>)
 80071b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80071b6:	0328      	lsls	r0, r5, #12
 80071b8:	6013      	str	r3, [r2, #0]
 80071ba:	9b02      	ldr	r3, [sp, #8]
 80071bc:	0b00      	lsrs	r0, r0, #12
 80071be:	4318      	orrs	r0, r3
 80071c0:	d101      	bne.n	80071c6 <_dtoa_r+0x8a>
 80071c2:	f000 fdc3 	bl	8007d4c <_dtoa_r+0xc10>
 80071c6:	48ac      	ldr	r0, [pc, #688]	; (8007478 <_dtoa_r+0x33c>)
 80071c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071ca:	9005      	str	r0, [sp, #20]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <_dtoa_r+0x9a>
 80071d0:	4baa      	ldr	r3, [pc, #680]	; (800747c <_dtoa_r+0x340>)
 80071d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80071d4:	6013      	str	r3, [r2, #0]
 80071d6:	9805      	ldr	r0, [sp, #20]
 80071d8:	b01d      	add	sp, #116	; 0x74
 80071da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071dc:	2300      	movs	r3, #0
 80071de:	602b      	str	r3, [r5, #0]
 80071e0:	e7e0      	b.n	80071a4 <_dtoa_r+0x68>
 80071e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80071e6:	9312      	str	r3, [sp, #72]	; 0x48
 80071e8:	9413      	str	r4, [sp, #76]	; 0x4c
 80071ea:	9812      	ldr	r0, [sp, #72]	; 0x48
 80071ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80071ee:	2200      	movs	r2, #0
 80071f0:	2300      	movs	r3, #0
 80071f2:	f7f9 f92b 	bl	800044c <__aeabi_dcmpeq>
 80071f6:	1e04      	subs	r4, r0, #0
 80071f8:	d00b      	beq.n	8007212 <_dtoa_r+0xd6>
 80071fa:	2301      	movs	r3, #1
 80071fc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	4b9f      	ldr	r3, [pc, #636]	; (8007480 <_dtoa_r+0x344>)
 8007202:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007204:	9305      	str	r3, [sp, #20]
 8007206:	2a00      	cmp	r2, #0
 8007208:	d0e5      	beq.n	80071d6 <_dtoa_r+0x9a>
 800720a:	4a9e      	ldr	r2, [pc, #632]	; (8007484 <_dtoa_r+0x348>)
 800720c:	9926      	ldr	r1, [sp, #152]	; 0x98
 800720e:	600a      	str	r2, [r1, #0]
 8007210:	e7e1      	b.n	80071d6 <_dtoa_r+0x9a>
 8007212:	ab1a      	add	r3, sp, #104	; 0x68
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	ab1b      	add	r3, sp, #108	; 0x6c
 8007218:	9300      	str	r3, [sp, #0]
 800721a:	0038      	movs	r0, r7
 800721c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800721e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007220:	f001 ff88 	bl	8009134 <__d2b>
 8007224:	006e      	lsls	r6, r5, #1
 8007226:	9004      	str	r0, [sp, #16]
 8007228:	0d76      	lsrs	r6, r6, #21
 800722a:	d100      	bne.n	800722e <_dtoa_r+0xf2>
 800722c:	e07c      	b.n	8007328 <_dtoa_r+0x1ec>
 800722e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007230:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007232:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007234:	4a94      	ldr	r2, [pc, #592]	; (8007488 <_dtoa_r+0x34c>)
 8007236:	031b      	lsls	r3, r3, #12
 8007238:	0b1b      	lsrs	r3, r3, #12
 800723a:	431a      	orrs	r2, r3
 800723c:	0011      	movs	r1, r2
 800723e:	4b93      	ldr	r3, [pc, #588]	; (800748c <_dtoa_r+0x350>)
 8007240:	9416      	str	r4, [sp, #88]	; 0x58
 8007242:	18f6      	adds	r6, r6, r3
 8007244:	2200      	movs	r2, #0
 8007246:	4b92      	ldr	r3, [pc, #584]	; (8007490 <_dtoa_r+0x354>)
 8007248:	f7fa fb7a 	bl	8001940 <__aeabi_dsub>
 800724c:	4a91      	ldr	r2, [pc, #580]	; (8007494 <_dtoa_r+0x358>)
 800724e:	4b92      	ldr	r3, [pc, #584]	; (8007498 <_dtoa_r+0x35c>)
 8007250:	f7fa f90a 	bl	8001468 <__aeabi_dmul>
 8007254:	4a91      	ldr	r2, [pc, #580]	; (800749c <_dtoa_r+0x360>)
 8007256:	4b92      	ldr	r3, [pc, #584]	; (80074a0 <_dtoa_r+0x364>)
 8007258:	f7f9 f996 	bl	8000588 <__aeabi_dadd>
 800725c:	0004      	movs	r4, r0
 800725e:	0030      	movs	r0, r6
 8007260:	000d      	movs	r5, r1
 8007262:	f7fa ff53 	bl	800210c <__aeabi_i2d>
 8007266:	4a8f      	ldr	r2, [pc, #572]	; (80074a4 <_dtoa_r+0x368>)
 8007268:	4b8f      	ldr	r3, [pc, #572]	; (80074a8 <_dtoa_r+0x36c>)
 800726a:	f7fa f8fd 	bl	8001468 <__aeabi_dmul>
 800726e:	0002      	movs	r2, r0
 8007270:	000b      	movs	r3, r1
 8007272:	0020      	movs	r0, r4
 8007274:	0029      	movs	r1, r5
 8007276:	f7f9 f987 	bl	8000588 <__aeabi_dadd>
 800727a:	0004      	movs	r4, r0
 800727c:	000d      	movs	r5, r1
 800727e:	f7fa ff0f 	bl	80020a0 <__aeabi_d2iz>
 8007282:	2200      	movs	r2, #0
 8007284:	9002      	str	r0, [sp, #8]
 8007286:	2300      	movs	r3, #0
 8007288:	0020      	movs	r0, r4
 800728a:	0029      	movs	r1, r5
 800728c:	f7f9 f8e4 	bl	8000458 <__aeabi_dcmplt>
 8007290:	2800      	cmp	r0, #0
 8007292:	d00b      	beq.n	80072ac <_dtoa_r+0x170>
 8007294:	9802      	ldr	r0, [sp, #8]
 8007296:	f7fa ff39 	bl	800210c <__aeabi_i2d>
 800729a:	002b      	movs	r3, r5
 800729c:	0022      	movs	r2, r4
 800729e:	f7f9 f8d5 	bl	800044c <__aeabi_dcmpeq>
 80072a2:	4243      	negs	r3, r0
 80072a4:	4158      	adcs	r0, r3
 80072a6:	9b02      	ldr	r3, [sp, #8]
 80072a8:	1a1b      	subs	r3, r3, r0
 80072aa:	9302      	str	r3, [sp, #8]
 80072ac:	2301      	movs	r3, #1
 80072ae:	9315      	str	r3, [sp, #84]	; 0x54
 80072b0:	9b02      	ldr	r3, [sp, #8]
 80072b2:	2b16      	cmp	r3, #22
 80072b4:	d80f      	bhi.n	80072d6 <_dtoa_r+0x19a>
 80072b6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80072b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80072ba:	00da      	lsls	r2, r3, #3
 80072bc:	4b7b      	ldr	r3, [pc, #492]	; (80074ac <_dtoa_r+0x370>)
 80072be:	189b      	adds	r3, r3, r2
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f7f9 f8c8 	bl	8000458 <__aeabi_dcmplt>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d049      	beq.n	8007360 <_dtoa_r+0x224>
 80072cc:	9b02      	ldr	r3, [sp, #8]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	9302      	str	r3, [sp, #8]
 80072d2:	2300      	movs	r3, #0
 80072d4:	9315      	str	r3, [sp, #84]	; 0x54
 80072d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80072d8:	1b9e      	subs	r6, r3, r6
 80072da:	2300      	movs	r3, #0
 80072dc:	9308      	str	r3, [sp, #32]
 80072de:	0033      	movs	r3, r6
 80072e0:	3b01      	subs	r3, #1
 80072e2:	930d      	str	r3, [sp, #52]	; 0x34
 80072e4:	d504      	bpl.n	80072f0 <_dtoa_r+0x1b4>
 80072e6:	2301      	movs	r3, #1
 80072e8:	1b9b      	subs	r3, r3, r6
 80072ea:	9308      	str	r3, [sp, #32]
 80072ec:	2300      	movs	r3, #0
 80072ee:	930d      	str	r3, [sp, #52]	; 0x34
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	db36      	blt.n	8007364 <_dtoa_r+0x228>
 80072f6:	9a02      	ldr	r2, [sp, #8]
 80072f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072fa:	4694      	mov	ip, r2
 80072fc:	4463      	add	r3, ip
 80072fe:	930d      	str	r3, [sp, #52]	; 0x34
 8007300:	2300      	movs	r3, #0
 8007302:	9214      	str	r2, [sp, #80]	; 0x50
 8007304:	930e      	str	r3, [sp, #56]	; 0x38
 8007306:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007308:	2401      	movs	r4, #1
 800730a:	2b09      	cmp	r3, #9
 800730c:	d862      	bhi.n	80073d4 <_dtoa_r+0x298>
 800730e:	2b05      	cmp	r3, #5
 8007310:	dd02      	ble.n	8007318 <_dtoa_r+0x1dc>
 8007312:	2400      	movs	r4, #0
 8007314:	3b04      	subs	r3, #4
 8007316:	9322      	str	r3, [sp, #136]	; 0x88
 8007318:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800731a:	1e98      	subs	r0, r3, #2
 800731c:	2803      	cmp	r0, #3
 800731e:	d862      	bhi.n	80073e6 <_dtoa_r+0x2aa>
 8007320:	f7f8 fefa 	bl	8000118 <__gnu_thumb1_case_uqi>
 8007324:	56343629 	.word	0x56343629
 8007328:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800732a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800732c:	189e      	adds	r6, r3, r2
 800732e:	4b60      	ldr	r3, [pc, #384]	; (80074b0 <_dtoa_r+0x374>)
 8007330:	18f2      	adds	r2, r6, r3
 8007332:	2a20      	cmp	r2, #32
 8007334:	dd0f      	ble.n	8007356 <_dtoa_r+0x21a>
 8007336:	2340      	movs	r3, #64	; 0x40
 8007338:	1a9b      	subs	r3, r3, r2
 800733a:	409d      	lsls	r5, r3
 800733c:	4b5d      	ldr	r3, [pc, #372]	; (80074b4 <_dtoa_r+0x378>)
 800733e:	9802      	ldr	r0, [sp, #8]
 8007340:	18f3      	adds	r3, r6, r3
 8007342:	40d8      	lsrs	r0, r3
 8007344:	4328      	orrs	r0, r5
 8007346:	f7fa ff11 	bl	800216c <__aeabi_ui2d>
 800734a:	2301      	movs	r3, #1
 800734c:	4c5a      	ldr	r4, [pc, #360]	; (80074b8 <_dtoa_r+0x37c>)
 800734e:	3e01      	subs	r6, #1
 8007350:	1909      	adds	r1, r1, r4
 8007352:	9316      	str	r3, [sp, #88]	; 0x58
 8007354:	e776      	b.n	8007244 <_dtoa_r+0x108>
 8007356:	2320      	movs	r3, #32
 8007358:	9802      	ldr	r0, [sp, #8]
 800735a:	1a9b      	subs	r3, r3, r2
 800735c:	4098      	lsls	r0, r3
 800735e:	e7f2      	b.n	8007346 <_dtoa_r+0x20a>
 8007360:	9015      	str	r0, [sp, #84]	; 0x54
 8007362:	e7b8      	b.n	80072d6 <_dtoa_r+0x19a>
 8007364:	9b08      	ldr	r3, [sp, #32]
 8007366:	9a02      	ldr	r2, [sp, #8]
 8007368:	1a9b      	subs	r3, r3, r2
 800736a:	9308      	str	r3, [sp, #32]
 800736c:	4253      	negs	r3, r2
 800736e:	930e      	str	r3, [sp, #56]	; 0x38
 8007370:	2300      	movs	r3, #0
 8007372:	9314      	str	r3, [sp, #80]	; 0x50
 8007374:	e7c7      	b.n	8007306 <_dtoa_r+0x1ca>
 8007376:	2300      	movs	r3, #0
 8007378:	930f      	str	r3, [sp, #60]	; 0x3c
 800737a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800737c:	2b00      	cmp	r3, #0
 800737e:	dc36      	bgt.n	80073ee <_dtoa_r+0x2b2>
 8007380:	2301      	movs	r3, #1
 8007382:	001a      	movs	r2, r3
 8007384:	930c      	str	r3, [sp, #48]	; 0x30
 8007386:	9306      	str	r3, [sp, #24]
 8007388:	9223      	str	r2, [sp, #140]	; 0x8c
 800738a:	e00d      	b.n	80073a8 <_dtoa_r+0x26c>
 800738c:	2301      	movs	r3, #1
 800738e:	e7f3      	b.n	8007378 <_dtoa_r+0x23c>
 8007390:	2300      	movs	r3, #0
 8007392:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007394:	930f      	str	r3, [sp, #60]	; 0x3c
 8007396:	4694      	mov	ip, r2
 8007398:	9b02      	ldr	r3, [sp, #8]
 800739a:	4463      	add	r3, ip
 800739c:	930c      	str	r3, [sp, #48]	; 0x30
 800739e:	3301      	adds	r3, #1
 80073a0:	9306      	str	r3, [sp, #24]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	dc00      	bgt.n	80073a8 <_dtoa_r+0x26c>
 80073a6:	2301      	movs	r3, #1
 80073a8:	2200      	movs	r2, #0
 80073aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073ac:	6042      	str	r2, [r0, #4]
 80073ae:	3204      	adds	r2, #4
 80073b0:	0015      	movs	r5, r2
 80073b2:	3514      	adds	r5, #20
 80073b4:	6841      	ldr	r1, [r0, #4]
 80073b6:	429d      	cmp	r5, r3
 80073b8:	d91d      	bls.n	80073f6 <_dtoa_r+0x2ba>
 80073ba:	0038      	movs	r0, r7
 80073bc:	f001 fac0 	bl	8008940 <_Balloc>
 80073c0:	9005      	str	r0, [sp, #20]
 80073c2:	2800      	cmp	r0, #0
 80073c4:	d11b      	bne.n	80073fe <_dtoa_r+0x2c2>
 80073c6:	21d5      	movs	r1, #213	; 0xd5
 80073c8:	0002      	movs	r2, r0
 80073ca:	4b3c      	ldr	r3, [pc, #240]	; (80074bc <_dtoa_r+0x380>)
 80073cc:	0049      	lsls	r1, r1, #1
 80073ce:	e6ca      	b.n	8007166 <_dtoa_r+0x2a>
 80073d0:	2301      	movs	r3, #1
 80073d2:	e7de      	b.n	8007392 <_dtoa_r+0x256>
 80073d4:	2300      	movs	r3, #0
 80073d6:	940f      	str	r4, [sp, #60]	; 0x3c
 80073d8:	9322      	str	r3, [sp, #136]	; 0x88
 80073da:	3b01      	subs	r3, #1
 80073dc:	930c      	str	r3, [sp, #48]	; 0x30
 80073de:	9306      	str	r3, [sp, #24]
 80073e0:	2200      	movs	r2, #0
 80073e2:	3313      	adds	r3, #19
 80073e4:	e7d0      	b.n	8007388 <_dtoa_r+0x24c>
 80073e6:	2301      	movs	r3, #1
 80073e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80073ea:	3b02      	subs	r3, #2
 80073ec:	e7f6      	b.n	80073dc <_dtoa_r+0x2a0>
 80073ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073f0:	930c      	str	r3, [sp, #48]	; 0x30
 80073f2:	9306      	str	r3, [sp, #24]
 80073f4:	e7d8      	b.n	80073a8 <_dtoa_r+0x26c>
 80073f6:	3101      	adds	r1, #1
 80073f8:	6041      	str	r1, [r0, #4]
 80073fa:	0052      	lsls	r2, r2, #1
 80073fc:	e7d8      	b.n	80073b0 <_dtoa_r+0x274>
 80073fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007400:	9a05      	ldr	r2, [sp, #20]
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	9b06      	ldr	r3, [sp, #24]
 8007406:	2b0e      	cmp	r3, #14
 8007408:	d900      	bls.n	800740c <_dtoa_r+0x2d0>
 800740a:	e0eb      	b.n	80075e4 <_dtoa_r+0x4a8>
 800740c:	2c00      	cmp	r4, #0
 800740e:	d100      	bne.n	8007412 <_dtoa_r+0x2d6>
 8007410:	e0e8      	b.n	80075e4 <_dtoa_r+0x4a8>
 8007412:	9b02      	ldr	r3, [sp, #8]
 8007414:	2b00      	cmp	r3, #0
 8007416:	dd68      	ble.n	80074ea <_dtoa_r+0x3ae>
 8007418:	001a      	movs	r2, r3
 800741a:	210f      	movs	r1, #15
 800741c:	4b23      	ldr	r3, [pc, #140]	; (80074ac <_dtoa_r+0x370>)
 800741e:	400a      	ands	r2, r1
 8007420:	00d2      	lsls	r2, r2, #3
 8007422:	189b      	adds	r3, r3, r2
 8007424:	681d      	ldr	r5, [r3, #0]
 8007426:	685e      	ldr	r6, [r3, #4]
 8007428:	9b02      	ldr	r3, [sp, #8]
 800742a:	111c      	asrs	r4, r3, #4
 800742c:	2302      	movs	r3, #2
 800742e:	9310      	str	r3, [sp, #64]	; 0x40
 8007430:	9b02      	ldr	r3, [sp, #8]
 8007432:	05db      	lsls	r3, r3, #23
 8007434:	d50b      	bpl.n	800744e <_dtoa_r+0x312>
 8007436:	4b22      	ldr	r3, [pc, #136]	; (80074c0 <_dtoa_r+0x384>)
 8007438:	400c      	ands	r4, r1
 800743a:	6a1a      	ldr	r2, [r3, #32]
 800743c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007440:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007442:	f7f9 fc0b 	bl	8000c5c <__aeabi_ddiv>
 8007446:	2303      	movs	r3, #3
 8007448:	900a      	str	r0, [sp, #40]	; 0x28
 800744a:	910b      	str	r1, [sp, #44]	; 0x2c
 800744c:	9310      	str	r3, [sp, #64]	; 0x40
 800744e:	4b1c      	ldr	r3, [pc, #112]	; (80074c0 <_dtoa_r+0x384>)
 8007450:	9307      	str	r3, [sp, #28]
 8007452:	2c00      	cmp	r4, #0
 8007454:	d136      	bne.n	80074c4 <_dtoa_r+0x388>
 8007456:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007458:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800745a:	002a      	movs	r2, r5
 800745c:	0033      	movs	r3, r6
 800745e:	f7f9 fbfd 	bl	8000c5c <__aeabi_ddiv>
 8007462:	900a      	str	r0, [sp, #40]	; 0x28
 8007464:	910b      	str	r1, [sp, #44]	; 0x2c
 8007466:	e05c      	b.n	8007522 <_dtoa_r+0x3e6>
 8007468:	0800a01e 	.word	0x0800a01e
 800746c:	0800a035 	.word	0x0800a035
 8007470:	7ff00000 	.word	0x7ff00000
 8007474:	0000270f 	.word	0x0000270f
 8007478:	0800a01a 	.word	0x0800a01a
 800747c:	0800a01d 	.word	0x0800a01d
 8007480:	08009e90 	.word	0x08009e90
 8007484:	08009e91 	.word	0x08009e91
 8007488:	3ff00000 	.word	0x3ff00000
 800748c:	fffffc01 	.word	0xfffffc01
 8007490:	3ff80000 	.word	0x3ff80000
 8007494:	636f4361 	.word	0x636f4361
 8007498:	3fd287a7 	.word	0x3fd287a7
 800749c:	8b60c8b3 	.word	0x8b60c8b3
 80074a0:	3fc68a28 	.word	0x3fc68a28
 80074a4:	509f79fb 	.word	0x509f79fb
 80074a8:	3fd34413 	.word	0x3fd34413
 80074ac:	0800a210 	.word	0x0800a210
 80074b0:	00000432 	.word	0x00000432
 80074b4:	00000412 	.word	0x00000412
 80074b8:	fe100000 	.word	0xfe100000
 80074bc:	0800a094 	.word	0x0800a094
 80074c0:	0800a1e8 	.word	0x0800a1e8
 80074c4:	2301      	movs	r3, #1
 80074c6:	421c      	tst	r4, r3
 80074c8:	d00b      	beq.n	80074e2 <_dtoa_r+0x3a6>
 80074ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074cc:	0028      	movs	r0, r5
 80074ce:	3301      	adds	r3, #1
 80074d0:	9310      	str	r3, [sp, #64]	; 0x40
 80074d2:	9b07      	ldr	r3, [sp, #28]
 80074d4:	0031      	movs	r1, r6
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	f7f9 ffc5 	bl	8001468 <__aeabi_dmul>
 80074de:	0005      	movs	r5, r0
 80074e0:	000e      	movs	r6, r1
 80074e2:	9b07      	ldr	r3, [sp, #28]
 80074e4:	1064      	asrs	r4, r4, #1
 80074e6:	3308      	adds	r3, #8
 80074e8:	e7b2      	b.n	8007450 <_dtoa_r+0x314>
 80074ea:	2302      	movs	r3, #2
 80074ec:	9310      	str	r3, [sp, #64]	; 0x40
 80074ee:	9b02      	ldr	r3, [sp, #8]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d016      	beq.n	8007522 <_dtoa_r+0x3e6>
 80074f4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80074f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80074f8:	425c      	negs	r4, r3
 80074fa:	230f      	movs	r3, #15
 80074fc:	4ab5      	ldr	r2, [pc, #724]	; (80077d4 <_dtoa_r+0x698>)
 80074fe:	4023      	ands	r3, r4
 8007500:	00db      	lsls	r3, r3, #3
 8007502:	18d3      	adds	r3, r2, r3
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	f7f9 ffae 	bl	8001468 <__aeabi_dmul>
 800750c:	2601      	movs	r6, #1
 800750e:	2300      	movs	r3, #0
 8007510:	900a      	str	r0, [sp, #40]	; 0x28
 8007512:	910b      	str	r1, [sp, #44]	; 0x2c
 8007514:	4db0      	ldr	r5, [pc, #704]	; (80077d8 <_dtoa_r+0x69c>)
 8007516:	1124      	asrs	r4, r4, #4
 8007518:	2c00      	cmp	r4, #0
 800751a:	d000      	beq.n	800751e <_dtoa_r+0x3e2>
 800751c:	e094      	b.n	8007648 <_dtoa_r+0x50c>
 800751e:	2b00      	cmp	r3, #0
 8007520:	d19f      	bne.n	8007462 <_dtoa_r+0x326>
 8007522:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007524:	2b00      	cmp	r3, #0
 8007526:	d100      	bne.n	800752a <_dtoa_r+0x3ee>
 8007528:	e09b      	b.n	8007662 <_dtoa_r+0x526>
 800752a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800752c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800752e:	2200      	movs	r2, #0
 8007530:	0020      	movs	r0, r4
 8007532:	0029      	movs	r1, r5
 8007534:	4ba9      	ldr	r3, [pc, #676]	; (80077dc <_dtoa_r+0x6a0>)
 8007536:	f7f8 ff8f 	bl	8000458 <__aeabi_dcmplt>
 800753a:	2800      	cmp	r0, #0
 800753c:	d100      	bne.n	8007540 <_dtoa_r+0x404>
 800753e:	e090      	b.n	8007662 <_dtoa_r+0x526>
 8007540:	9b06      	ldr	r3, [sp, #24]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d100      	bne.n	8007548 <_dtoa_r+0x40c>
 8007546:	e08c      	b.n	8007662 <_dtoa_r+0x526>
 8007548:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800754a:	2b00      	cmp	r3, #0
 800754c:	dd46      	ble.n	80075dc <_dtoa_r+0x4a0>
 800754e:	9b02      	ldr	r3, [sp, #8]
 8007550:	2200      	movs	r2, #0
 8007552:	0020      	movs	r0, r4
 8007554:	0029      	movs	r1, r5
 8007556:	1e5e      	subs	r6, r3, #1
 8007558:	4ba1      	ldr	r3, [pc, #644]	; (80077e0 <_dtoa_r+0x6a4>)
 800755a:	f7f9 ff85 	bl	8001468 <__aeabi_dmul>
 800755e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007560:	900a      	str	r0, [sp, #40]	; 0x28
 8007562:	910b      	str	r1, [sp, #44]	; 0x2c
 8007564:	3301      	adds	r3, #1
 8007566:	9310      	str	r3, [sp, #64]	; 0x40
 8007568:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800756a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800756c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800756e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007570:	9307      	str	r3, [sp, #28]
 8007572:	f7fa fdcb 	bl	800210c <__aeabi_i2d>
 8007576:	0022      	movs	r2, r4
 8007578:	002b      	movs	r3, r5
 800757a:	f7f9 ff75 	bl	8001468 <__aeabi_dmul>
 800757e:	2200      	movs	r2, #0
 8007580:	4b98      	ldr	r3, [pc, #608]	; (80077e4 <_dtoa_r+0x6a8>)
 8007582:	f7f9 f801 	bl	8000588 <__aeabi_dadd>
 8007586:	9010      	str	r0, [sp, #64]	; 0x40
 8007588:	9111      	str	r1, [sp, #68]	; 0x44
 800758a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800758c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800758e:	920a      	str	r2, [sp, #40]	; 0x28
 8007590:	930b      	str	r3, [sp, #44]	; 0x2c
 8007592:	4a95      	ldr	r2, [pc, #596]	; (80077e8 <_dtoa_r+0x6ac>)
 8007594:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007596:	4694      	mov	ip, r2
 8007598:	4463      	add	r3, ip
 800759a:	9317      	str	r3, [sp, #92]	; 0x5c
 800759c:	930b      	str	r3, [sp, #44]	; 0x2c
 800759e:	9b07      	ldr	r3, [sp, #28]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d161      	bne.n	8007668 <_dtoa_r+0x52c>
 80075a4:	2200      	movs	r2, #0
 80075a6:	0020      	movs	r0, r4
 80075a8:	0029      	movs	r1, r5
 80075aa:	4b90      	ldr	r3, [pc, #576]	; (80077ec <_dtoa_r+0x6b0>)
 80075ac:	f7fa f9c8 	bl	8001940 <__aeabi_dsub>
 80075b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80075b4:	0004      	movs	r4, r0
 80075b6:	000d      	movs	r5, r1
 80075b8:	f7f8 ff62 	bl	8000480 <__aeabi_dcmpgt>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d000      	beq.n	80075c2 <_dtoa_r+0x486>
 80075c0:	e2b5      	b.n	8007b2e <_dtoa_r+0x9f2>
 80075c2:	488b      	ldr	r0, [pc, #556]	; (80077f0 <_dtoa_r+0x6b4>)
 80075c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80075c6:	4684      	mov	ip, r0
 80075c8:	4461      	add	r1, ip
 80075ca:	000b      	movs	r3, r1
 80075cc:	0020      	movs	r0, r4
 80075ce:	0029      	movs	r1, r5
 80075d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075d2:	f7f8 ff41 	bl	8000458 <__aeabi_dcmplt>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	d000      	beq.n	80075dc <_dtoa_r+0x4a0>
 80075da:	e2a5      	b.n	8007b28 <_dtoa_r+0x9ec>
 80075dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075de:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80075e0:	930a      	str	r3, [sp, #40]	; 0x28
 80075e2:	940b      	str	r4, [sp, #44]	; 0x2c
 80075e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	da00      	bge.n	80075ec <_dtoa_r+0x4b0>
 80075ea:	e171      	b.n	80078d0 <_dtoa_r+0x794>
 80075ec:	9a02      	ldr	r2, [sp, #8]
 80075ee:	2a0e      	cmp	r2, #14
 80075f0:	dd00      	ble.n	80075f4 <_dtoa_r+0x4b8>
 80075f2:	e16d      	b.n	80078d0 <_dtoa_r+0x794>
 80075f4:	4b77      	ldr	r3, [pc, #476]	; (80077d4 <_dtoa_r+0x698>)
 80075f6:	00d2      	lsls	r2, r2, #3
 80075f8:	189b      	adds	r3, r3, r2
 80075fa:	685c      	ldr	r4, [r3, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	9308      	str	r3, [sp, #32]
 8007600:	9409      	str	r4, [sp, #36]	; 0x24
 8007602:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007604:	2b00      	cmp	r3, #0
 8007606:	db00      	blt.n	800760a <_dtoa_r+0x4ce>
 8007608:	e0f6      	b.n	80077f8 <_dtoa_r+0x6bc>
 800760a:	9b06      	ldr	r3, [sp, #24]
 800760c:	2b00      	cmp	r3, #0
 800760e:	dd00      	ble.n	8007612 <_dtoa_r+0x4d6>
 8007610:	e0f2      	b.n	80077f8 <_dtoa_r+0x6bc>
 8007612:	d000      	beq.n	8007616 <_dtoa_r+0x4da>
 8007614:	e288      	b.n	8007b28 <_dtoa_r+0x9ec>
 8007616:	9808      	ldr	r0, [sp, #32]
 8007618:	9909      	ldr	r1, [sp, #36]	; 0x24
 800761a:	2200      	movs	r2, #0
 800761c:	4b73      	ldr	r3, [pc, #460]	; (80077ec <_dtoa_r+0x6b0>)
 800761e:	f7f9 ff23 	bl	8001468 <__aeabi_dmul>
 8007622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007626:	f7f8 ff35 	bl	8000494 <__aeabi_dcmpge>
 800762a:	9e06      	ldr	r6, [sp, #24]
 800762c:	0035      	movs	r5, r6
 800762e:	2800      	cmp	r0, #0
 8007630:	d000      	beq.n	8007634 <_dtoa_r+0x4f8>
 8007632:	e25f      	b.n	8007af4 <_dtoa_r+0x9b8>
 8007634:	9b05      	ldr	r3, [sp, #20]
 8007636:	9a05      	ldr	r2, [sp, #20]
 8007638:	3301      	adds	r3, #1
 800763a:	9307      	str	r3, [sp, #28]
 800763c:	2331      	movs	r3, #49	; 0x31
 800763e:	7013      	strb	r3, [r2, #0]
 8007640:	9b02      	ldr	r3, [sp, #8]
 8007642:	3301      	adds	r3, #1
 8007644:	9302      	str	r3, [sp, #8]
 8007646:	e25a      	b.n	8007afe <_dtoa_r+0x9c2>
 8007648:	4234      	tst	r4, r6
 800764a:	d007      	beq.n	800765c <_dtoa_r+0x520>
 800764c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800764e:	3301      	adds	r3, #1
 8007650:	9310      	str	r3, [sp, #64]	; 0x40
 8007652:	682a      	ldr	r2, [r5, #0]
 8007654:	686b      	ldr	r3, [r5, #4]
 8007656:	f7f9 ff07 	bl	8001468 <__aeabi_dmul>
 800765a:	0033      	movs	r3, r6
 800765c:	1064      	asrs	r4, r4, #1
 800765e:	3508      	adds	r5, #8
 8007660:	e75a      	b.n	8007518 <_dtoa_r+0x3dc>
 8007662:	9e02      	ldr	r6, [sp, #8]
 8007664:	9b06      	ldr	r3, [sp, #24]
 8007666:	e780      	b.n	800756a <_dtoa_r+0x42e>
 8007668:	9b07      	ldr	r3, [sp, #28]
 800766a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800766c:	1e5a      	subs	r2, r3, #1
 800766e:	4b59      	ldr	r3, [pc, #356]	; (80077d4 <_dtoa_r+0x698>)
 8007670:	00d2      	lsls	r2, r2, #3
 8007672:	189b      	adds	r3, r3, r2
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	2900      	cmp	r1, #0
 800767a:	d051      	beq.n	8007720 <_dtoa_r+0x5e4>
 800767c:	2000      	movs	r0, #0
 800767e:	495d      	ldr	r1, [pc, #372]	; (80077f4 <_dtoa_r+0x6b8>)
 8007680:	f7f9 faec 	bl	8000c5c <__aeabi_ddiv>
 8007684:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007688:	f7fa f95a 	bl	8001940 <__aeabi_dsub>
 800768c:	9a05      	ldr	r2, [sp, #20]
 800768e:	9b05      	ldr	r3, [sp, #20]
 8007690:	4694      	mov	ip, r2
 8007692:	9310      	str	r3, [sp, #64]	; 0x40
 8007694:	9b07      	ldr	r3, [sp, #28]
 8007696:	900a      	str	r0, [sp, #40]	; 0x28
 8007698:	910b      	str	r1, [sp, #44]	; 0x2c
 800769a:	4463      	add	r3, ip
 800769c:	9319      	str	r3, [sp, #100]	; 0x64
 800769e:	0029      	movs	r1, r5
 80076a0:	0020      	movs	r0, r4
 80076a2:	f7fa fcfd 	bl	80020a0 <__aeabi_d2iz>
 80076a6:	9017      	str	r0, [sp, #92]	; 0x5c
 80076a8:	f7fa fd30 	bl	800210c <__aeabi_i2d>
 80076ac:	0002      	movs	r2, r0
 80076ae:	000b      	movs	r3, r1
 80076b0:	0020      	movs	r0, r4
 80076b2:	0029      	movs	r1, r5
 80076b4:	f7fa f944 	bl	8001940 <__aeabi_dsub>
 80076b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076ba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076bc:	3301      	adds	r3, #1
 80076be:	9307      	str	r3, [sp, #28]
 80076c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076c2:	0004      	movs	r4, r0
 80076c4:	3330      	adds	r3, #48	; 0x30
 80076c6:	7013      	strb	r3, [r2, #0]
 80076c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076cc:	000d      	movs	r5, r1
 80076ce:	f7f8 fec3 	bl	8000458 <__aeabi_dcmplt>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	d175      	bne.n	80077c2 <_dtoa_r+0x686>
 80076d6:	0022      	movs	r2, r4
 80076d8:	002b      	movs	r3, r5
 80076da:	2000      	movs	r0, #0
 80076dc:	493f      	ldr	r1, [pc, #252]	; (80077dc <_dtoa_r+0x6a0>)
 80076de:	f7fa f92f 	bl	8001940 <__aeabi_dsub>
 80076e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e6:	f7f8 feb7 	bl	8000458 <__aeabi_dcmplt>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d000      	beq.n	80076f0 <_dtoa_r+0x5b4>
 80076ee:	e0d1      	b.n	8007894 <_dtoa_r+0x758>
 80076f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80076f2:	9a07      	ldr	r2, [sp, #28]
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d100      	bne.n	80076fa <_dtoa_r+0x5be>
 80076f8:	e770      	b.n	80075dc <_dtoa_r+0x4a0>
 80076fa:	980a      	ldr	r0, [sp, #40]	; 0x28
 80076fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076fe:	2200      	movs	r2, #0
 8007700:	4b37      	ldr	r3, [pc, #220]	; (80077e0 <_dtoa_r+0x6a4>)
 8007702:	f7f9 feb1 	bl	8001468 <__aeabi_dmul>
 8007706:	4b36      	ldr	r3, [pc, #216]	; (80077e0 <_dtoa_r+0x6a4>)
 8007708:	900a      	str	r0, [sp, #40]	; 0x28
 800770a:	910b      	str	r1, [sp, #44]	; 0x2c
 800770c:	2200      	movs	r2, #0
 800770e:	0020      	movs	r0, r4
 8007710:	0029      	movs	r1, r5
 8007712:	f7f9 fea9 	bl	8001468 <__aeabi_dmul>
 8007716:	9b07      	ldr	r3, [sp, #28]
 8007718:	0004      	movs	r4, r0
 800771a:	000d      	movs	r5, r1
 800771c:	9310      	str	r3, [sp, #64]	; 0x40
 800771e:	e7be      	b.n	800769e <_dtoa_r+0x562>
 8007720:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007722:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007724:	f7f9 fea0 	bl	8001468 <__aeabi_dmul>
 8007728:	9a05      	ldr	r2, [sp, #20]
 800772a:	9b05      	ldr	r3, [sp, #20]
 800772c:	4694      	mov	ip, r2
 800772e:	930a      	str	r3, [sp, #40]	; 0x28
 8007730:	9b07      	ldr	r3, [sp, #28]
 8007732:	9010      	str	r0, [sp, #64]	; 0x40
 8007734:	9111      	str	r1, [sp, #68]	; 0x44
 8007736:	4463      	add	r3, ip
 8007738:	9319      	str	r3, [sp, #100]	; 0x64
 800773a:	0029      	movs	r1, r5
 800773c:	0020      	movs	r0, r4
 800773e:	f7fa fcaf 	bl	80020a0 <__aeabi_d2iz>
 8007742:	9017      	str	r0, [sp, #92]	; 0x5c
 8007744:	f7fa fce2 	bl	800210c <__aeabi_i2d>
 8007748:	0002      	movs	r2, r0
 800774a:	000b      	movs	r3, r1
 800774c:	0020      	movs	r0, r4
 800774e:	0029      	movs	r1, r5
 8007750:	f7fa f8f6 	bl	8001940 <__aeabi_dsub>
 8007754:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007756:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007758:	3330      	adds	r3, #48	; 0x30
 800775a:	7013      	strb	r3, [r2, #0]
 800775c:	0013      	movs	r3, r2
 800775e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007760:	3301      	adds	r3, #1
 8007762:	0004      	movs	r4, r0
 8007764:	000d      	movs	r5, r1
 8007766:	930a      	str	r3, [sp, #40]	; 0x28
 8007768:	4293      	cmp	r3, r2
 800776a:	d12c      	bne.n	80077c6 <_dtoa_r+0x68a>
 800776c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800776e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007770:	9a05      	ldr	r2, [sp, #20]
 8007772:	9b07      	ldr	r3, [sp, #28]
 8007774:	4694      	mov	ip, r2
 8007776:	4463      	add	r3, ip
 8007778:	2200      	movs	r2, #0
 800777a:	9307      	str	r3, [sp, #28]
 800777c:	4b1d      	ldr	r3, [pc, #116]	; (80077f4 <_dtoa_r+0x6b8>)
 800777e:	f7f8 ff03 	bl	8000588 <__aeabi_dadd>
 8007782:	0002      	movs	r2, r0
 8007784:	000b      	movs	r3, r1
 8007786:	0020      	movs	r0, r4
 8007788:	0029      	movs	r1, r5
 800778a:	f7f8 fe79 	bl	8000480 <__aeabi_dcmpgt>
 800778e:	2800      	cmp	r0, #0
 8007790:	d000      	beq.n	8007794 <_dtoa_r+0x658>
 8007792:	e07f      	b.n	8007894 <_dtoa_r+0x758>
 8007794:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007796:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007798:	2000      	movs	r0, #0
 800779a:	4916      	ldr	r1, [pc, #88]	; (80077f4 <_dtoa_r+0x6b8>)
 800779c:	f7fa f8d0 	bl	8001940 <__aeabi_dsub>
 80077a0:	0002      	movs	r2, r0
 80077a2:	000b      	movs	r3, r1
 80077a4:	0020      	movs	r0, r4
 80077a6:	0029      	movs	r1, r5
 80077a8:	f7f8 fe56 	bl	8000458 <__aeabi_dcmplt>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d100      	bne.n	80077b2 <_dtoa_r+0x676>
 80077b0:	e714      	b.n	80075dc <_dtoa_r+0x4a0>
 80077b2:	9b07      	ldr	r3, [sp, #28]
 80077b4:	001a      	movs	r2, r3
 80077b6:	3a01      	subs	r2, #1
 80077b8:	9207      	str	r2, [sp, #28]
 80077ba:	7812      	ldrb	r2, [r2, #0]
 80077bc:	2a30      	cmp	r2, #48	; 0x30
 80077be:	d0f8      	beq.n	80077b2 <_dtoa_r+0x676>
 80077c0:	9307      	str	r3, [sp, #28]
 80077c2:	9602      	str	r6, [sp, #8]
 80077c4:	e054      	b.n	8007870 <_dtoa_r+0x734>
 80077c6:	2200      	movs	r2, #0
 80077c8:	4b05      	ldr	r3, [pc, #20]	; (80077e0 <_dtoa_r+0x6a4>)
 80077ca:	f7f9 fe4d 	bl	8001468 <__aeabi_dmul>
 80077ce:	0004      	movs	r4, r0
 80077d0:	000d      	movs	r5, r1
 80077d2:	e7b2      	b.n	800773a <_dtoa_r+0x5fe>
 80077d4:	0800a210 	.word	0x0800a210
 80077d8:	0800a1e8 	.word	0x0800a1e8
 80077dc:	3ff00000 	.word	0x3ff00000
 80077e0:	40240000 	.word	0x40240000
 80077e4:	401c0000 	.word	0x401c0000
 80077e8:	fcc00000 	.word	0xfcc00000
 80077ec:	40140000 	.word	0x40140000
 80077f0:	7cc00000 	.word	0x7cc00000
 80077f4:	3fe00000 	.word	0x3fe00000
 80077f8:	9b06      	ldr	r3, [sp, #24]
 80077fa:	9e05      	ldr	r6, [sp, #20]
 80077fc:	3b01      	subs	r3, #1
 80077fe:	199b      	adds	r3, r3, r6
 8007800:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007802:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007804:	930a      	str	r3, [sp, #40]	; 0x28
 8007806:	9a08      	ldr	r2, [sp, #32]
 8007808:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780a:	0020      	movs	r0, r4
 800780c:	0029      	movs	r1, r5
 800780e:	f7f9 fa25 	bl	8000c5c <__aeabi_ddiv>
 8007812:	f7fa fc45 	bl	80020a0 <__aeabi_d2iz>
 8007816:	9006      	str	r0, [sp, #24]
 8007818:	f7fa fc78 	bl	800210c <__aeabi_i2d>
 800781c:	9a08      	ldr	r2, [sp, #32]
 800781e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007820:	f7f9 fe22 	bl	8001468 <__aeabi_dmul>
 8007824:	0002      	movs	r2, r0
 8007826:	000b      	movs	r3, r1
 8007828:	0020      	movs	r0, r4
 800782a:	0029      	movs	r1, r5
 800782c:	f7fa f888 	bl	8001940 <__aeabi_dsub>
 8007830:	0033      	movs	r3, r6
 8007832:	9a06      	ldr	r2, [sp, #24]
 8007834:	3601      	adds	r6, #1
 8007836:	3230      	adds	r2, #48	; 0x30
 8007838:	701a      	strb	r2, [r3, #0]
 800783a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800783c:	9607      	str	r6, [sp, #28]
 800783e:	429a      	cmp	r2, r3
 8007840:	d139      	bne.n	80078b6 <_dtoa_r+0x77a>
 8007842:	0002      	movs	r2, r0
 8007844:	000b      	movs	r3, r1
 8007846:	f7f8 fe9f 	bl	8000588 <__aeabi_dadd>
 800784a:	9a08      	ldr	r2, [sp, #32]
 800784c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800784e:	0004      	movs	r4, r0
 8007850:	000d      	movs	r5, r1
 8007852:	f7f8 fe15 	bl	8000480 <__aeabi_dcmpgt>
 8007856:	2800      	cmp	r0, #0
 8007858:	d11b      	bne.n	8007892 <_dtoa_r+0x756>
 800785a:	9a08      	ldr	r2, [sp, #32]
 800785c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800785e:	0020      	movs	r0, r4
 8007860:	0029      	movs	r1, r5
 8007862:	f7f8 fdf3 	bl	800044c <__aeabi_dcmpeq>
 8007866:	2800      	cmp	r0, #0
 8007868:	d002      	beq.n	8007870 <_dtoa_r+0x734>
 800786a:	9b06      	ldr	r3, [sp, #24]
 800786c:	07db      	lsls	r3, r3, #31
 800786e:	d410      	bmi.n	8007892 <_dtoa_r+0x756>
 8007870:	0038      	movs	r0, r7
 8007872:	9904      	ldr	r1, [sp, #16]
 8007874:	f001 f8a8 	bl	80089c8 <_Bfree>
 8007878:	2300      	movs	r3, #0
 800787a:	9a07      	ldr	r2, [sp, #28]
 800787c:	9802      	ldr	r0, [sp, #8]
 800787e:	7013      	strb	r3, [r2, #0]
 8007880:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007882:	3001      	adds	r0, #1
 8007884:	6018      	str	r0, [r3, #0]
 8007886:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007888:	2b00      	cmp	r3, #0
 800788a:	d100      	bne.n	800788e <_dtoa_r+0x752>
 800788c:	e4a3      	b.n	80071d6 <_dtoa_r+0x9a>
 800788e:	601a      	str	r2, [r3, #0]
 8007890:	e4a1      	b.n	80071d6 <_dtoa_r+0x9a>
 8007892:	9e02      	ldr	r6, [sp, #8]
 8007894:	9b07      	ldr	r3, [sp, #28]
 8007896:	9307      	str	r3, [sp, #28]
 8007898:	3b01      	subs	r3, #1
 800789a:	781a      	ldrb	r2, [r3, #0]
 800789c:	2a39      	cmp	r2, #57	; 0x39
 800789e:	d106      	bne.n	80078ae <_dtoa_r+0x772>
 80078a0:	9a05      	ldr	r2, [sp, #20]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d1f7      	bne.n	8007896 <_dtoa_r+0x75a>
 80078a6:	2230      	movs	r2, #48	; 0x30
 80078a8:	9905      	ldr	r1, [sp, #20]
 80078aa:	3601      	adds	r6, #1
 80078ac:	700a      	strb	r2, [r1, #0]
 80078ae:	781a      	ldrb	r2, [r3, #0]
 80078b0:	3201      	adds	r2, #1
 80078b2:	701a      	strb	r2, [r3, #0]
 80078b4:	e785      	b.n	80077c2 <_dtoa_r+0x686>
 80078b6:	2200      	movs	r2, #0
 80078b8:	4bad      	ldr	r3, [pc, #692]	; (8007b70 <_dtoa_r+0xa34>)
 80078ba:	f7f9 fdd5 	bl	8001468 <__aeabi_dmul>
 80078be:	2200      	movs	r2, #0
 80078c0:	2300      	movs	r3, #0
 80078c2:	0004      	movs	r4, r0
 80078c4:	000d      	movs	r5, r1
 80078c6:	f7f8 fdc1 	bl	800044c <__aeabi_dcmpeq>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	d09b      	beq.n	8007806 <_dtoa_r+0x6ca>
 80078ce:	e7cf      	b.n	8007870 <_dtoa_r+0x734>
 80078d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078d2:	2a00      	cmp	r2, #0
 80078d4:	d100      	bne.n	80078d8 <_dtoa_r+0x79c>
 80078d6:	e082      	b.n	80079de <_dtoa_r+0x8a2>
 80078d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80078da:	2a01      	cmp	r2, #1
 80078dc:	dc66      	bgt.n	80079ac <_dtoa_r+0x870>
 80078de:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80078e0:	2a00      	cmp	r2, #0
 80078e2:	d05f      	beq.n	80079a4 <_dtoa_r+0x868>
 80078e4:	4aa3      	ldr	r2, [pc, #652]	; (8007b74 <_dtoa_r+0xa38>)
 80078e6:	189b      	adds	r3, r3, r2
 80078e8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80078ea:	9c08      	ldr	r4, [sp, #32]
 80078ec:	9a08      	ldr	r2, [sp, #32]
 80078ee:	2101      	movs	r1, #1
 80078f0:	18d2      	adds	r2, r2, r3
 80078f2:	9208      	str	r2, [sp, #32]
 80078f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078f6:	0038      	movs	r0, r7
 80078f8:	18d3      	adds	r3, r2, r3
 80078fa:	930d      	str	r3, [sp, #52]	; 0x34
 80078fc:	f001 f960 	bl	8008bc0 <__i2b>
 8007900:	0005      	movs	r5, r0
 8007902:	2c00      	cmp	r4, #0
 8007904:	dd0e      	ble.n	8007924 <_dtoa_r+0x7e8>
 8007906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007908:	2b00      	cmp	r3, #0
 800790a:	dd0b      	ble.n	8007924 <_dtoa_r+0x7e8>
 800790c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800790e:	0023      	movs	r3, r4
 8007910:	4294      	cmp	r4, r2
 8007912:	dd00      	ble.n	8007916 <_dtoa_r+0x7da>
 8007914:	0013      	movs	r3, r2
 8007916:	9a08      	ldr	r2, [sp, #32]
 8007918:	1ae4      	subs	r4, r4, r3
 800791a:	1ad2      	subs	r2, r2, r3
 800791c:	9208      	str	r2, [sp, #32]
 800791e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007920:	1ad3      	subs	r3, r2, r3
 8007922:	930d      	str	r3, [sp, #52]	; 0x34
 8007924:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007926:	2b00      	cmp	r3, #0
 8007928:	d01f      	beq.n	800796a <_dtoa_r+0x82e>
 800792a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800792c:	2b00      	cmp	r3, #0
 800792e:	d05a      	beq.n	80079e6 <_dtoa_r+0x8aa>
 8007930:	2e00      	cmp	r6, #0
 8007932:	dd11      	ble.n	8007958 <_dtoa_r+0x81c>
 8007934:	0029      	movs	r1, r5
 8007936:	0032      	movs	r2, r6
 8007938:	0038      	movs	r0, r7
 800793a:	f001 fa07 	bl	8008d4c <__pow5mult>
 800793e:	9a04      	ldr	r2, [sp, #16]
 8007940:	0001      	movs	r1, r0
 8007942:	0005      	movs	r5, r0
 8007944:	0038      	movs	r0, r7
 8007946:	f001 f951 	bl	8008bec <__multiply>
 800794a:	9904      	ldr	r1, [sp, #16]
 800794c:	9007      	str	r0, [sp, #28]
 800794e:	0038      	movs	r0, r7
 8007950:	f001 f83a 	bl	80089c8 <_Bfree>
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	9304      	str	r3, [sp, #16]
 8007958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800795a:	1b9a      	subs	r2, r3, r6
 800795c:	42b3      	cmp	r3, r6
 800795e:	d004      	beq.n	800796a <_dtoa_r+0x82e>
 8007960:	0038      	movs	r0, r7
 8007962:	9904      	ldr	r1, [sp, #16]
 8007964:	f001 f9f2 	bl	8008d4c <__pow5mult>
 8007968:	9004      	str	r0, [sp, #16]
 800796a:	2101      	movs	r1, #1
 800796c:	0038      	movs	r0, r7
 800796e:	f001 f927 	bl	8008bc0 <__i2b>
 8007972:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007974:	0006      	movs	r6, r0
 8007976:	2b00      	cmp	r3, #0
 8007978:	dd37      	ble.n	80079ea <_dtoa_r+0x8ae>
 800797a:	001a      	movs	r2, r3
 800797c:	0001      	movs	r1, r0
 800797e:	0038      	movs	r0, r7
 8007980:	f001 f9e4 	bl	8008d4c <__pow5mult>
 8007984:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007986:	0006      	movs	r6, r0
 8007988:	2b01      	cmp	r3, #1
 800798a:	dd33      	ble.n	80079f4 <_dtoa_r+0x8b8>
 800798c:	2300      	movs	r3, #0
 800798e:	9307      	str	r3, [sp, #28]
 8007990:	6933      	ldr	r3, [r6, #16]
 8007992:	3303      	adds	r3, #3
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	18f3      	adds	r3, r6, r3
 8007998:	6858      	ldr	r0, [r3, #4]
 800799a:	f001 f8c9 	bl	8008b30 <__hi0bits>
 800799e:	2320      	movs	r3, #32
 80079a0:	1a18      	subs	r0, r3, r0
 80079a2:	e03f      	b.n	8007a24 <_dtoa_r+0x8e8>
 80079a4:	2336      	movs	r3, #54	; 0x36
 80079a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079a8:	1a9b      	subs	r3, r3, r2
 80079aa:	e79d      	b.n	80078e8 <_dtoa_r+0x7ac>
 80079ac:	9b06      	ldr	r3, [sp, #24]
 80079ae:	1e5e      	subs	r6, r3, #1
 80079b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079b2:	42b3      	cmp	r3, r6
 80079b4:	db08      	blt.n	80079c8 <_dtoa_r+0x88c>
 80079b6:	1b9e      	subs	r6, r3, r6
 80079b8:	9b06      	ldr	r3, [sp, #24]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	da0c      	bge.n	80079d8 <_dtoa_r+0x89c>
 80079be:	9b08      	ldr	r3, [sp, #32]
 80079c0:	9a06      	ldr	r2, [sp, #24]
 80079c2:	1a9c      	subs	r4, r3, r2
 80079c4:	2300      	movs	r3, #0
 80079c6:	e791      	b.n	80078ec <_dtoa_r+0x7b0>
 80079c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80079cc:	1af3      	subs	r3, r6, r3
 80079ce:	18d3      	adds	r3, r2, r3
 80079d0:	960e      	str	r6, [sp, #56]	; 0x38
 80079d2:	9314      	str	r3, [sp, #80]	; 0x50
 80079d4:	2600      	movs	r6, #0
 80079d6:	e7ef      	b.n	80079b8 <_dtoa_r+0x87c>
 80079d8:	9c08      	ldr	r4, [sp, #32]
 80079da:	9b06      	ldr	r3, [sp, #24]
 80079dc:	e786      	b.n	80078ec <_dtoa_r+0x7b0>
 80079de:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80079e0:	9c08      	ldr	r4, [sp, #32]
 80079e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80079e4:	e78d      	b.n	8007902 <_dtoa_r+0x7c6>
 80079e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079e8:	e7ba      	b.n	8007960 <_dtoa_r+0x824>
 80079ea:	2300      	movs	r3, #0
 80079ec:	9307      	str	r3, [sp, #28]
 80079ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	dc13      	bgt.n	8007a1c <_dtoa_r+0x8e0>
 80079f4:	2300      	movs	r3, #0
 80079f6:	9307      	str	r3, [sp, #28]
 80079f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d10e      	bne.n	8007a1c <_dtoa_r+0x8e0>
 80079fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a00:	031b      	lsls	r3, r3, #12
 8007a02:	d10b      	bne.n	8007a1c <_dtoa_r+0x8e0>
 8007a04:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007a06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a08:	4213      	tst	r3, r2
 8007a0a:	d007      	beq.n	8007a1c <_dtoa_r+0x8e0>
 8007a0c:	9b08      	ldr	r3, [sp, #32]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	9308      	str	r3, [sp, #32]
 8007a12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a14:	3301      	adds	r3, #1
 8007a16:	930d      	str	r3, [sp, #52]	; 0x34
 8007a18:	2301      	movs	r3, #1
 8007a1a:	9307      	str	r3, [sp, #28]
 8007a1c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a1e:	2001      	movs	r0, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d1b5      	bne.n	8007990 <_dtoa_r+0x854>
 8007a24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a26:	221f      	movs	r2, #31
 8007a28:	1818      	adds	r0, r3, r0
 8007a2a:	0003      	movs	r3, r0
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	4210      	tst	r0, r2
 8007a30:	d046      	beq.n	8007ac0 <_dtoa_r+0x984>
 8007a32:	3201      	adds	r2, #1
 8007a34:	1ad2      	subs	r2, r2, r3
 8007a36:	2a04      	cmp	r2, #4
 8007a38:	dd3f      	ble.n	8007aba <_dtoa_r+0x97e>
 8007a3a:	221c      	movs	r2, #28
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	9a08      	ldr	r2, [sp, #32]
 8007a40:	18e4      	adds	r4, r4, r3
 8007a42:	18d2      	adds	r2, r2, r3
 8007a44:	9208      	str	r2, [sp, #32]
 8007a46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a48:	18d3      	adds	r3, r2, r3
 8007a4a:	930d      	str	r3, [sp, #52]	; 0x34
 8007a4c:	9b08      	ldr	r3, [sp, #32]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	dd05      	ble.n	8007a5e <_dtoa_r+0x922>
 8007a52:	001a      	movs	r2, r3
 8007a54:	0038      	movs	r0, r7
 8007a56:	9904      	ldr	r1, [sp, #16]
 8007a58:	f001 f9d4 	bl	8008e04 <__lshift>
 8007a5c:	9004      	str	r0, [sp, #16]
 8007a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	dd05      	ble.n	8007a70 <_dtoa_r+0x934>
 8007a64:	0031      	movs	r1, r6
 8007a66:	001a      	movs	r2, r3
 8007a68:	0038      	movs	r0, r7
 8007a6a:	f001 f9cb 	bl	8008e04 <__lshift>
 8007a6e:	0006      	movs	r6, r0
 8007a70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d026      	beq.n	8007ac4 <_dtoa_r+0x988>
 8007a76:	0031      	movs	r1, r6
 8007a78:	9804      	ldr	r0, [sp, #16]
 8007a7a:	f001 fa33 	bl	8008ee4 <__mcmp>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	da20      	bge.n	8007ac4 <_dtoa_r+0x988>
 8007a82:	9b02      	ldr	r3, [sp, #8]
 8007a84:	220a      	movs	r2, #10
 8007a86:	3b01      	subs	r3, #1
 8007a88:	9302      	str	r3, [sp, #8]
 8007a8a:	0038      	movs	r0, r7
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	9904      	ldr	r1, [sp, #16]
 8007a90:	f000 ffbe 	bl	8008a10 <__multadd>
 8007a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a96:	9004      	str	r0, [sp, #16]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d100      	bne.n	8007a9e <_dtoa_r+0x962>
 8007a9c:	e160      	b.n	8007d60 <_dtoa_r+0xc24>
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	0029      	movs	r1, r5
 8007aa2:	220a      	movs	r2, #10
 8007aa4:	0038      	movs	r0, r7
 8007aa6:	f000 ffb3 	bl	8008a10 <__multadd>
 8007aaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007aac:	0005      	movs	r5, r0
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dc47      	bgt.n	8007b42 <_dtoa_r+0xa06>
 8007ab2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	dc0d      	bgt.n	8007ad4 <_dtoa_r+0x998>
 8007ab8:	e043      	b.n	8007b42 <_dtoa_r+0xa06>
 8007aba:	2a04      	cmp	r2, #4
 8007abc:	d0c6      	beq.n	8007a4c <_dtoa_r+0x910>
 8007abe:	0013      	movs	r3, r2
 8007ac0:	331c      	adds	r3, #28
 8007ac2:	e7bc      	b.n	8007a3e <_dtoa_r+0x902>
 8007ac4:	9b06      	ldr	r3, [sp, #24]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	dc35      	bgt.n	8007b36 <_dtoa_r+0x9fa>
 8007aca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007acc:	2b02      	cmp	r3, #2
 8007ace:	dd32      	ble.n	8007b36 <_dtoa_r+0x9fa>
 8007ad0:	9b06      	ldr	r3, [sp, #24]
 8007ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8007ad4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10c      	bne.n	8007af4 <_dtoa_r+0x9b8>
 8007ada:	0031      	movs	r1, r6
 8007adc:	2205      	movs	r2, #5
 8007ade:	0038      	movs	r0, r7
 8007ae0:	f000 ff96 	bl	8008a10 <__multadd>
 8007ae4:	0006      	movs	r6, r0
 8007ae6:	0001      	movs	r1, r0
 8007ae8:	9804      	ldr	r0, [sp, #16]
 8007aea:	f001 f9fb 	bl	8008ee4 <__mcmp>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	dd00      	ble.n	8007af4 <_dtoa_r+0x9b8>
 8007af2:	e59f      	b.n	8007634 <_dtoa_r+0x4f8>
 8007af4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007af6:	43db      	mvns	r3, r3
 8007af8:	9302      	str	r3, [sp, #8]
 8007afa:	9b05      	ldr	r3, [sp, #20]
 8007afc:	9307      	str	r3, [sp, #28]
 8007afe:	2400      	movs	r4, #0
 8007b00:	0031      	movs	r1, r6
 8007b02:	0038      	movs	r0, r7
 8007b04:	f000 ff60 	bl	80089c8 <_Bfree>
 8007b08:	2d00      	cmp	r5, #0
 8007b0a:	d100      	bne.n	8007b0e <_dtoa_r+0x9d2>
 8007b0c:	e6b0      	b.n	8007870 <_dtoa_r+0x734>
 8007b0e:	2c00      	cmp	r4, #0
 8007b10:	d005      	beq.n	8007b1e <_dtoa_r+0x9e2>
 8007b12:	42ac      	cmp	r4, r5
 8007b14:	d003      	beq.n	8007b1e <_dtoa_r+0x9e2>
 8007b16:	0021      	movs	r1, r4
 8007b18:	0038      	movs	r0, r7
 8007b1a:	f000 ff55 	bl	80089c8 <_Bfree>
 8007b1e:	0029      	movs	r1, r5
 8007b20:	0038      	movs	r0, r7
 8007b22:	f000 ff51 	bl	80089c8 <_Bfree>
 8007b26:	e6a3      	b.n	8007870 <_dtoa_r+0x734>
 8007b28:	2600      	movs	r6, #0
 8007b2a:	0035      	movs	r5, r6
 8007b2c:	e7e2      	b.n	8007af4 <_dtoa_r+0x9b8>
 8007b2e:	9602      	str	r6, [sp, #8]
 8007b30:	9e07      	ldr	r6, [sp, #28]
 8007b32:	0035      	movs	r5, r6
 8007b34:	e57e      	b.n	8007634 <_dtoa_r+0x4f8>
 8007b36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d100      	bne.n	8007b3e <_dtoa_r+0xa02>
 8007b3c:	e0c8      	b.n	8007cd0 <_dtoa_r+0xb94>
 8007b3e:	9b06      	ldr	r3, [sp, #24]
 8007b40:	930c      	str	r3, [sp, #48]	; 0x30
 8007b42:	2c00      	cmp	r4, #0
 8007b44:	dd05      	ble.n	8007b52 <_dtoa_r+0xa16>
 8007b46:	0029      	movs	r1, r5
 8007b48:	0022      	movs	r2, r4
 8007b4a:	0038      	movs	r0, r7
 8007b4c:	f001 f95a 	bl	8008e04 <__lshift>
 8007b50:	0005      	movs	r5, r0
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	0028      	movs	r0, r5
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d01f      	beq.n	8007b9a <_dtoa_r+0xa5e>
 8007b5a:	0038      	movs	r0, r7
 8007b5c:	6869      	ldr	r1, [r5, #4]
 8007b5e:	f000 feef 	bl	8008940 <_Balloc>
 8007b62:	1e04      	subs	r4, r0, #0
 8007b64:	d10c      	bne.n	8007b80 <_dtoa_r+0xa44>
 8007b66:	0002      	movs	r2, r0
 8007b68:	4b03      	ldr	r3, [pc, #12]	; (8007b78 <_dtoa_r+0xa3c>)
 8007b6a:	4904      	ldr	r1, [pc, #16]	; (8007b7c <_dtoa_r+0xa40>)
 8007b6c:	f7ff fafb 	bl	8007166 <_dtoa_r+0x2a>
 8007b70:	40240000 	.word	0x40240000
 8007b74:	00000433 	.word	0x00000433
 8007b78:	0800a094 	.word	0x0800a094
 8007b7c:	000002ea 	.word	0x000002ea
 8007b80:	0029      	movs	r1, r5
 8007b82:	692b      	ldr	r3, [r5, #16]
 8007b84:	310c      	adds	r1, #12
 8007b86:	1c9a      	adds	r2, r3, #2
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	300c      	adds	r0, #12
 8007b8c:	f000 fecf 	bl	800892e <memcpy>
 8007b90:	2201      	movs	r2, #1
 8007b92:	0021      	movs	r1, r4
 8007b94:	0038      	movs	r0, r7
 8007b96:	f001 f935 	bl	8008e04 <__lshift>
 8007b9a:	002c      	movs	r4, r5
 8007b9c:	0005      	movs	r5, r0
 8007b9e:	9b05      	ldr	r3, [sp, #20]
 8007ba0:	9308      	str	r3, [sp, #32]
 8007ba2:	0031      	movs	r1, r6
 8007ba4:	9804      	ldr	r0, [sp, #16]
 8007ba6:	f7ff fa3d 	bl	8007024 <quorem>
 8007baa:	0003      	movs	r3, r0
 8007bac:	0021      	movs	r1, r4
 8007bae:	3330      	adds	r3, #48	; 0x30
 8007bb0:	900e      	str	r0, [sp, #56]	; 0x38
 8007bb2:	9804      	ldr	r0, [sp, #16]
 8007bb4:	9306      	str	r3, [sp, #24]
 8007bb6:	f001 f995 	bl	8008ee4 <__mcmp>
 8007bba:	002a      	movs	r2, r5
 8007bbc:	900f      	str	r0, [sp, #60]	; 0x3c
 8007bbe:	0031      	movs	r1, r6
 8007bc0:	0038      	movs	r0, r7
 8007bc2:	f001 f9ab 	bl	8008f1c <__mdiff>
 8007bc6:	68c3      	ldr	r3, [r0, #12]
 8007bc8:	9007      	str	r0, [sp, #28]
 8007bca:	9310      	str	r3, [sp, #64]	; 0x40
 8007bcc:	2301      	movs	r3, #1
 8007bce:	930d      	str	r3, [sp, #52]	; 0x34
 8007bd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d104      	bne.n	8007be0 <_dtoa_r+0xaa4>
 8007bd6:	0001      	movs	r1, r0
 8007bd8:	9804      	ldr	r0, [sp, #16]
 8007bda:	f001 f983 	bl	8008ee4 <__mcmp>
 8007bde:	900d      	str	r0, [sp, #52]	; 0x34
 8007be0:	0038      	movs	r0, r7
 8007be2:	9907      	ldr	r1, [sp, #28]
 8007be4:	f000 fef0 	bl	80089c8 <_Bfree>
 8007be8:	2301      	movs	r3, #1
 8007bea:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007bec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007bee:	4018      	ands	r0, r3
 8007bf0:	9b08      	ldr	r3, [sp, #32]
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	9307      	str	r3, [sp, #28]
 8007bf6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	4303      	orrs	r3, r0
 8007bfc:	d10c      	bne.n	8007c18 <_dtoa_r+0xadc>
 8007bfe:	9b06      	ldr	r3, [sp, #24]
 8007c00:	2b39      	cmp	r3, #57	; 0x39
 8007c02:	d025      	beq.n	8007c50 <_dtoa_r+0xb14>
 8007c04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dd02      	ble.n	8007c10 <_dtoa_r+0xad4>
 8007c0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c0c:	3331      	adds	r3, #49	; 0x31
 8007c0e:	9306      	str	r3, [sp, #24]
 8007c10:	9b08      	ldr	r3, [sp, #32]
 8007c12:	9a06      	ldr	r2, [sp, #24]
 8007c14:	701a      	strb	r2, [r3, #0]
 8007c16:	e773      	b.n	8007b00 <_dtoa_r+0x9c4>
 8007c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	db03      	blt.n	8007c26 <_dtoa_r+0xaea>
 8007c1e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007c20:	4313      	orrs	r3, r2
 8007c22:	4303      	orrs	r3, r0
 8007c24:	d11f      	bne.n	8007c66 <_dtoa_r+0xb2a>
 8007c26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	ddf1      	ble.n	8007c10 <_dtoa_r+0xad4>
 8007c2c:	9904      	ldr	r1, [sp, #16]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	0038      	movs	r0, r7
 8007c32:	f001 f8e7 	bl	8008e04 <__lshift>
 8007c36:	0031      	movs	r1, r6
 8007c38:	9004      	str	r0, [sp, #16]
 8007c3a:	f001 f953 	bl	8008ee4 <__mcmp>
 8007c3e:	2800      	cmp	r0, #0
 8007c40:	dc03      	bgt.n	8007c4a <_dtoa_r+0xb0e>
 8007c42:	d1e5      	bne.n	8007c10 <_dtoa_r+0xad4>
 8007c44:	9b06      	ldr	r3, [sp, #24]
 8007c46:	07db      	lsls	r3, r3, #31
 8007c48:	d5e2      	bpl.n	8007c10 <_dtoa_r+0xad4>
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	2b39      	cmp	r3, #57	; 0x39
 8007c4e:	d1dc      	bne.n	8007c0a <_dtoa_r+0xace>
 8007c50:	2339      	movs	r3, #57	; 0x39
 8007c52:	9a08      	ldr	r2, [sp, #32]
 8007c54:	7013      	strb	r3, [r2, #0]
 8007c56:	9b07      	ldr	r3, [sp, #28]
 8007c58:	9307      	str	r3, [sp, #28]
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	781a      	ldrb	r2, [r3, #0]
 8007c5e:	2a39      	cmp	r2, #57	; 0x39
 8007c60:	d06c      	beq.n	8007d3c <_dtoa_r+0xc00>
 8007c62:	3201      	adds	r2, #1
 8007c64:	e7d6      	b.n	8007c14 <_dtoa_r+0xad8>
 8007c66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	dd07      	ble.n	8007c7c <_dtoa_r+0xb40>
 8007c6c:	9b06      	ldr	r3, [sp, #24]
 8007c6e:	2b39      	cmp	r3, #57	; 0x39
 8007c70:	d0ee      	beq.n	8007c50 <_dtoa_r+0xb14>
 8007c72:	9b06      	ldr	r3, [sp, #24]
 8007c74:	9a08      	ldr	r2, [sp, #32]
 8007c76:	3301      	adds	r3, #1
 8007c78:	7013      	strb	r3, [r2, #0]
 8007c7a:	e741      	b.n	8007b00 <_dtoa_r+0x9c4>
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	9a06      	ldr	r2, [sp, #24]
 8007c80:	701a      	strb	r2, [r3, #0]
 8007c82:	2301      	movs	r3, #1
 8007c84:	9a05      	ldr	r2, [sp, #20]
 8007c86:	1a9b      	subs	r3, r3, r2
 8007c88:	9a08      	ldr	r2, [sp, #32]
 8007c8a:	189b      	adds	r3, r3, r2
 8007c8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d03e      	beq.n	8007d10 <_dtoa_r+0xbd4>
 8007c92:	2300      	movs	r3, #0
 8007c94:	220a      	movs	r2, #10
 8007c96:	9904      	ldr	r1, [sp, #16]
 8007c98:	0038      	movs	r0, r7
 8007c9a:	f000 feb9 	bl	8008a10 <__multadd>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	9004      	str	r0, [sp, #16]
 8007ca2:	220a      	movs	r2, #10
 8007ca4:	0021      	movs	r1, r4
 8007ca6:	0038      	movs	r0, r7
 8007ca8:	42ac      	cmp	r4, r5
 8007caa:	d106      	bne.n	8007cba <_dtoa_r+0xb7e>
 8007cac:	f000 feb0 	bl	8008a10 <__multadd>
 8007cb0:	0004      	movs	r4, r0
 8007cb2:	0005      	movs	r5, r0
 8007cb4:	9b07      	ldr	r3, [sp, #28]
 8007cb6:	9308      	str	r3, [sp, #32]
 8007cb8:	e773      	b.n	8007ba2 <_dtoa_r+0xa66>
 8007cba:	f000 fea9 	bl	8008a10 <__multadd>
 8007cbe:	0029      	movs	r1, r5
 8007cc0:	0004      	movs	r4, r0
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	220a      	movs	r2, #10
 8007cc6:	0038      	movs	r0, r7
 8007cc8:	f000 fea2 	bl	8008a10 <__multadd>
 8007ccc:	0005      	movs	r5, r0
 8007cce:	e7f1      	b.n	8007cb4 <_dtoa_r+0xb78>
 8007cd0:	9b06      	ldr	r3, [sp, #24]
 8007cd2:	930c      	str	r3, [sp, #48]	; 0x30
 8007cd4:	2400      	movs	r4, #0
 8007cd6:	0031      	movs	r1, r6
 8007cd8:	9804      	ldr	r0, [sp, #16]
 8007cda:	f7ff f9a3 	bl	8007024 <quorem>
 8007cde:	9b05      	ldr	r3, [sp, #20]
 8007ce0:	3030      	adds	r0, #48	; 0x30
 8007ce2:	5518      	strb	r0, [r3, r4]
 8007ce4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ce6:	3401      	adds	r4, #1
 8007ce8:	9006      	str	r0, [sp, #24]
 8007cea:	42a3      	cmp	r3, r4
 8007cec:	dd07      	ble.n	8007cfe <_dtoa_r+0xbc2>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	220a      	movs	r2, #10
 8007cf2:	0038      	movs	r0, r7
 8007cf4:	9904      	ldr	r1, [sp, #16]
 8007cf6:	f000 fe8b 	bl	8008a10 <__multadd>
 8007cfa:	9004      	str	r0, [sp, #16]
 8007cfc:	e7eb      	b.n	8007cd6 <_dtoa_r+0xb9a>
 8007cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d00:	2001      	movs	r0, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	dd00      	ble.n	8007d08 <_dtoa_r+0xbcc>
 8007d06:	0018      	movs	r0, r3
 8007d08:	2400      	movs	r4, #0
 8007d0a:	9b05      	ldr	r3, [sp, #20]
 8007d0c:	181b      	adds	r3, r3, r0
 8007d0e:	9307      	str	r3, [sp, #28]
 8007d10:	9904      	ldr	r1, [sp, #16]
 8007d12:	2201      	movs	r2, #1
 8007d14:	0038      	movs	r0, r7
 8007d16:	f001 f875 	bl	8008e04 <__lshift>
 8007d1a:	0031      	movs	r1, r6
 8007d1c:	9004      	str	r0, [sp, #16]
 8007d1e:	f001 f8e1 	bl	8008ee4 <__mcmp>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	dc97      	bgt.n	8007c56 <_dtoa_r+0xb1a>
 8007d26:	d102      	bne.n	8007d2e <_dtoa_r+0xbf2>
 8007d28:	9b06      	ldr	r3, [sp, #24]
 8007d2a:	07db      	lsls	r3, r3, #31
 8007d2c:	d493      	bmi.n	8007c56 <_dtoa_r+0xb1a>
 8007d2e:	9b07      	ldr	r3, [sp, #28]
 8007d30:	9307      	str	r3, [sp, #28]
 8007d32:	3b01      	subs	r3, #1
 8007d34:	781a      	ldrb	r2, [r3, #0]
 8007d36:	2a30      	cmp	r2, #48	; 0x30
 8007d38:	d0fa      	beq.n	8007d30 <_dtoa_r+0xbf4>
 8007d3a:	e6e1      	b.n	8007b00 <_dtoa_r+0x9c4>
 8007d3c:	9a05      	ldr	r2, [sp, #20]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d18a      	bne.n	8007c58 <_dtoa_r+0xb1c>
 8007d42:	9b02      	ldr	r3, [sp, #8]
 8007d44:	3301      	adds	r3, #1
 8007d46:	9302      	str	r3, [sp, #8]
 8007d48:	2331      	movs	r3, #49	; 0x31
 8007d4a:	e795      	b.n	8007c78 <_dtoa_r+0xb3c>
 8007d4c:	4b08      	ldr	r3, [pc, #32]	; (8007d70 <_dtoa_r+0xc34>)
 8007d4e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007d50:	9305      	str	r3, [sp, #20]
 8007d52:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <_dtoa_r+0xc38>)
 8007d54:	2a00      	cmp	r2, #0
 8007d56:	d001      	beq.n	8007d5c <_dtoa_r+0xc20>
 8007d58:	f7ff fa3b 	bl	80071d2 <_dtoa_r+0x96>
 8007d5c:	f7ff fa3b 	bl	80071d6 <_dtoa_r+0x9a>
 8007d60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	dcb6      	bgt.n	8007cd4 <_dtoa_r+0xb98>
 8007d66:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	dd00      	ble.n	8007d6e <_dtoa_r+0xc32>
 8007d6c:	e6b2      	b.n	8007ad4 <_dtoa_r+0x998>
 8007d6e:	e7b1      	b.n	8007cd4 <_dtoa_r+0xb98>
 8007d70:	0800a011 	.word	0x0800a011
 8007d74:	0800a019 	.word	0x0800a019

08007d78 <__sflush_r>:
 8007d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d7a:	898b      	ldrh	r3, [r1, #12]
 8007d7c:	0005      	movs	r5, r0
 8007d7e:	000c      	movs	r4, r1
 8007d80:	071a      	lsls	r2, r3, #28
 8007d82:	d45f      	bmi.n	8007e44 <__sflush_r+0xcc>
 8007d84:	684a      	ldr	r2, [r1, #4]
 8007d86:	2a00      	cmp	r2, #0
 8007d88:	dc04      	bgt.n	8007d94 <__sflush_r+0x1c>
 8007d8a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8007d8c:	2a00      	cmp	r2, #0
 8007d8e:	dc01      	bgt.n	8007d94 <__sflush_r+0x1c>
 8007d90:	2000      	movs	r0, #0
 8007d92:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007d94:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007d96:	2f00      	cmp	r7, #0
 8007d98:	d0fa      	beq.n	8007d90 <__sflush_r+0x18>
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2180      	movs	r1, #128	; 0x80
 8007d9e:	682e      	ldr	r6, [r5, #0]
 8007da0:	602a      	str	r2, [r5, #0]
 8007da2:	001a      	movs	r2, r3
 8007da4:	0149      	lsls	r1, r1, #5
 8007da6:	400a      	ands	r2, r1
 8007da8:	420b      	tst	r3, r1
 8007daa:	d034      	beq.n	8007e16 <__sflush_r+0x9e>
 8007dac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dae:	89a3      	ldrh	r3, [r4, #12]
 8007db0:	075b      	lsls	r3, r3, #29
 8007db2:	d506      	bpl.n	8007dc2 <__sflush_r+0x4a>
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	1ac0      	subs	r0, r0, r3
 8007db8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <__sflush_r+0x4a>
 8007dbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dc0:	1ac0      	subs	r0, r0, r3
 8007dc2:	0002      	movs	r2, r0
 8007dc4:	6a21      	ldr	r1, [r4, #32]
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	0028      	movs	r0, r5
 8007dca:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007dcc:	47b8      	blx	r7
 8007dce:	89a1      	ldrh	r1, [r4, #12]
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d106      	bne.n	8007de2 <__sflush_r+0x6a>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	2b1d      	cmp	r3, #29
 8007dd8:	d831      	bhi.n	8007e3e <__sflush_r+0xc6>
 8007dda:	4a2c      	ldr	r2, [pc, #176]	; (8007e8c <__sflush_r+0x114>)
 8007ddc:	40da      	lsrs	r2, r3
 8007dde:	07d3      	lsls	r3, r2, #31
 8007de0:	d52d      	bpl.n	8007e3e <__sflush_r+0xc6>
 8007de2:	2300      	movs	r3, #0
 8007de4:	6063      	str	r3, [r4, #4]
 8007de6:	6923      	ldr	r3, [r4, #16]
 8007de8:	6023      	str	r3, [r4, #0]
 8007dea:	04cb      	lsls	r3, r1, #19
 8007dec:	d505      	bpl.n	8007dfa <__sflush_r+0x82>
 8007dee:	1c43      	adds	r3, r0, #1
 8007df0:	d102      	bne.n	8007df8 <__sflush_r+0x80>
 8007df2:	682b      	ldr	r3, [r5, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d100      	bne.n	8007dfa <__sflush_r+0x82>
 8007df8:	6560      	str	r0, [r4, #84]	; 0x54
 8007dfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007dfc:	602e      	str	r6, [r5, #0]
 8007dfe:	2900      	cmp	r1, #0
 8007e00:	d0c6      	beq.n	8007d90 <__sflush_r+0x18>
 8007e02:	0023      	movs	r3, r4
 8007e04:	3344      	adds	r3, #68	; 0x44
 8007e06:	4299      	cmp	r1, r3
 8007e08:	d002      	beq.n	8007e10 <__sflush_r+0x98>
 8007e0a:	0028      	movs	r0, r5
 8007e0c:	f001 fa70 	bl	80092f0 <_free_r>
 8007e10:	2000      	movs	r0, #0
 8007e12:	6360      	str	r0, [r4, #52]	; 0x34
 8007e14:	e7bd      	b.n	8007d92 <__sflush_r+0x1a>
 8007e16:	2301      	movs	r3, #1
 8007e18:	0028      	movs	r0, r5
 8007e1a:	6a21      	ldr	r1, [r4, #32]
 8007e1c:	47b8      	blx	r7
 8007e1e:	1c43      	adds	r3, r0, #1
 8007e20:	d1c5      	bne.n	8007dae <__sflush_r+0x36>
 8007e22:	682b      	ldr	r3, [r5, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d0c2      	beq.n	8007dae <__sflush_r+0x36>
 8007e28:	2b1d      	cmp	r3, #29
 8007e2a:	d001      	beq.n	8007e30 <__sflush_r+0xb8>
 8007e2c:	2b16      	cmp	r3, #22
 8007e2e:	d101      	bne.n	8007e34 <__sflush_r+0xbc>
 8007e30:	602e      	str	r6, [r5, #0]
 8007e32:	e7ad      	b.n	8007d90 <__sflush_r+0x18>
 8007e34:	2340      	movs	r3, #64	; 0x40
 8007e36:	89a2      	ldrh	r2, [r4, #12]
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	e7a9      	b.n	8007d92 <__sflush_r+0x1a>
 8007e3e:	2340      	movs	r3, #64	; 0x40
 8007e40:	430b      	orrs	r3, r1
 8007e42:	e7fa      	b.n	8007e3a <__sflush_r+0xc2>
 8007e44:	690f      	ldr	r7, [r1, #16]
 8007e46:	2f00      	cmp	r7, #0
 8007e48:	d0a2      	beq.n	8007d90 <__sflush_r+0x18>
 8007e4a:	680a      	ldr	r2, [r1, #0]
 8007e4c:	600f      	str	r7, [r1, #0]
 8007e4e:	1bd2      	subs	r2, r2, r7
 8007e50:	9201      	str	r2, [sp, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	079b      	lsls	r3, r3, #30
 8007e56:	d100      	bne.n	8007e5a <__sflush_r+0xe2>
 8007e58:	694a      	ldr	r2, [r1, #20]
 8007e5a:	60a2      	str	r2, [r4, #8]
 8007e5c:	9b01      	ldr	r3, [sp, #4]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	dc00      	bgt.n	8007e64 <__sflush_r+0xec>
 8007e62:	e795      	b.n	8007d90 <__sflush_r+0x18>
 8007e64:	003a      	movs	r2, r7
 8007e66:	0028      	movs	r0, r5
 8007e68:	9b01      	ldr	r3, [sp, #4]
 8007e6a:	6a21      	ldr	r1, [r4, #32]
 8007e6c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e6e:	47b0      	blx	r6
 8007e70:	2800      	cmp	r0, #0
 8007e72:	dc06      	bgt.n	8007e82 <__sflush_r+0x10a>
 8007e74:	2340      	movs	r3, #64	; 0x40
 8007e76:	2001      	movs	r0, #1
 8007e78:	89a2      	ldrh	r2, [r4, #12]
 8007e7a:	4240      	negs	r0, r0
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	81a3      	strh	r3, [r4, #12]
 8007e80:	e787      	b.n	8007d92 <__sflush_r+0x1a>
 8007e82:	9b01      	ldr	r3, [sp, #4]
 8007e84:	183f      	adds	r7, r7, r0
 8007e86:	1a1b      	subs	r3, r3, r0
 8007e88:	9301      	str	r3, [sp, #4]
 8007e8a:	e7e7      	b.n	8007e5c <__sflush_r+0xe4>
 8007e8c:	20400001 	.word	0x20400001

08007e90 <_fflush_r>:
 8007e90:	690b      	ldr	r3, [r1, #16]
 8007e92:	b570      	push	{r4, r5, r6, lr}
 8007e94:	0005      	movs	r5, r0
 8007e96:	000c      	movs	r4, r1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d102      	bne.n	8007ea2 <_fflush_r+0x12>
 8007e9c:	2500      	movs	r5, #0
 8007e9e:	0028      	movs	r0, r5
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
 8007ea2:	2800      	cmp	r0, #0
 8007ea4:	d004      	beq.n	8007eb0 <_fflush_r+0x20>
 8007ea6:	6983      	ldr	r3, [r0, #24]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d101      	bne.n	8007eb0 <_fflush_r+0x20>
 8007eac:	f000 f892 	bl	8007fd4 <__sinit>
 8007eb0:	4b14      	ldr	r3, [pc, #80]	; (8007f04 <_fflush_r+0x74>)
 8007eb2:	429c      	cmp	r4, r3
 8007eb4:	d11b      	bne.n	8007eee <_fflush_r+0x5e>
 8007eb6:	686c      	ldr	r4, [r5, #4]
 8007eb8:	220c      	movs	r2, #12
 8007eba:	5ea3      	ldrsh	r3, [r4, r2]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0ed      	beq.n	8007e9c <_fflush_r+0xc>
 8007ec0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ec2:	07d2      	lsls	r2, r2, #31
 8007ec4:	d404      	bmi.n	8007ed0 <_fflush_r+0x40>
 8007ec6:	059b      	lsls	r3, r3, #22
 8007ec8:	d402      	bmi.n	8007ed0 <_fflush_r+0x40>
 8007eca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ecc:	f000 fc99 	bl	8008802 <__retarget_lock_acquire_recursive>
 8007ed0:	0028      	movs	r0, r5
 8007ed2:	0021      	movs	r1, r4
 8007ed4:	f7ff ff50 	bl	8007d78 <__sflush_r>
 8007ed8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007eda:	0005      	movs	r5, r0
 8007edc:	07db      	lsls	r3, r3, #31
 8007ede:	d4de      	bmi.n	8007e9e <_fflush_r+0xe>
 8007ee0:	89a3      	ldrh	r3, [r4, #12]
 8007ee2:	059b      	lsls	r3, r3, #22
 8007ee4:	d4db      	bmi.n	8007e9e <_fflush_r+0xe>
 8007ee6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ee8:	f000 fc8c 	bl	8008804 <__retarget_lock_release_recursive>
 8007eec:	e7d7      	b.n	8007e9e <_fflush_r+0xe>
 8007eee:	4b06      	ldr	r3, [pc, #24]	; (8007f08 <_fflush_r+0x78>)
 8007ef0:	429c      	cmp	r4, r3
 8007ef2:	d101      	bne.n	8007ef8 <_fflush_r+0x68>
 8007ef4:	68ac      	ldr	r4, [r5, #8]
 8007ef6:	e7df      	b.n	8007eb8 <_fflush_r+0x28>
 8007ef8:	4b04      	ldr	r3, [pc, #16]	; (8007f0c <_fflush_r+0x7c>)
 8007efa:	429c      	cmp	r4, r3
 8007efc:	d1dc      	bne.n	8007eb8 <_fflush_r+0x28>
 8007efe:	68ec      	ldr	r4, [r5, #12]
 8007f00:	e7da      	b.n	8007eb8 <_fflush_r+0x28>
 8007f02:	46c0      	nop			; (mov r8, r8)
 8007f04:	0800a0c8 	.word	0x0800a0c8
 8007f08:	0800a0e8 	.word	0x0800a0e8
 8007f0c:	0800a0a8 	.word	0x0800a0a8

08007f10 <std>:
 8007f10:	2300      	movs	r3, #0
 8007f12:	b510      	push	{r4, lr}
 8007f14:	0004      	movs	r4, r0
 8007f16:	6003      	str	r3, [r0, #0]
 8007f18:	6043      	str	r3, [r0, #4]
 8007f1a:	6083      	str	r3, [r0, #8]
 8007f1c:	8181      	strh	r1, [r0, #12]
 8007f1e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f20:	0019      	movs	r1, r3
 8007f22:	81c2      	strh	r2, [r0, #14]
 8007f24:	6103      	str	r3, [r0, #16]
 8007f26:	6143      	str	r3, [r0, #20]
 8007f28:	6183      	str	r3, [r0, #24]
 8007f2a:	2208      	movs	r2, #8
 8007f2c:	305c      	adds	r0, #92	; 0x5c
 8007f2e:	f7fd f8c9 	bl	80050c4 <memset>
 8007f32:	4b05      	ldr	r3, [pc, #20]	; (8007f48 <std+0x38>)
 8007f34:	6263      	str	r3, [r4, #36]	; 0x24
 8007f36:	4b05      	ldr	r3, [pc, #20]	; (8007f4c <std+0x3c>)
 8007f38:	6224      	str	r4, [r4, #32]
 8007f3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f3c:	4b04      	ldr	r3, [pc, #16]	; (8007f50 <std+0x40>)
 8007f3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f40:	4b04      	ldr	r3, [pc, #16]	; (8007f54 <std+0x44>)
 8007f42:	6323      	str	r3, [r4, #48]	; 0x30
 8007f44:	bd10      	pop	{r4, pc}
 8007f46:	46c0      	nop			; (mov r8, r8)
 8007f48:	080099f9 	.word	0x080099f9
 8007f4c:	08009a21 	.word	0x08009a21
 8007f50:	08009a59 	.word	0x08009a59
 8007f54:	08009a85 	.word	0x08009a85

08007f58 <_cleanup_r>:
 8007f58:	b510      	push	{r4, lr}
 8007f5a:	4902      	ldr	r1, [pc, #8]	; (8007f64 <_cleanup_r+0xc>)
 8007f5c:	f000 f8ba 	bl	80080d4 <_fwalk_reent>
 8007f60:	bd10      	pop	{r4, pc}
 8007f62:	46c0      	nop			; (mov r8, r8)
 8007f64:	08007e91 	.word	0x08007e91

08007f68 <__sfmoreglue>:
 8007f68:	b570      	push	{r4, r5, r6, lr}
 8007f6a:	2568      	movs	r5, #104	; 0x68
 8007f6c:	1e4a      	subs	r2, r1, #1
 8007f6e:	4355      	muls	r5, r2
 8007f70:	000e      	movs	r6, r1
 8007f72:	0029      	movs	r1, r5
 8007f74:	3174      	adds	r1, #116	; 0x74
 8007f76:	f001 fa05 	bl	8009384 <_malloc_r>
 8007f7a:	1e04      	subs	r4, r0, #0
 8007f7c:	d008      	beq.n	8007f90 <__sfmoreglue+0x28>
 8007f7e:	2100      	movs	r1, #0
 8007f80:	002a      	movs	r2, r5
 8007f82:	6001      	str	r1, [r0, #0]
 8007f84:	6046      	str	r6, [r0, #4]
 8007f86:	300c      	adds	r0, #12
 8007f88:	60a0      	str	r0, [r4, #8]
 8007f8a:	3268      	adds	r2, #104	; 0x68
 8007f8c:	f7fd f89a 	bl	80050c4 <memset>
 8007f90:	0020      	movs	r0, r4
 8007f92:	bd70      	pop	{r4, r5, r6, pc}

08007f94 <__sfp_lock_acquire>:
 8007f94:	b510      	push	{r4, lr}
 8007f96:	4802      	ldr	r0, [pc, #8]	; (8007fa0 <__sfp_lock_acquire+0xc>)
 8007f98:	f000 fc33 	bl	8008802 <__retarget_lock_acquire_recursive>
 8007f9c:	bd10      	pop	{r4, pc}
 8007f9e:	46c0      	nop			; (mov r8, r8)
 8007fa0:	20000330 	.word	0x20000330

08007fa4 <__sfp_lock_release>:
 8007fa4:	b510      	push	{r4, lr}
 8007fa6:	4802      	ldr	r0, [pc, #8]	; (8007fb0 <__sfp_lock_release+0xc>)
 8007fa8:	f000 fc2c 	bl	8008804 <__retarget_lock_release_recursive>
 8007fac:	bd10      	pop	{r4, pc}
 8007fae:	46c0      	nop			; (mov r8, r8)
 8007fb0:	20000330 	.word	0x20000330

08007fb4 <__sinit_lock_acquire>:
 8007fb4:	b510      	push	{r4, lr}
 8007fb6:	4802      	ldr	r0, [pc, #8]	; (8007fc0 <__sinit_lock_acquire+0xc>)
 8007fb8:	f000 fc23 	bl	8008802 <__retarget_lock_acquire_recursive>
 8007fbc:	bd10      	pop	{r4, pc}
 8007fbe:	46c0      	nop			; (mov r8, r8)
 8007fc0:	2000032b 	.word	0x2000032b

08007fc4 <__sinit_lock_release>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	4802      	ldr	r0, [pc, #8]	; (8007fd0 <__sinit_lock_release+0xc>)
 8007fc8:	f000 fc1c 	bl	8008804 <__retarget_lock_release_recursive>
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	46c0      	nop			; (mov r8, r8)
 8007fd0:	2000032b 	.word	0x2000032b

08007fd4 <__sinit>:
 8007fd4:	b513      	push	{r0, r1, r4, lr}
 8007fd6:	0004      	movs	r4, r0
 8007fd8:	f7ff ffec 	bl	8007fb4 <__sinit_lock_acquire>
 8007fdc:	69a3      	ldr	r3, [r4, #24]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d002      	beq.n	8007fe8 <__sinit+0x14>
 8007fe2:	f7ff ffef 	bl	8007fc4 <__sinit_lock_release>
 8007fe6:	bd13      	pop	{r0, r1, r4, pc}
 8007fe8:	64a3      	str	r3, [r4, #72]	; 0x48
 8007fea:	64e3      	str	r3, [r4, #76]	; 0x4c
 8007fec:	6523      	str	r3, [r4, #80]	; 0x50
 8007fee:	4b13      	ldr	r3, [pc, #76]	; (800803c <__sinit+0x68>)
 8007ff0:	4a13      	ldr	r2, [pc, #76]	; (8008040 <__sinit+0x6c>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007ff6:	9301      	str	r3, [sp, #4]
 8007ff8:	42a3      	cmp	r3, r4
 8007ffa:	d101      	bne.n	8008000 <__sinit+0x2c>
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	61a3      	str	r3, [r4, #24]
 8008000:	0020      	movs	r0, r4
 8008002:	f000 f81f 	bl	8008044 <__sfp>
 8008006:	6060      	str	r0, [r4, #4]
 8008008:	0020      	movs	r0, r4
 800800a:	f000 f81b 	bl	8008044 <__sfp>
 800800e:	60a0      	str	r0, [r4, #8]
 8008010:	0020      	movs	r0, r4
 8008012:	f000 f817 	bl	8008044 <__sfp>
 8008016:	2200      	movs	r2, #0
 8008018:	2104      	movs	r1, #4
 800801a:	60e0      	str	r0, [r4, #12]
 800801c:	6860      	ldr	r0, [r4, #4]
 800801e:	f7ff ff77 	bl	8007f10 <std>
 8008022:	2201      	movs	r2, #1
 8008024:	2109      	movs	r1, #9
 8008026:	68a0      	ldr	r0, [r4, #8]
 8008028:	f7ff ff72 	bl	8007f10 <std>
 800802c:	2202      	movs	r2, #2
 800802e:	2112      	movs	r1, #18
 8008030:	68e0      	ldr	r0, [r4, #12]
 8008032:	f7ff ff6d 	bl	8007f10 <std>
 8008036:	2301      	movs	r3, #1
 8008038:	61a3      	str	r3, [r4, #24]
 800803a:	e7d2      	b.n	8007fe2 <__sinit+0xe>
 800803c:	08009e7c 	.word	0x08009e7c
 8008040:	08007f59 	.word	0x08007f59

08008044 <__sfp>:
 8008044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008046:	0007      	movs	r7, r0
 8008048:	f7ff ffa4 	bl	8007f94 <__sfp_lock_acquire>
 800804c:	4b1f      	ldr	r3, [pc, #124]	; (80080cc <__sfp+0x88>)
 800804e:	681e      	ldr	r6, [r3, #0]
 8008050:	69b3      	ldr	r3, [r6, #24]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d102      	bne.n	800805c <__sfp+0x18>
 8008056:	0030      	movs	r0, r6
 8008058:	f7ff ffbc 	bl	8007fd4 <__sinit>
 800805c:	3648      	adds	r6, #72	; 0x48
 800805e:	68b4      	ldr	r4, [r6, #8]
 8008060:	6873      	ldr	r3, [r6, #4]
 8008062:	3b01      	subs	r3, #1
 8008064:	d504      	bpl.n	8008070 <__sfp+0x2c>
 8008066:	6833      	ldr	r3, [r6, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d022      	beq.n	80080b2 <__sfp+0x6e>
 800806c:	6836      	ldr	r6, [r6, #0]
 800806e:	e7f6      	b.n	800805e <__sfp+0x1a>
 8008070:	220c      	movs	r2, #12
 8008072:	5ea5      	ldrsh	r5, [r4, r2]
 8008074:	2d00      	cmp	r5, #0
 8008076:	d11a      	bne.n	80080ae <__sfp+0x6a>
 8008078:	0020      	movs	r0, r4
 800807a:	4b15      	ldr	r3, [pc, #84]	; (80080d0 <__sfp+0x8c>)
 800807c:	3058      	adds	r0, #88	; 0x58
 800807e:	60e3      	str	r3, [r4, #12]
 8008080:	6665      	str	r5, [r4, #100]	; 0x64
 8008082:	f000 fbbd 	bl	8008800 <__retarget_lock_init_recursive>
 8008086:	f7ff ff8d 	bl	8007fa4 <__sfp_lock_release>
 800808a:	0020      	movs	r0, r4
 800808c:	2208      	movs	r2, #8
 800808e:	0029      	movs	r1, r5
 8008090:	6025      	str	r5, [r4, #0]
 8008092:	60a5      	str	r5, [r4, #8]
 8008094:	6065      	str	r5, [r4, #4]
 8008096:	6125      	str	r5, [r4, #16]
 8008098:	6165      	str	r5, [r4, #20]
 800809a:	61a5      	str	r5, [r4, #24]
 800809c:	305c      	adds	r0, #92	; 0x5c
 800809e:	f7fd f811 	bl	80050c4 <memset>
 80080a2:	6365      	str	r5, [r4, #52]	; 0x34
 80080a4:	63a5      	str	r5, [r4, #56]	; 0x38
 80080a6:	64a5      	str	r5, [r4, #72]	; 0x48
 80080a8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80080aa:	0020      	movs	r0, r4
 80080ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ae:	3468      	adds	r4, #104	; 0x68
 80080b0:	e7d7      	b.n	8008062 <__sfp+0x1e>
 80080b2:	2104      	movs	r1, #4
 80080b4:	0038      	movs	r0, r7
 80080b6:	f7ff ff57 	bl	8007f68 <__sfmoreglue>
 80080ba:	1e04      	subs	r4, r0, #0
 80080bc:	6030      	str	r0, [r6, #0]
 80080be:	d1d5      	bne.n	800806c <__sfp+0x28>
 80080c0:	f7ff ff70 	bl	8007fa4 <__sfp_lock_release>
 80080c4:	230c      	movs	r3, #12
 80080c6:	603b      	str	r3, [r7, #0]
 80080c8:	e7ef      	b.n	80080aa <__sfp+0x66>
 80080ca:	46c0      	nop			; (mov r8, r8)
 80080cc:	08009e7c 	.word	0x08009e7c
 80080d0:	ffff0001 	.word	0xffff0001

080080d4 <_fwalk_reent>:
 80080d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080d6:	0004      	movs	r4, r0
 80080d8:	0006      	movs	r6, r0
 80080da:	2700      	movs	r7, #0
 80080dc:	9101      	str	r1, [sp, #4]
 80080de:	3448      	adds	r4, #72	; 0x48
 80080e0:	6863      	ldr	r3, [r4, #4]
 80080e2:	68a5      	ldr	r5, [r4, #8]
 80080e4:	9300      	str	r3, [sp, #0]
 80080e6:	9b00      	ldr	r3, [sp, #0]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	d504      	bpl.n	80080f8 <_fwalk_reent+0x24>
 80080ee:	6824      	ldr	r4, [r4, #0]
 80080f0:	2c00      	cmp	r4, #0
 80080f2:	d1f5      	bne.n	80080e0 <_fwalk_reent+0xc>
 80080f4:	0038      	movs	r0, r7
 80080f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080f8:	89ab      	ldrh	r3, [r5, #12]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d908      	bls.n	8008110 <_fwalk_reent+0x3c>
 80080fe:	220e      	movs	r2, #14
 8008100:	5eab      	ldrsh	r3, [r5, r2]
 8008102:	3301      	adds	r3, #1
 8008104:	d004      	beq.n	8008110 <_fwalk_reent+0x3c>
 8008106:	0029      	movs	r1, r5
 8008108:	0030      	movs	r0, r6
 800810a:	9b01      	ldr	r3, [sp, #4]
 800810c:	4798      	blx	r3
 800810e:	4307      	orrs	r7, r0
 8008110:	3568      	adds	r5, #104	; 0x68
 8008112:	e7e8      	b.n	80080e6 <_fwalk_reent+0x12>

08008114 <rshift>:
 8008114:	0002      	movs	r2, r0
 8008116:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008118:	6907      	ldr	r7, [r0, #16]
 800811a:	3214      	adds	r2, #20
 800811c:	0013      	movs	r3, r2
 800811e:	b085      	sub	sp, #20
 8008120:	114e      	asrs	r6, r1, #5
 8008122:	42b7      	cmp	r7, r6
 8008124:	dd31      	ble.n	800818a <rshift+0x76>
 8008126:	00b3      	lsls	r3, r6, #2
 8008128:	18d3      	adds	r3, r2, r3
 800812a:	251f      	movs	r5, #31
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	000b      	movs	r3, r1
 8008130:	00bc      	lsls	r4, r7, #2
 8008132:	402b      	ands	r3, r5
 8008134:	1914      	adds	r4, r2, r4
 8008136:	9302      	str	r3, [sp, #8]
 8008138:	4229      	tst	r1, r5
 800813a:	d10c      	bne.n	8008156 <rshift+0x42>
 800813c:	0015      	movs	r5, r2
 800813e:	9901      	ldr	r1, [sp, #4]
 8008140:	428c      	cmp	r4, r1
 8008142:	d838      	bhi.n	80081b6 <rshift+0xa2>
 8008144:	9901      	ldr	r1, [sp, #4]
 8008146:	2300      	movs	r3, #0
 8008148:	3903      	subs	r1, #3
 800814a:	428c      	cmp	r4, r1
 800814c:	d301      	bcc.n	8008152 <rshift+0x3e>
 800814e:	1bbb      	subs	r3, r7, r6
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	18d3      	adds	r3, r2, r3
 8008154:	e019      	b.n	800818a <rshift+0x76>
 8008156:	2120      	movs	r1, #32
 8008158:	9b02      	ldr	r3, [sp, #8]
 800815a:	9d01      	ldr	r5, [sp, #4]
 800815c:	1acb      	subs	r3, r1, r3
 800815e:	9303      	str	r3, [sp, #12]
 8008160:	cd02      	ldmia	r5!, {r1}
 8008162:	9b02      	ldr	r3, [sp, #8]
 8008164:	4694      	mov	ip, r2
 8008166:	40d9      	lsrs	r1, r3
 8008168:	9100      	str	r1, [sp, #0]
 800816a:	42ac      	cmp	r4, r5
 800816c:	d816      	bhi.n	800819c <rshift+0x88>
 800816e:	9d01      	ldr	r5, [sp, #4]
 8008170:	2300      	movs	r3, #0
 8008172:	3501      	adds	r5, #1
 8008174:	42ac      	cmp	r4, r5
 8008176:	d302      	bcc.n	800817e <rshift+0x6a>
 8008178:	1bbb      	subs	r3, r7, r6
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	3b04      	subs	r3, #4
 800817e:	9900      	ldr	r1, [sp, #0]
 8008180:	18d3      	adds	r3, r2, r3
 8008182:	6019      	str	r1, [r3, #0]
 8008184:	2900      	cmp	r1, #0
 8008186:	d000      	beq.n	800818a <rshift+0x76>
 8008188:	3304      	adds	r3, #4
 800818a:	1a99      	subs	r1, r3, r2
 800818c:	1089      	asrs	r1, r1, #2
 800818e:	6101      	str	r1, [r0, #16]
 8008190:	4293      	cmp	r3, r2
 8008192:	d101      	bne.n	8008198 <rshift+0x84>
 8008194:	2300      	movs	r3, #0
 8008196:	6143      	str	r3, [r0, #20]
 8008198:	b005      	add	sp, #20
 800819a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819c:	682b      	ldr	r3, [r5, #0]
 800819e:	9903      	ldr	r1, [sp, #12]
 80081a0:	408b      	lsls	r3, r1
 80081a2:	9900      	ldr	r1, [sp, #0]
 80081a4:	4319      	orrs	r1, r3
 80081a6:	4663      	mov	r3, ip
 80081a8:	c302      	stmia	r3!, {r1}
 80081aa:	469c      	mov	ip, r3
 80081ac:	cd02      	ldmia	r5!, {r1}
 80081ae:	9b02      	ldr	r3, [sp, #8]
 80081b0:	40d9      	lsrs	r1, r3
 80081b2:	9100      	str	r1, [sp, #0]
 80081b4:	e7d9      	b.n	800816a <rshift+0x56>
 80081b6:	c908      	ldmia	r1!, {r3}
 80081b8:	c508      	stmia	r5!, {r3}
 80081ba:	e7c1      	b.n	8008140 <rshift+0x2c>

080081bc <__hexdig_fun>:
 80081bc:	0002      	movs	r2, r0
 80081be:	3a30      	subs	r2, #48	; 0x30
 80081c0:	0003      	movs	r3, r0
 80081c2:	2a09      	cmp	r2, #9
 80081c4:	d802      	bhi.n	80081cc <__hexdig_fun+0x10>
 80081c6:	3b20      	subs	r3, #32
 80081c8:	b2d8      	uxtb	r0, r3
 80081ca:	4770      	bx	lr
 80081cc:	0002      	movs	r2, r0
 80081ce:	3a61      	subs	r2, #97	; 0x61
 80081d0:	2a05      	cmp	r2, #5
 80081d2:	d801      	bhi.n	80081d8 <__hexdig_fun+0x1c>
 80081d4:	3b47      	subs	r3, #71	; 0x47
 80081d6:	e7f7      	b.n	80081c8 <__hexdig_fun+0xc>
 80081d8:	001a      	movs	r2, r3
 80081da:	3a41      	subs	r2, #65	; 0x41
 80081dc:	2000      	movs	r0, #0
 80081de:	2a05      	cmp	r2, #5
 80081e0:	d8f3      	bhi.n	80081ca <__hexdig_fun+0xe>
 80081e2:	3b27      	subs	r3, #39	; 0x27
 80081e4:	e7f0      	b.n	80081c8 <__hexdig_fun+0xc>
	...

080081e8 <__gethex>:
 80081e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081ea:	b08d      	sub	sp, #52	; 0x34
 80081ec:	930a      	str	r3, [sp, #40]	; 0x28
 80081ee:	4bbd      	ldr	r3, [pc, #756]	; (80084e4 <__gethex+0x2fc>)
 80081f0:	9005      	str	r0, [sp, #20]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	9109      	str	r1, [sp, #36]	; 0x24
 80081f6:	0018      	movs	r0, r3
 80081f8:	9202      	str	r2, [sp, #8]
 80081fa:	9307      	str	r3, [sp, #28]
 80081fc:	f7f7 ff84 	bl	8000108 <strlen>
 8008200:	2202      	movs	r2, #2
 8008202:	9b07      	ldr	r3, [sp, #28]
 8008204:	4252      	negs	r2, r2
 8008206:	181b      	adds	r3, r3, r0
 8008208:	3b01      	subs	r3, #1
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	9003      	str	r0, [sp, #12]
 800820e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008212:	6819      	ldr	r1, [r3, #0]
 8008214:	1c8b      	adds	r3, r1, #2
 8008216:	1a52      	subs	r2, r2, r1
 8008218:	18d1      	adds	r1, r2, r3
 800821a:	9301      	str	r3, [sp, #4]
 800821c:	9108      	str	r1, [sp, #32]
 800821e:	9901      	ldr	r1, [sp, #4]
 8008220:	3301      	adds	r3, #1
 8008222:	7808      	ldrb	r0, [r1, #0]
 8008224:	2830      	cmp	r0, #48	; 0x30
 8008226:	d0f7      	beq.n	8008218 <__gethex+0x30>
 8008228:	f7ff ffc8 	bl	80081bc <__hexdig_fun>
 800822c:	1e04      	subs	r4, r0, #0
 800822e:	d13e      	bne.n	80082ae <__gethex+0xc6>
 8008230:	9a03      	ldr	r2, [sp, #12]
 8008232:	9907      	ldr	r1, [sp, #28]
 8008234:	9801      	ldr	r0, [sp, #4]
 8008236:	f001 fc2b 	bl	8009a90 <strncmp>
 800823a:	1e07      	subs	r7, r0, #0
 800823c:	d000      	beq.n	8008240 <__gethex+0x58>
 800823e:	e06f      	b.n	8008320 <__gethex+0x138>
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	9a03      	ldr	r2, [sp, #12]
 8008244:	5c98      	ldrb	r0, [r3, r2]
 8008246:	189d      	adds	r5, r3, r2
 8008248:	f7ff ffb8 	bl	80081bc <__hexdig_fun>
 800824c:	2301      	movs	r3, #1
 800824e:	9304      	str	r3, [sp, #16]
 8008250:	2800      	cmp	r0, #0
 8008252:	d034      	beq.n	80082be <__gethex+0xd6>
 8008254:	9501      	str	r5, [sp, #4]
 8008256:	9b01      	ldr	r3, [sp, #4]
 8008258:	7818      	ldrb	r0, [r3, #0]
 800825a:	2830      	cmp	r0, #48	; 0x30
 800825c:	d009      	beq.n	8008272 <__gethex+0x8a>
 800825e:	f7ff ffad 	bl	80081bc <__hexdig_fun>
 8008262:	4243      	negs	r3, r0
 8008264:	4143      	adcs	r3, r0
 8008266:	9304      	str	r3, [sp, #16]
 8008268:	2301      	movs	r3, #1
 800826a:	002c      	movs	r4, r5
 800826c:	9308      	str	r3, [sp, #32]
 800826e:	9d01      	ldr	r5, [sp, #4]
 8008270:	e004      	b.n	800827c <__gethex+0x94>
 8008272:	9b01      	ldr	r3, [sp, #4]
 8008274:	3301      	adds	r3, #1
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	e7ed      	b.n	8008256 <__gethex+0x6e>
 800827a:	3501      	adds	r5, #1
 800827c:	7828      	ldrb	r0, [r5, #0]
 800827e:	f7ff ff9d 	bl	80081bc <__hexdig_fun>
 8008282:	1e07      	subs	r7, r0, #0
 8008284:	d1f9      	bne.n	800827a <__gethex+0x92>
 8008286:	0028      	movs	r0, r5
 8008288:	9a03      	ldr	r2, [sp, #12]
 800828a:	9907      	ldr	r1, [sp, #28]
 800828c:	f001 fc00 	bl	8009a90 <strncmp>
 8008290:	2800      	cmp	r0, #0
 8008292:	d112      	bne.n	80082ba <__gethex+0xd2>
 8008294:	2c00      	cmp	r4, #0
 8008296:	d107      	bne.n	80082a8 <__gethex+0xc0>
 8008298:	9b03      	ldr	r3, [sp, #12]
 800829a:	18ed      	adds	r5, r5, r3
 800829c:	002c      	movs	r4, r5
 800829e:	7828      	ldrb	r0, [r5, #0]
 80082a0:	f7ff ff8c 	bl	80081bc <__hexdig_fun>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d106      	bne.n	80082b6 <__gethex+0xce>
 80082a8:	1b67      	subs	r7, r4, r5
 80082aa:	00bf      	lsls	r7, r7, #2
 80082ac:	e007      	b.n	80082be <__gethex+0xd6>
 80082ae:	2300      	movs	r3, #0
 80082b0:	001c      	movs	r4, r3
 80082b2:	9304      	str	r3, [sp, #16]
 80082b4:	e7db      	b.n	800826e <__gethex+0x86>
 80082b6:	3501      	adds	r5, #1
 80082b8:	e7f1      	b.n	800829e <__gethex+0xb6>
 80082ba:	2c00      	cmp	r4, #0
 80082bc:	d1f4      	bne.n	80082a8 <__gethex+0xc0>
 80082be:	2220      	movs	r2, #32
 80082c0:	782b      	ldrb	r3, [r5, #0]
 80082c2:	002e      	movs	r6, r5
 80082c4:	4393      	bics	r3, r2
 80082c6:	2b50      	cmp	r3, #80	; 0x50
 80082c8:	d11d      	bne.n	8008306 <__gethex+0x11e>
 80082ca:	786b      	ldrb	r3, [r5, #1]
 80082cc:	2b2b      	cmp	r3, #43	; 0x2b
 80082ce:	d02c      	beq.n	800832a <__gethex+0x142>
 80082d0:	2b2d      	cmp	r3, #45	; 0x2d
 80082d2:	d02e      	beq.n	8008332 <__gethex+0x14a>
 80082d4:	2300      	movs	r3, #0
 80082d6:	1c6e      	adds	r6, r5, #1
 80082d8:	9306      	str	r3, [sp, #24]
 80082da:	7830      	ldrb	r0, [r6, #0]
 80082dc:	f7ff ff6e 	bl	80081bc <__hexdig_fun>
 80082e0:	1e43      	subs	r3, r0, #1
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b18      	cmp	r3, #24
 80082e6:	d82b      	bhi.n	8008340 <__gethex+0x158>
 80082e8:	3810      	subs	r0, #16
 80082ea:	0004      	movs	r4, r0
 80082ec:	7870      	ldrb	r0, [r6, #1]
 80082ee:	f7ff ff65 	bl	80081bc <__hexdig_fun>
 80082f2:	1e43      	subs	r3, r0, #1
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	3601      	adds	r6, #1
 80082f8:	2b18      	cmp	r3, #24
 80082fa:	d91c      	bls.n	8008336 <__gethex+0x14e>
 80082fc:	9b06      	ldr	r3, [sp, #24]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d000      	beq.n	8008304 <__gethex+0x11c>
 8008302:	4264      	negs	r4, r4
 8008304:	193f      	adds	r7, r7, r4
 8008306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008308:	601e      	str	r6, [r3, #0]
 800830a:	9b04      	ldr	r3, [sp, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d019      	beq.n	8008344 <__gethex+0x15c>
 8008310:	2600      	movs	r6, #0
 8008312:	9b08      	ldr	r3, [sp, #32]
 8008314:	42b3      	cmp	r3, r6
 8008316:	d100      	bne.n	800831a <__gethex+0x132>
 8008318:	3606      	adds	r6, #6
 800831a:	0030      	movs	r0, r6
 800831c:	b00d      	add	sp, #52	; 0x34
 800831e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008320:	2301      	movs	r3, #1
 8008322:	0027      	movs	r7, r4
 8008324:	9d01      	ldr	r5, [sp, #4]
 8008326:	9304      	str	r3, [sp, #16]
 8008328:	e7c9      	b.n	80082be <__gethex+0xd6>
 800832a:	2300      	movs	r3, #0
 800832c:	9306      	str	r3, [sp, #24]
 800832e:	1cae      	adds	r6, r5, #2
 8008330:	e7d3      	b.n	80082da <__gethex+0xf2>
 8008332:	2301      	movs	r3, #1
 8008334:	e7fa      	b.n	800832c <__gethex+0x144>
 8008336:	230a      	movs	r3, #10
 8008338:	435c      	muls	r4, r3
 800833a:	1824      	adds	r4, r4, r0
 800833c:	3c10      	subs	r4, #16
 800833e:	e7d5      	b.n	80082ec <__gethex+0x104>
 8008340:	002e      	movs	r6, r5
 8008342:	e7e0      	b.n	8008306 <__gethex+0x11e>
 8008344:	9b01      	ldr	r3, [sp, #4]
 8008346:	9904      	ldr	r1, [sp, #16]
 8008348:	1aeb      	subs	r3, r5, r3
 800834a:	3b01      	subs	r3, #1
 800834c:	2b07      	cmp	r3, #7
 800834e:	dc0a      	bgt.n	8008366 <__gethex+0x17e>
 8008350:	9805      	ldr	r0, [sp, #20]
 8008352:	f000 faf5 	bl	8008940 <_Balloc>
 8008356:	1e04      	subs	r4, r0, #0
 8008358:	d108      	bne.n	800836c <__gethex+0x184>
 800835a:	0002      	movs	r2, r0
 800835c:	21de      	movs	r1, #222	; 0xde
 800835e:	4b62      	ldr	r3, [pc, #392]	; (80084e8 <__gethex+0x300>)
 8008360:	4862      	ldr	r0, [pc, #392]	; (80084ec <__gethex+0x304>)
 8008362:	f001 fbc7 	bl	8009af4 <__assert_func>
 8008366:	3101      	adds	r1, #1
 8008368:	105b      	asrs	r3, r3, #1
 800836a:	e7ef      	b.n	800834c <__gethex+0x164>
 800836c:	0003      	movs	r3, r0
 800836e:	3314      	adds	r3, #20
 8008370:	9304      	str	r3, [sp, #16]
 8008372:	9309      	str	r3, [sp, #36]	; 0x24
 8008374:	2300      	movs	r3, #0
 8008376:	001e      	movs	r6, r3
 8008378:	9306      	str	r3, [sp, #24]
 800837a:	9b01      	ldr	r3, [sp, #4]
 800837c:	42ab      	cmp	r3, r5
 800837e:	d340      	bcc.n	8008402 <__gethex+0x21a>
 8008380:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008382:	9b04      	ldr	r3, [sp, #16]
 8008384:	c540      	stmia	r5!, {r6}
 8008386:	1aed      	subs	r5, r5, r3
 8008388:	10ad      	asrs	r5, r5, #2
 800838a:	0030      	movs	r0, r6
 800838c:	6125      	str	r5, [r4, #16]
 800838e:	f000 fbcf 	bl	8008b30 <__hi0bits>
 8008392:	9b02      	ldr	r3, [sp, #8]
 8008394:	016d      	lsls	r5, r5, #5
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	1a2e      	subs	r6, r5, r0
 800839a:	9301      	str	r3, [sp, #4]
 800839c:	429e      	cmp	r6, r3
 800839e:	dd5a      	ble.n	8008456 <__gethex+0x26e>
 80083a0:	1af6      	subs	r6, r6, r3
 80083a2:	0031      	movs	r1, r6
 80083a4:	0020      	movs	r0, r4
 80083a6:	f000 ff72 	bl	800928e <__any_on>
 80083aa:	1e05      	subs	r5, r0, #0
 80083ac:	d016      	beq.n	80083dc <__gethex+0x1f4>
 80083ae:	2501      	movs	r5, #1
 80083b0:	211f      	movs	r1, #31
 80083b2:	0028      	movs	r0, r5
 80083b4:	1e73      	subs	r3, r6, #1
 80083b6:	4019      	ands	r1, r3
 80083b8:	4088      	lsls	r0, r1
 80083ba:	0001      	movs	r1, r0
 80083bc:	115a      	asrs	r2, r3, #5
 80083be:	9804      	ldr	r0, [sp, #16]
 80083c0:	0092      	lsls	r2, r2, #2
 80083c2:	5812      	ldr	r2, [r2, r0]
 80083c4:	420a      	tst	r2, r1
 80083c6:	d009      	beq.n	80083dc <__gethex+0x1f4>
 80083c8:	42ab      	cmp	r3, r5
 80083ca:	dd06      	ble.n	80083da <__gethex+0x1f2>
 80083cc:	0020      	movs	r0, r4
 80083ce:	1eb1      	subs	r1, r6, #2
 80083d0:	f000 ff5d 	bl	800928e <__any_on>
 80083d4:	3502      	adds	r5, #2
 80083d6:	2800      	cmp	r0, #0
 80083d8:	d100      	bne.n	80083dc <__gethex+0x1f4>
 80083da:	2502      	movs	r5, #2
 80083dc:	0031      	movs	r1, r6
 80083de:	0020      	movs	r0, r4
 80083e0:	f7ff fe98 	bl	8008114 <rshift>
 80083e4:	19bf      	adds	r7, r7, r6
 80083e6:	9b02      	ldr	r3, [sp, #8]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	9303      	str	r3, [sp, #12]
 80083ec:	42bb      	cmp	r3, r7
 80083ee:	da42      	bge.n	8008476 <__gethex+0x28e>
 80083f0:	0021      	movs	r1, r4
 80083f2:	9805      	ldr	r0, [sp, #20]
 80083f4:	f000 fae8 	bl	80089c8 <_Bfree>
 80083f8:	2300      	movs	r3, #0
 80083fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083fc:	26a3      	movs	r6, #163	; 0xa3
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	e78b      	b.n	800831a <__gethex+0x132>
 8008402:	1e6b      	subs	r3, r5, #1
 8008404:	9308      	str	r3, [sp, #32]
 8008406:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	4293      	cmp	r3, r2
 800840c:	d014      	beq.n	8008438 <__gethex+0x250>
 800840e:	9b06      	ldr	r3, [sp, #24]
 8008410:	2b20      	cmp	r3, #32
 8008412:	d104      	bne.n	800841e <__gethex+0x236>
 8008414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008416:	c340      	stmia	r3!, {r6}
 8008418:	2600      	movs	r6, #0
 800841a:	9309      	str	r3, [sp, #36]	; 0x24
 800841c:	9606      	str	r6, [sp, #24]
 800841e:	9b08      	ldr	r3, [sp, #32]
 8008420:	7818      	ldrb	r0, [r3, #0]
 8008422:	f7ff fecb 	bl	80081bc <__hexdig_fun>
 8008426:	230f      	movs	r3, #15
 8008428:	4018      	ands	r0, r3
 800842a:	9b06      	ldr	r3, [sp, #24]
 800842c:	9d08      	ldr	r5, [sp, #32]
 800842e:	4098      	lsls	r0, r3
 8008430:	3304      	adds	r3, #4
 8008432:	4306      	orrs	r6, r0
 8008434:	9306      	str	r3, [sp, #24]
 8008436:	e7a0      	b.n	800837a <__gethex+0x192>
 8008438:	2301      	movs	r3, #1
 800843a:	9a03      	ldr	r2, [sp, #12]
 800843c:	1a9d      	subs	r5, r3, r2
 800843e:	9b08      	ldr	r3, [sp, #32]
 8008440:	195d      	adds	r5, r3, r5
 8008442:	9b01      	ldr	r3, [sp, #4]
 8008444:	429d      	cmp	r5, r3
 8008446:	d3e2      	bcc.n	800840e <__gethex+0x226>
 8008448:	0028      	movs	r0, r5
 800844a:	9907      	ldr	r1, [sp, #28]
 800844c:	f001 fb20 	bl	8009a90 <strncmp>
 8008450:	2800      	cmp	r0, #0
 8008452:	d1dc      	bne.n	800840e <__gethex+0x226>
 8008454:	e791      	b.n	800837a <__gethex+0x192>
 8008456:	9b01      	ldr	r3, [sp, #4]
 8008458:	2500      	movs	r5, #0
 800845a:	429e      	cmp	r6, r3
 800845c:	dac3      	bge.n	80083e6 <__gethex+0x1fe>
 800845e:	1b9e      	subs	r6, r3, r6
 8008460:	0021      	movs	r1, r4
 8008462:	0032      	movs	r2, r6
 8008464:	9805      	ldr	r0, [sp, #20]
 8008466:	f000 fccd 	bl	8008e04 <__lshift>
 800846a:	0003      	movs	r3, r0
 800846c:	3314      	adds	r3, #20
 800846e:	0004      	movs	r4, r0
 8008470:	1bbf      	subs	r7, r7, r6
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	e7b7      	b.n	80083e6 <__gethex+0x1fe>
 8008476:	9b02      	ldr	r3, [sp, #8]
 8008478:	685e      	ldr	r6, [r3, #4]
 800847a:	42be      	cmp	r6, r7
 800847c:	dd71      	ble.n	8008562 <__gethex+0x37a>
 800847e:	9b01      	ldr	r3, [sp, #4]
 8008480:	1bf6      	subs	r6, r6, r7
 8008482:	42b3      	cmp	r3, r6
 8008484:	dc38      	bgt.n	80084f8 <__gethex+0x310>
 8008486:	9b02      	ldr	r3, [sp, #8]
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	2b02      	cmp	r3, #2
 800848c:	d026      	beq.n	80084dc <__gethex+0x2f4>
 800848e:	2b03      	cmp	r3, #3
 8008490:	d02e      	beq.n	80084f0 <__gethex+0x308>
 8008492:	2b01      	cmp	r3, #1
 8008494:	d119      	bne.n	80084ca <__gethex+0x2e2>
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	42b3      	cmp	r3, r6
 800849a:	d116      	bne.n	80084ca <__gethex+0x2e2>
 800849c:	2b01      	cmp	r3, #1
 800849e:	d10d      	bne.n	80084bc <__gethex+0x2d4>
 80084a0:	9b02      	ldr	r3, [sp, #8]
 80084a2:	2662      	movs	r6, #98	; 0x62
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	9301      	str	r3, [sp, #4]
 80084a8:	9a01      	ldr	r2, [sp, #4]
 80084aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ac:	601a      	str	r2, [r3, #0]
 80084ae:	2301      	movs	r3, #1
 80084b0:	9a04      	ldr	r2, [sp, #16]
 80084b2:	6123      	str	r3, [r4, #16]
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80084b8:	601c      	str	r4, [r3, #0]
 80084ba:	e72e      	b.n	800831a <__gethex+0x132>
 80084bc:	9901      	ldr	r1, [sp, #4]
 80084be:	0020      	movs	r0, r4
 80084c0:	3901      	subs	r1, #1
 80084c2:	f000 fee4 	bl	800928e <__any_on>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	d1ea      	bne.n	80084a0 <__gethex+0x2b8>
 80084ca:	0021      	movs	r1, r4
 80084cc:	9805      	ldr	r0, [sp, #20]
 80084ce:	f000 fa7b 	bl	80089c8 <_Bfree>
 80084d2:	2300      	movs	r3, #0
 80084d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084d6:	2650      	movs	r6, #80	; 0x50
 80084d8:	6013      	str	r3, [r2, #0]
 80084da:	e71e      	b.n	800831a <__gethex+0x132>
 80084dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d1f3      	bne.n	80084ca <__gethex+0x2e2>
 80084e2:	e7dd      	b.n	80084a0 <__gethex+0x2b8>
 80084e4:	0800a174 	.word	0x0800a174
 80084e8:	0800a094 	.word	0x0800a094
 80084ec:	0800a108 	.word	0x0800a108
 80084f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1d4      	bne.n	80084a0 <__gethex+0x2b8>
 80084f6:	e7e8      	b.n	80084ca <__gethex+0x2e2>
 80084f8:	1e77      	subs	r7, r6, #1
 80084fa:	2d00      	cmp	r5, #0
 80084fc:	d12f      	bne.n	800855e <__gethex+0x376>
 80084fe:	2f00      	cmp	r7, #0
 8008500:	d004      	beq.n	800850c <__gethex+0x324>
 8008502:	0039      	movs	r1, r7
 8008504:	0020      	movs	r0, r4
 8008506:	f000 fec2 	bl	800928e <__any_on>
 800850a:	0005      	movs	r5, r0
 800850c:	231f      	movs	r3, #31
 800850e:	117a      	asrs	r2, r7, #5
 8008510:	401f      	ands	r7, r3
 8008512:	3b1e      	subs	r3, #30
 8008514:	40bb      	lsls	r3, r7
 8008516:	9904      	ldr	r1, [sp, #16]
 8008518:	0092      	lsls	r2, r2, #2
 800851a:	5852      	ldr	r2, [r2, r1]
 800851c:	421a      	tst	r2, r3
 800851e:	d001      	beq.n	8008524 <__gethex+0x33c>
 8008520:	2302      	movs	r3, #2
 8008522:	431d      	orrs	r5, r3
 8008524:	9b01      	ldr	r3, [sp, #4]
 8008526:	0031      	movs	r1, r6
 8008528:	1b9b      	subs	r3, r3, r6
 800852a:	2602      	movs	r6, #2
 800852c:	0020      	movs	r0, r4
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	f7ff fdf0 	bl	8008114 <rshift>
 8008534:	9b02      	ldr	r3, [sp, #8]
 8008536:	685f      	ldr	r7, [r3, #4]
 8008538:	2d00      	cmp	r5, #0
 800853a:	d041      	beq.n	80085c0 <__gethex+0x3d8>
 800853c:	9b02      	ldr	r3, [sp, #8]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	2b02      	cmp	r3, #2
 8008542:	d010      	beq.n	8008566 <__gethex+0x37e>
 8008544:	2b03      	cmp	r3, #3
 8008546:	d012      	beq.n	800856e <__gethex+0x386>
 8008548:	2b01      	cmp	r3, #1
 800854a:	d106      	bne.n	800855a <__gethex+0x372>
 800854c:	07aa      	lsls	r2, r5, #30
 800854e:	d504      	bpl.n	800855a <__gethex+0x372>
 8008550:	9a04      	ldr	r2, [sp, #16]
 8008552:	6810      	ldr	r0, [r2, #0]
 8008554:	4305      	orrs	r5, r0
 8008556:	421d      	tst	r5, r3
 8008558:	d10c      	bne.n	8008574 <__gethex+0x38c>
 800855a:	2310      	movs	r3, #16
 800855c:	e02f      	b.n	80085be <__gethex+0x3d6>
 800855e:	2501      	movs	r5, #1
 8008560:	e7d4      	b.n	800850c <__gethex+0x324>
 8008562:	2601      	movs	r6, #1
 8008564:	e7e8      	b.n	8008538 <__gethex+0x350>
 8008566:	2301      	movs	r3, #1
 8008568:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800856a:	1a9b      	subs	r3, r3, r2
 800856c:	9313      	str	r3, [sp, #76]	; 0x4c
 800856e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0f2      	beq.n	800855a <__gethex+0x372>
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	2000      	movs	r0, #0
 8008578:	9303      	str	r3, [sp, #12]
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	9304      	str	r3, [sp, #16]
 800857e:	0023      	movs	r3, r4
 8008580:	9a04      	ldr	r2, [sp, #16]
 8008582:	3314      	adds	r3, #20
 8008584:	1899      	adds	r1, r3, r2
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	1c55      	adds	r5, r2, #1
 800858a:	d01e      	beq.n	80085ca <__gethex+0x3e2>
 800858c:	3201      	adds	r2, #1
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	0023      	movs	r3, r4
 8008592:	3314      	adds	r3, #20
 8008594:	2e02      	cmp	r6, #2
 8008596:	d140      	bne.n	800861a <__gethex+0x432>
 8008598:	9a02      	ldr	r2, [sp, #8]
 800859a:	9901      	ldr	r1, [sp, #4]
 800859c:	6812      	ldr	r2, [r2, #0]
 800859e:	3a01      	subs	r2, #1
 80085a0:	428a      	cmp	r2, r1
 80085a2:	d10b      	bne.n	80085bc <__gethex+0x3d4>
 80085a4:	114a      	asrs	r2, r1, #5
 80085a6:	211f      	movs	r1, #31
 80085a8:	9801      	ldr	r0, [sp, #4]
 80085aa:	0092      	lsls	r2, r2, #2
 80085ac:	4001      	ands	r1, r0
 80085ae:	2001      	movs	r0, #1
 80085b0:	0005      	movs	r5, r0
 80085b2:	408d      	lsls	r5, r1
 80085b4:	58d3      	ldr	r3, [r2, r3]
 80085b6:	422b      	tst	r3, r5
 80085b8:	d000      	beq.n	80085bc <__gethex+0x3d4>
 80085ba:	2601      	movs	r6, #1
 80085bc:	2320      	movs	r3, #32
 80085be:	431e      	orrs	r6, r3
 80085c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085c2:	601c      	str	r4, [r3, #0]
 80085c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085c6:	601f      	str	r7, [r3, #0]
 80085c8:	e6a7      	b.n	800831a <__gethex+0x132>
 80085ca:	c301      	stmia	r3!, {r0}
 80085cc:	4299      	cmp	r1, r3
 80085ce:	d8da      	bhi.n	8008586 <__gethex+0x39e>
 80085d0:	9b03      	ldr	r3, [sp, #12]
 80085d2:	68a2      	ldr	r2, [r4, #8]
 80085d4:	4293      	cmp	r3, r2
 80085d6:	db17      	blt.n	8008608 <__gethex+0x420>
 80085d8:	6863      	ldr	r3, [r4, #4]
 80085da:	9805      	ldr	r0, [sp, #20]
 80085dc:	1c59      	adds	r1, r3, #1
 80085de:	f000 f9af 	bl	8008940 <_Balloc>
 80085e2:	1e05      	subs	r5, r0, #0
 80085e4:	d103      	bne.n	80085ee <__gethex+0x406>
 80085e6:	0002      	movs	r2, r0
 80085e8:	2184      	movs	r1, #132	; 0x84
 80085ea:	4b1c      	ldr	r3, [pc, #112]	; (800865c <__gethex+0x474>)
 80085ec:	e6b8      	b.n	8008360 <__gethex+0x178>
 80085ee:	0021      	movs	r1, r4
 80085f0:	6923      	ldr	r3, [r4, #16]
 80085f2:	310c      	adds	r1, #12
 80085f4:	1c9a      	adds	r2, r3, #2
 80085f6:	0092      	lsls	r2, r2, #2
 80085f8:	300c      	adds	r0, #12
 80085fa:	f000 f998 	bl	800892e <memcpy>
 80085fe:	0021      	movs	r1, r4
 8008600:	9805      	ldr	r0, [sp, #20]
 8008602:	f000 f9e1 	bl	80089c8 <_Bfree>
 8008606:	002c      	movs	r4, r5
 8008608:	6923      	ldr	r3, [r4, #16]
 800860a:	1c5a      	adds	r2, r3, #1
 800860c:	6122      	str	r2, [r4, #16]
 800860e:	2201      	movs	r2, #1
 8008610:	3304      	adds	r3, #4
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	18e3      	adds	r3, r4, r3
 8008616:	605a      	str	r2, [r3, #4]
 8008618:	e7ba      	b.n	8008590 <__gethex+0x3a8>
 800861a:	6922      	ldr	r2, [r4, #16]
 800861c:	9903      	ldr	r1, [sp, #12]
 800861e:	428a      	cmp	r2, r1
 8008620:	dd09      	ble.n	8008636 <__gethex+0x44e>
 8008622:	2101      	movs	r1, #1
 8008624:	0020      	movs	r0, r4
 8008626:	f7ff fd75 	bl	8008114 <rshift>
 800862a:	9b02      	ldr	r3, [sp, #8]
 800862c:	3701      	adds	r7, #1
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	42bb      	cmp	r3, r7
 8008632:	dac2      	bge.n	80085ba <__gethex+0x3d2>
 8008634:	e6dc      	b.n	80083f0 <__gethex+0x208>
 8008636:	221f      	movs	r2, #31
 8008638:	9d01      	ldr	r5, [sp, #4]
 800863a:	9901      	ldr	r1, [sp, #4]
 800863c:	2601      	movs	r6, #1
 800863e:	4015      	ands	r5, r2
 8008640:	4211      	tst	r1, r2
 8008642:	d0bb      	beq.n	80085bc <__gethex+0x3d4>
 8008644:	9a04      	ldr	r2, [sp, #16]
 8008646:	189b      	adds	r3, r3, r2
 8008648:	3b04      	subs	r3, #4
 800864a:	6818      	ldr	r0, [r3, #0]
 800864c:	f000 fa70 	bl	8008b30 <__hi0bits>
 8008650:	2320      	movs	r3, #32
 8008652:	1b5d      	subs	r5, r3, r5
 8008654:	42a8      	cmp	r0, r5
 8008656:	dbe4      	blt.n	8008622 <__gethex+0x43a>
 8008658:	e7b0      	b.n	80085bc <__gethex+0x3d4>
 800865a:	46c0      	nop			; (mov r8, r8)
 800865c:	0800a094 	.word	0x0800a094

08008660 <L_shift>:
 8008660:	2308      	movs	r3, #8
 8008662:	b570      	push	{r4, r5, r6, lr}
 8008664:	2520      	movs	r5, #32
 8008666:	1a9a      	subs	r2, r3, r2
 8008668:	0092      	lsls	r2, r2, #2
 800866a:	1aad      	subs	r5, r5, r2
 800866c:	6843      	ldr	r3, [r0, #4]
 800866e:	6806      	ldr	r6, [r0, #0]
 8008670:	001c      	movs	r4, r3
 8008672:	40ac      	lsls	r4, r5
 8008674:	40d3      	lsrs	r3, r2
 8008676:	4334      	orrs	r4, r6
 8008678:	6004      	str	r4, [r0, #0]
 800867a:	6043      	str	r3, [r0, #4]
 800867c:	3004      	adds	r0, #4
 800867e:	4288      	cmp	r0, r1
 8008680:	d3f4      	bcc.n	800866c <L_shift+0xc>
 8008682:	bd70      	pop	{r4, r5, r6, pc}

08008684 <__match>:
 8008684:	b530      	push	{r4, r5, lr}
 8008686:	6803      	ldr	r3, [r0, #0]
 8008688:	780c      	ldrb	r4, [r1, #0]
 800868a:	3301      	adds	r3, #1
 800868c:	2c00      	cmp	r4, #0
 800868e:	d102      	bne.n	8008696 <__match+0x12>
 8008690:	6003      	str	r3, [r0, #0]
 8008692:	2001      	movs	r0, #1
 8008694:	bd30      	pop	{r4, r5, pc}
 8008696:	781a      	ldrb	r2, [r3, #0]
 8008698:	0015      	movs	r5, r2
 800869a:	3d41      	subs	r5, #65	; 0x41
 800869c:	2d19      	cmp	r5, #25
 800869e:	d800      	bhi.n	80086a2 <__match+0x1e>
 80086a0:	3220      	adds	r2, #32
 80086a2:	3101      	adds	r1, #1
 80086a4:	42a2      	cmp	r2, r4
 80086a6:	d0ef      	beq.n	8008688 <__match+0x4>
 80086a8:	2000      	movs	r0, #0
 80086aa:	e7f3      	b.n	8008694 <__match+0x10>

080086ac <__hexnan>:
 80086ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ae:	680b      	ldr	r3, [r1, #0]
 80086b0:	b08b      	sub	sp, #44	; 0x2c
 80086b2:	115c      	asrs	r4, r3, #5
 80086b4:	00a4      	lsls	r4, r4, #2
 80086b6:	9201      	str	r2, [sp, #4]
 80086b8:	1912      	adds	r2, r2, r4
 80086ba:	0019      	movs	r1, r3
 80086bc:	9202      	str	r2, [sp, #8]
 80086be:	221f      	movs	r2, #31
 80086c0:	4011      	ands	r1, r2
 80086c2:	9008      	str	r0, [sp, #32]
 80086c4:	9106      	str	r1, [sp, #24]
 80086c6:	4213      	tst	r3, r2
 80086c8:	d002      	beq.n	80086d0 <__hexnan+0x24>
 80086ca:	9b02      	ldr	r3, [sp, #8]
 80086cc:	3304      	adds	r3, #4
 80086ce:	9302      	str	r3, [sp, #8]
 80086d0:	9b02      	ldr	r3, [sp, #8]
 80086d2:	2500      	movs	r5, #0
 80086d4:	1f1e      	subs	r6, r3, #4
 80086d6:	0037      	movs	r7, r6
 80086d8:	0034      	movs	r4, r6
 80086da:	9b08      	ldr	r3, [sp, #32]
 80086dc:	6035      	str	r5, [r6, #0]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	9507      	str	r5, [sp, #28]
 80086e2:	9305      	str	r3, [sp, #20]
 80086e4:	9503      	str	r5, [sp, #12]
 80086e6:	9b05      	ldr	r3, [sp, #20]
 80086e8:	3301      	adds	r3, #1
 80086ea:	9309      	str	r3, [sp, #36]	; 0x24
 80086ec:	9b05      	ldr	r3, [sp, #20]
 80086ee:	785b      	ldrb	r3, [r3, #1]
 80086f0:	9304      	str	r3, [sp, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d028      	beq.n	8008748 <__hexnan+0x9c>
 80086f6:	9804      	ldr	r0, [sp, #16]
 80086f8:	f7ff fd60 	bl	80081bc <__hexdig_fun>
 80086fc:	2800      	cmp	r0, #0
 80086fe:	d154      	bne.n	80087aa <__hexnan+0xfe>
 8008700:	9b04      	ldr	r3, [sp, #16]
 8008702:	2b20      	cmp	r3, #32
 8008704:	d819      	bhi.n	800873a <__hexnan+0x8e>
 8008706:	9b03      	ldr	r3, [sp, #12]
 8008708:	9a07      	ldr	r2, [sp, #28]
 800870a:	4293      	cmp	r3, r2
 800870c:	dd12      	ble.n	8008734 <__hexnan+0x88>
 800870e:	42bc      	cmp	r4, r7
 8008710:	d206      	bcs.n	8008720 <__hexnan+0x74>
 8008712:	2d07      	cmp	r5, #7
 8008714:	dc04      	bgt.n	8008720 <__hexnan+0x74>
 8008716:	002a      	movs	r2, r5
 8008718:	0039      	movs	r1, r7
 800871a:	0020      	movs	r0, r4
 800871c:	f7ff ffa0 	bl	8008660 <L_shift>
 8008720:	9b01      	ldr	r3, [sp, #4]
 8008722:	2508      	movs	r5, #8
 8008724:	429c      	cmp	r4, r3
 8008726:	d905      	bls.n	8008734 <__hexnan+0x88>
 8008728:	1f27      	subs	r7, r4, #4
 800872a:	2500      	movs	r5, #0
 800872c:	003c      	movs	r4, r7
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	603d      	str	r5, [r7, #0]
 8008732:	9307      	str	r3, [sp, #28]
 8008734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008736:	9305      	str	r3, [sp, #20]
 8008738:	e7d5      	b.n	80086e6 <__hexnan+0x3a>
 800873a:	9b04      	ldr	r3, [sp, #16]
 800873c:	2b29      	cmp	r3, #41	; 0x29
 800873e:	d158      	bne.n	80087f2 <__hexnan+0x146>
 8008740:	9b05      	ldr	r3, [sp, #20]
 8008742:	9a08      	ldr	r2, [sp, #32]
 8008744:	3302      	adds	r3, #2
 8008746:	6013      	str	r3, [r2, #0]
 8008748:	9b03      	ldr	r3, [sp, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d051      	beq.n	80087f2 <__hexnan+0x146>
 800874e:	42bc      	cmp	r4, r7
 8008750:	d206      	bcs.n	8008760 <__hexnan+0xb4>
 8008752:	2d07      	cmp	r5, #7
 8008754:	dc04      	bgt.n	8008760 <__hexnan+0xb4>
 8008756:	002a      	movs	r2, r5
 8008758:	0039      	movs	r1, r7
 800875a:	0020      	movs	r0, r4
 800875c:	f7ff ff80 	bl	8008660 <L_shift>
 8008760:	9b01      	ldr	r3, [sp, #4]
 8008762:	429c      	cmp	r4, r3
 8008764:	d935      	bls.n	80087d2 <__hexnan+0x126>
 8008766:	001a      	movs	r2, r3
 8008768:	0023      	movs	r3, r4
 800876a:	cb02      	ldmia	r3!, {r1}
 800876c:	c202      	stmia	r2!, {r1}
 800876e:	429e      	cmp	r6, r3
 8008770:	d2fb      	bcs.n	800876a <__hexnan+0xbe>
 8008772:	9b02      	ldr	r3, [sp, #8]
 8008774:	1c61      	adds	r1, r4, #1
 8008776:	1eda      	subs	r2, r3, #3
 8008778:	2304      	movs	r3, #4
 800877a:	4291      	cmp	r1, r2
 800877c:	d805      	bhi.n	800878a <__hexnan+0xde>
 800877e:	9b02      	ldr	r3, [sp, #8]
 8008780:	3b04      	subs	r3, #4
 8008782:	1b1c      	subs	r4, r3, r4
 8008784:	08a4      	lsrs	r4, r4, #2
 8008786:	3401      	adds	r4, #1
 8008788:	00a3      	lsls	r3, r4, #2
 800878a:	9a01      	ldr	r2, [sp, #4]
 800878c:	18d4      	adds	r4, r2, r3
 800878e:	2300      	movs	r3, #0
 8008790:	c408      	stmia	r4!, {r3}
 8008792:	42a6      	cmp	r6, r4
 8008794:	d2fc      	bcs.n	8008790 <__hexnan+0xe4>
 8008796:	6833      	ldr	r3, [r6, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d104      	bne.n	80087a6 <__hexnan+0xfa>
 800879c:	9b01      	ldr	r3, [sp, #4]
 800879e:	429e      	cmp	r6, r3
 80087a0:	d125      	bne.n	80087ee <__hexnan+0x142>
 80087a2:	2301      	movs	r3, #1
 80087a4:	6033      	str	r3, [r6, #0]
 80087a6:	2005      	movs	r0, #5
 80087a8:	e024      	b.n	80087f4 <__hexnan+0x148>
 80087aa:	9b03      	ldr	r3, [sp, #12]
 80087ac:	3501      	adds	r5, #1
 80087ae:	3301      	adds	r3, #1
 80087b0:	9303      	str	r3, [sp, #12]
 80087b2:	2d08      	cmp	r5, #8
 80087b4:	dd06      	ble.n	80087c4 <__hexnan+0x118>
 80087b6:	9b01      	ldr	r3, [sp, #4]
 80087b8:	429c      	cmp	r4, r3
 80087ba:	d9bb      	bls.n	8008734 <__hexnan+0x88>
 80087bc:	2300      	movs	r3, #0
 80087be:	2501      	movs	r5, #1
 80087c0:	3c04      	subs	r4, #4
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	220f      	movs	r2, #15
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	4010      	ands	r0, r2
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	4318      	orrs	r0, r3
 80087ce:	6020      	str	r0, [r4, #0]
 80087d0:	e7b0      	b.n	8008734 <__hexnan+0x88>
 80087d2:	9b06      	ldr	r3, [sp, #24]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d0de      	beq.n	8008796 <__hexnan+0xea>
 80087d8:	2220      	movs	r2, #32
 80087da:	1ad2      	subs	r2, r2, r3
 80087dc:	2301      	movs	r3, #1
 80087de:	425b      	negs	r3, r3
 80087e0:	40d3      	lsrs	r3, r2
 80087e2:	9c02      	ldr	r4, [sp, #8]
 80087e4:	3c04      	subs	r4, #4
 80087e6:	6822      	ldr	r2, [r4, #0]
 80087e8:	4013      	ands	r3, r2
 80087ea:	6023      	str	r3, [r4, #0]
 80087ec:	e7d3      	b.n	8008796 <__hexnan+0xea>
 80087ee:	3e04      	subs	r6, #4
 80087f0:	e7d1      	b.n	8008796 <__hexnan+0xea>
 80087f2:	2004      	movs	r0, #4
 80087f4:	b00b      	add	sp, #44	; 0x2c
 80087f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080087f8 <_localeconv_r>:
 80087f8:	4800      	ldr	r0, [pc, #0]	; (80087fc <_localeconv_r+0x4>)
 80087fa:	4770      	bx	lr
 80087fc:	20000164 	.word	0x20000164

08008800 <__retarget_lock_init_recursive>:
 8008800:	4770      	bx	lr

08008802 <__retarget_lock_acquire_recursive>:
 8008802:	4770      	bx	lr

08008804 <__retarget_lock_release_recursive>:
 8008804:	4770      	bx	lr
	...

08008808 <__swhatbuf_r>:
 8008808:	b570      	push	{r4, r5, r6, lr}
 800880a:	000e      	movs	r6, r1
 800880c:	001d      	movs	r5, r3
 800880e:	230e      	movs	r3, #14
 8008810:	5ec9      	ldrsh	r1, [r1, r3]
 8008812:	0014      	movs	r4, r2
 8008814:	b096      	sub	sp, #88	; 0x58
 8008816:	2900      	cmp	r1, #0
 8008818:	da07      	bge.n	800882a <__swhatbuf_r+0x22>
 800881a:	2300      	movs	r3, #0
 800881c:	602b      	str	r3, [r5, #0]
 800881e:	89b3      	ldrh	r3, [r6, #12]
 8008820:	061b      	lsls	r3, r3, #24
 8008822:	d411      	bmi.n	8008848 <__swhatbuf_r+0x40>
 8008824:	2380      	movs	r3, #128	; 0x80
 8008826:	00db      	lsls	r3, r3, #3
 8008828:	e00f      	b.n	800884a <__swhatbuf_r+0x42>
 800882a:	466a      	mov	r2, sp
 800882c:	f001 f9a2 	bl	8009b74 <_fstat_r>
 8008830:	2800      	cmp	r0, #0
 8008832:	dbf2      	blt.n	800881a <__swhatbuf_r+0x12>
 8008834:	23f0      	movs	r3, #240	; 0xf0
 8008836:	9901      	ldr	r1, [sp, #4]
 8008838:	021b      	lsls	r3, r3, #8
 800883a:	4019      	ands	r1, r3
 800883c:	4b05      	ldr	r3, [pc, #20]	; (8008854 <__swhatbuf_r+0x4c>)
 800883e:	18c9      	adds	r1, r1, r3
 8008840:	424b      	negs	r3, r1
 8008842:	4159      	adcs	r1, r3
 8008844:	6029      	str	r1, [r5, #0]
 8008846:	e7ed      	b.n	8008824 <__swhatbuf_r+0x1c>
 8008848:	2340      	movs	r3, #64	; 0x40
 800884a:	2000      	movs	r0, #0
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	b016      	add	sp, #88	; 0x58
 8008850:	bd70      	pop	{r4, r5, r6, pc}
 8008852:	46c0      	nop			; (mov r8, r8)
 8008854:	ffffe000 	.word	0xffffe000

08008858 <__smakebuf_r>:
 8008858:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800885a:	2602      	movs	r6, #2
 800885c:	898b      	ldrh	r3, [r1, #12]
 800885e:	0005      	movs	r5, r0
 8008860:	000c      	movs	r4, r1
 8008862:	4233      	tst	r3, r6
 8008864:	d006      	beq.n	8008874 <__smakebuf_r+0x1c>
 8008866:	0023      	movs	r3, r4
 8008868:	3347      	adds	r3, #71	; 0x47
 800886a:	6023      	str	r3, [r4, #0]
 800886c:	6123      	str	r3, [r4, #16]
 800886e:	2301      	movs	r3, #1
 8008870:	6163      	str	r3, [r4, #20]
 8008872:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008874:	466a      	mov	r2, sp
 8008876:	ab01      	add	r3, sp, #4
 8008878:	f7ff ffc6 	bl	8008808 <__swhatbuf_r>
 800887c:	9900      	ldr	r1, [sp, #0]
 800887e:	0007      	movs	r7, r0
 8008880:	0028      	movs	r0, r5
 8008882:	f000 fd7f 	bl	8009384 <_malloc_r>
 8008886:	2800      	cmp	r0, #0
 8008888:	d108      	bne.n	800889c <__smakebuf_r+0x44>
 800888a:	220c      	movs	r2, #12
 800888c:	5ea3      	ldrsh	r3, [r4, r2]
 800888e:	059a      	lsls	r2, r3, #22
 8008890:	d4ef      	bmi.n	8008872 <__smakebuf_r+0x1a>
 8008892:	2203      	movs	r2, #3
 8008894:	4393      	bics	r3, r2
 8008896:	431e      	orrs	r6, r3
 8008898:	81a6      	strh	r6, [r4, #12]
 800889a:	e7e4      	b.n	8008866 <__smakebuf_r+0xe>
 800889c:	4b0f      	ldr	r3, [pc, #60]	; (80088dc <__smakebuf_r+0x84>)
 800889e:	62ab      	str	r3, [r5, #40]	; 0x28
 80088a0:	2380      	movs	r3, #128	; 0x80
 80088a2:	89a2      	ldrh	r2, [r4, #12]
 80088a4:	6020      	str	r0, [r4, #0]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	81a3      	strh	r3, [r4, #12]
 80088aa:	9b00      	ldr	r3, [sp, #0]
 80088ac:	6120      	str	r0, [r4, #16]
 80088ae:	6163      	str	r3, [r4, #20]
 80088b0:	9b01      	ldr	r3, [sp, #4]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00d      	beq.n	80088d2 <__smakebuf_r+0x7a>
 80088b6:	0028      	movs	r0, r5
 80088b8:	230e      	movs	r3, #14
 80088ba:	5ee1      	ldrsh	r1, [r4, r3]
 80088bc:	f001 f96c 	bl	8009b98 <_isatty_r>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d006      	beq.n	80088d2 <__smakebuf_r+0x7a>
 80088c4:	2203      	movs	r2, #3
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	4393      	bics	r3, r2
 80088ca:	001a      	movs	r2, r3
 80088cc:	2301      	movs	r3, #1
 80088ce:	4313      	orrs	r3, r2
 80088d0:	81a3      	strh	r3, [r4, #12]
 80088d2:	89a0      	ldrh	r0, [r4, #12]
 80088d4:	4307      	orrs	r7, r0
 80088d6:	81a7      	strh	r7, [r4, #12]
 80088d8:	e7cb      	b.n	8008872 <__smakebuf_r+0x1a>
 80088da:	46c0      	nop			; (mov r8, r8)
 80088dc:	08007f59 	.word	0x08007f59

080088e0 <malloc>:
 80088e0:	b510      	push	{r4, lr}
 80088e2:	4b03      	ldr	r3, [pc, #12]	; (80088f0 <malloc+0x10>)
 80088e4:	0001      	movs	r1, r0
 80088e6:	6818      	ldr	r0, [r3, #0]
 80088e8:	f000 fd4c 	bl	8009384 <_malloc_r>
 80088ec:	bd10      	pop	{r4, pc}
 80088ee:	46c0      	nop			; (mov r8, r8)
 80088f0:	2000000c 	.word	0x2000000c

080088f4 <__ascii_mbtowc>:
 80088f4:	b082      	sub	sp, #8
 80088f6:	2900      	cmp	r1, #0
 80088f8:	d100      	bne.n	80088fc <__ascii_mbtowc+0x8>
 80088fa:	a901      	add	r1, sp, #4
 80088fc:	1e10      	subs	r0, r2, #0
 80088fe:	d006      	beq.n	800890e <__ascii_mbtowc+0x1a>
 8008900:	2b00      	cmp	r3, #0
 8008902:	d006      	beq.n	8008912 <__ascii_mbtowc+0x1e>
 8008904:	7813      	ldrb	r3, [r2, #0]
 8008906:	600b      	str	r3, [r1, #0]
 8008908:	7810      	ldrb	r0, [r2, #0]
 800890a:	1e43      	subs	r3, r0, #1
 800890c:	4198      	sbcs	r0, r3
 800890e:	b002      	add	sp, #8
 8008910:	4770      	bx	lr
 8008912:	2002      	movs	r0, #2
 8008914:	4240      	negs	r0, r0
 8008916:	e7fa      	b.n	800890e <__ascii_mbtowc+0x1a>

08008918 <memchr>:
 8008918:	b2c9      	uxtb	r1, r1
 800891a:	1882      	adds	r2, r0, r2
 800891c:	4290      	cmp	r0, r2
 800891e:	d101      	bne.n	8008924 <memchr+0xc>
 8008920:	2000      	movs	r0, #0
 8008922:	4770      	bx	lr
 8008924:	7803      	ldrb	r3, [r0, #0]
 8008926:	428b      	cmp	r3, r1
 8008928:	d0fb      	beq.n	8008922 <memchr+0xa>
 800892a:	3001      	adds	r0, #1
 800892c:	e7f6      	b.n	800891c <memchr+0x4>

0800892e <memcpy>:
 800892e:	2300      	movs	r3, #0
 8008930:	b510      	push	{r4, lr}
 8008932:	429a      	cmp	r2, r3
 8008934:	d100      	bne.n	8008938 <memcpy+0xa>
 8008936:	bd10      	pop	{r4, pc}
 8008938:	5ccc      	ldrb	r4, [r1, r3]
 800893a:	54c4      	strb	r4, [r0, r3]
 800893c:	3301      	adds	r3, #1
 800893e:	e7f8      	b.n	8008932 <memcpy+0x4>

08008940 <_Balloc>:
 8008940:	b570      	push	{r4, r5, r6, lr}
 8008942:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008944:	0006      	movs	r6, r0
 8008946:	000c      	movs	r4, r1
 8008948:	2d00      	cmp	r5, #0
 800894a:	d10e      	bne.n	800896a <_Balloc+0x2a>
 800894c:	2010      	movs	r0, #16
 800894e:	f7ff ffc7 	bl	80088e0 <malloc>
 8008952:	1e02      	subs	r2, r0, #0
 8008954:	6270      	str	r0, [r6, #36]	; 0x24
 8008956:	d104      	bne.n	8008962 <_Balloc+0x22>
 8008958:	2166      	movs	r1, #102	; 0x66
 800895a:	4b19      	ldr	r3, [pc, #100]	; (80089c0 <_Balloc+0x80>)
 800895c:	4819      	ldr	r0, [pc, #100]	; (80089c4 <_Balloc+0x84>)
 800895e:	f001 f8c9 	bl	8009af4 <__assert_func>
 8008962:	6045      	str	r5, [r0, #4]
 8008964:	6085      	str	r5, [r0, #8]
 8008966:	6005      	str	r5, [r0, #0]
 8008968:	60c5      	str	r5, [r0, #12]
 800896a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800896c:	68eb      	ldr	r3, [r5, #12]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d013      	beq.n	800899a <_Balloc+0x5a>
 8008972:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008974:	00a2      	lsls	r2, r4, #2
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	189b      	adds	r3, r3, r2
 800897a:	6818      	ldr	r0, [r3, #0]
 800897c:	2800      	cmp	r0, #0
 800897e:	d118      	bne.n	80089b2 <_Balloc+0x72>
 8008980:	2101      	movs	r1, #1
 8008982:	000d      	movs	r5, r1
 8008984:	40a5      	lsls	r5, r4
 8008986:	1d6a      	adds	r2, r5, #5
 8008988:	0030      	movs	r0, r6
 800898a:	0092      	lsls	r2, r2, #2
 800898c:	f000 fca2 	bl	80092d4 <_calloc_r>
 8008990:	2800      	cmp	r0, #0
 8008992:	d00c      	beq.n	80089ae <_Balloc+0x6e>
 8008994:	6044      	str	r4, [r0, #4]
 8008996:	6085      	str	r5, [r0, #8]
 8008998:	e00d      	b.n	80089b6 <_Balloc+0x76>
 800899a:	2221      	movs	r2, #33	; 0x21
 800899c:	2104      	movs	r1, #4
 800899e:	0030      	movs	r0, r6
 80089a0:	f000 fc98 	bl	80092d4 <_calloc_r>
 80089a4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80089a6:	60e8      	str	r0, [r5, #12]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1e1      	bne.n	8008972 <_Balloc+0x32>
 80089ae:	2000      	movs	r0, #0
 80089b0:	bd70      	pop	{r4, r5, r6, pc}
 80089b2:	6802      	ldr	r2, [r0, #0]
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	2300      	movs	r3, #0
 80089b8:	6103      	str	r3, [r0, #16]
 80089ba:	60c3      	str	r3, [r0, #12]
 80089bc:	e7f8      	b.n	80089b0 <_Balloc+0x70>
 80089be:	46c0      	nop			; (mov r8, r8)
 80089c0:	0800a01e 	.word	0x0800a01e
 80089c4:	0800a188 	.word	0x0800a188

080089c8 <_Bfree>:
 80089c8:	b570      	push	{r4, r5, r6, lr}
 80089ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089cc:	0005      	movs	r5, r0
 80089ce:	000c      	movs	r4, r1
 80089d0:	2e00      	cmp	r6, #0
 80089d2:	d10e      	bne.n	80089f2 <_Bfree+0x2a>
 80089d4:	2010      	movs	r0, #16
 80089d6:	f7ff ff83 	bl	80088e0 <malloc>
 80089da:	1e02      	subs	r2, r0, #0
 80089dc:	6268      	str	r0, [r5, #36]	; 0x24
 80089de:	d104      	bne.n	80089ea <_Bfree+0x22>
 80089e0:	218a      	movs	r1, #138	; 0x8a
 80089e2:	4b09      	ldr	r3, [pc, #36]	; (8008a08 <_Bfree+0x40>)
 80089e4:	4809      	ldr	r0, [pc, #36]	; (8008a0c <_Bfree+0x44>)
 80089e6:	f001 f885 	bl	8009af4 <__assert_func>
 80089ea:	6046      	str	r6, [r0, #4]
 80089ec:	6086      	str	r6, [r0, #8]
 80089ee:	6006      	str	r6, [r0, #0]
 80089f0:	60c6      	str	r6, [r0, #12]
 80089f2:	2c00      	cmp	r4, #0
 80089f4:	d007      	beq.n	8008a06 <_Bfree+0x3e>
 80089f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089f8:	6862      	ldr	r2, [r4, #4]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	0092      	lsls	r2, r2, #2
 80089fe:	189b      	adds	r3, r3, r2
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	6022      	str	r2, [r4, #0]
 8008a04:	601c      	str	r4, [r3, #0]
 8008a06:	bd70      	pop	{r4, r5, r6, pc}
 8008a08:	0800a01e 	.word	0x0800a01e
 8008a0c:	0800a188 	.word	0x0800a188

08008a10 <__multadd>:
 8008a10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a12:	000e      	movs	r6, r1
 8008a14:	9001      	str	r0, [sp, #4]
 8008a16:	000c      	movs	r4, r1
 8008a18:	001d      	movs	r5, r3
 8008a1a:	2000      	movs	r0, #0
 8008a1c:	690f      	ldr	r7, [r1, #16]
 8008a1e:	3614      	adds	r6, #20
 8008a20:	6833      	ldr	r3, [r6, #0]
 8008a22:	3001      	adds	r0, #1
 8008a24:	b299      	uxth	r1, r3
 8008a26:	4351      	muls	r1, r2
 8008a28:	0c1b      	lsrs	r3, r3, #16
 8008a2a:	4353      	muls	r3, r2
 8008a2c:	1949      	adds	r1, r1, r5
 8008a2e:	0c0d      	lsrs	r5, r1, #16
 8008a30:	195b      	adds	r3, r3, r5
 8008a32:	0c1d      	lsrs	r5, r3, #16
 8008a34:	b289      	uxth	r1, r1
 8008a36:	041b      	lsls	r3, r3, #16
 8008a38:	185b      	adds	r3, r3, r1
 8008a3a:	c608      	stmia	r6!, {r3}
 8008a3c:	4287      	cmp	r7, r0
 8008a3e:	dcef      	bgt.n	8008a20 <__multadd+0x10>
 8008a40:	2d00      	cmp	r5, #0
 8008a42:	d022      	beq.n	8008a8a <__multadd+0x7a>
 8008a44:	68a3      	ldr	r3, [r4, #8]
 8008a46:	42bb      	cmp	r3, r7
 8008a48:	dc19      	bgt.n	8008a7e <__multadd+0x6e>
 8008a4a:	6863      	ldr	r3, [r4, #4]
 8008a4c:	9801      	ldr	r0, [sp, #4]
 8008a4e:	1c59      	adds	r1, r3, #1
 8008a50:	f7ff ff76 	bl	8008940 <_Balloc>
 8008a54:	1e06      	subs	r6, r0, #0
 8008a56:	d105      	bne.n	8008a64 <__multadd+0x54>
 8008a58:	0002      	movs	r2, r0
 8008a5a:	21b5      	movs	r1, #181	; 0xb5
 8008a5c:	4b0c      	ldr	r3, [pc, #48]	; (8008a90 <__multadd+0x80>)
 8008a5e:	480d      	ldr	r0, [pc, #52]	; (8008a94 <__multadd+0x84>)
 8008a60:	f001 f848 	bl	8009af4 <__assert_func>
 8008a64:	0021      	movs	r1, r4
 8008a66:	6923      	ldr	r3, [r4, #16]
 8008a68:	310c      	adds	r1, #12
 8008a6a:	1c9a      	adds	r2, r3, #2
 8008a6c:	0092      	lsls	r2, r2, #2
 8008a6e:	300c      	adds	r0, #12
 8008a70:	f7ff ff5d 	bl	800892e <memcpy>
 8008a74:	0021      	movs	r1, r4
 8008a76:	9801      	ldr	r0, [sp, #4]
 8008a78:	f7ff ffa6 	bl	80089c8 <_Bfree>
 8008a7c:	0034      	movs	r4, r6
 8008a7e:	1d3b      	adds	r3, r7, #4
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	18e3      	adds	r3, r4, r3
 8008a84:	605d      	str	r5, [r3, #4]
 8008a86:	1c7b      	adds	r3, r7, #1
 8008a88:	6123      	str	r3, [r4, #16]
 8008a8a:	0020      	movs	r0, r4
 8008a8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a8e:	46c0      	nop			; (mov r8, r8)
 8008a90:	0800a094 	.word	0x0800a094
 8008a94:	0800a188 	.word	0x0800a188

08008a98 <__s2b>:
 8008a98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a9a:	0006      	movs	r6, r0
 8008a9c:	0018      	movs	r0, r3
 8008a9e:	000c      	movs	r4, r1
 8008aa0:	3008      	adds	r0, #8
 8008aa2:	2109      	movs	r1, #9
 8008aa4:	9301      	str	r3, [sp, #4]
 8008aa6:	0015      	movs	r5, r2
 8008aa8:	f7f7 fbd4 	bl	8000254 <__divsi3>
 8008aac:	2301      	movs	r3, #1
 8008aae:	2100      	movs	r1, #0
 8008ab0:	4283      	cmp	r3, r0
 8008ab2:	db0a      	blt.n	8008aca <__s2b+0x32>
 8008ab4:	0030      	movs	r0, r6
 8008ab6:	f7ff ff43 	bl	8008940 <_Balloc>
 8008aba:	1e01      	subs	r1, r0, #0
 8008abc:	d108      	bne.n	8008ad0 <__s2b+0x38>
 8008abe:	0002      	movs	r2, r0
 8008ac0:	4b19      	ldr	r3, [pc, #100]	; (8008b28 <__s2b+0x90>)
 8008ac2:	481a      	ldr	r0, [pc, #104]	; (8008b2c <__s2b+0x94>)
 8008ac4:	31ce      	adds	r1, #206	; 0xce
 8008ac6:	f001 f815 	bl	8009af4 <__assert_func>
 8008aca:	005b      	lsls	r3, r3, #1
 8008acc:	3101      	adds	r1, #1
 8008ace:	e7ef      	b.n	8008ab0 <__s2b+0x18>
 8008ad0:	9b08      	ldr	r3, [sp, #32]
 8008ad2:	6143      	str	r3, [r0, #20]
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	6103      	str	r3, [r0, #16]
 8008ad8:	2d09      	cmp	r5, #9
 8008ada:	dd18      	ble.n	8008b0e <__s2b+0x76>
 8008adc:	0023      	movs	r3, r4
 8008ade:	3309      	adds	r3, #9
 8008ae0:	001f      	movs	r7, r3
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	1964      	adds	r4, r4, r5
 8008ae6:	783b      	ldrb	r3, [r7, #0]
 8008ae8:	220a      	movs	r2, #10
 8008aea:	0030      	movs	r0, r6
 8008aec:	3b30      	subs	r3, #48	; 0x30
 8008aee:	f7ff ff8f 	bl	8008a10 <__multadd>
 8008af2:	3701      	adds	r7, #1
 8008af4:	0001      	movs	r1, r0
 8008af6:	42a7      	cmp	r7, r4
 8008af8:	d1f5      	bne.n	8008ae6 <__s2b+0x4e>
 8008afa:	002c      	movs	r4, r5
 8008afc:	9b00      	ldr	r3, [sp, #0]
 8008afe:	3c08      	subs	r4, #8
 8008b00:	191c      	adds	r4, r3, r4
 8008b02:	002f      	movs	r7, r5
 8008b04:	9b01      	ldr	r3, [sp, #4]
 8008b06:	429f      	cmp	r7, r3
 8008b08:	db04      	blt.n	8008b14 <__s2b+0x7c>
 8008b0a:	0008      	movs	r0, r1
 8008b0c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b0e:	2509      	movs	r5, #9
 8008b10:	340a      	adds	r4, #10
 8008b12:	e7f6      	b.n	8008b02 <__s2b+0x6a>
 8008b14:	1b63      	subs	r3, r4, r5
 8008b16:	5ddb      	ldrb	r3, [r3, r7]
 8008b18:	220a      	movs	r2, #10
 8008b1a:	0030      	movs	r0, r6
 8008b1c:	3b30      	subs	r3, #48	; 0x30
 8008b1e:	f7ff ff77 	bl	8008a10 <__multadd>
 8008b22:	3701      	adds	r7, #1
 8008b24:	0001      	movs	r1, r0
 8008b26:	e7ed      	b.n	8008b04 <__s2b+0x6c>
 8008b28:	0800a094 	.word	0x0800a094
 8008b2c:	0800a188 	.word	0x0800a188

08008b30 <__hi0bits>:
 8008b30:	0003      	movs	r3, r0
 8008b32:	0c02      	lsrs	r2, r0, #16
 8008b34:	2000      	movs	r0, #0
 8008b36:	4282      	cmp	r2, r0
 8008b38:	d101      	bne.n	8008b3e <__hi0bits+0xe>
 8008b3a:	041b      	lsls	r3, r3, #16
 8008b3c:	3010      	adds	r0, #16
 8008b3e:	0e1a      	lsrs	r2, r3, #24
 8008b40:	d101      	bne.n	8008b46 <__hi0bits+0x16>
 8008b42:	3008      	adds	r0, #8
 8008b44:	021b      	lsls	r3, r3, #8
 8008b46:	0f1a      	lsrs	r2, r3, #28
 8008b48:	d101      	bne.n	8008b4e <__hi0bits+0x1e>
 8008b4a:	3004      	adds	r0, #4
 8008b4c:	011b      	lsls	r3, r3, #4
 8008b4e:	0f9a      	lsrs	r2, r3, #30
 8008b50:	d101      	bne.n	8008b56 <__hi0bits+0x26>
 8008b52:	3002      	adds	r0, #2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	db03      	blt.n	8008b62 <__hi0bits+0x32>
 8008b5a:	3001      	adds	r0, #1
 8008b5c:	005b      	lsls	r3, r3, #1
 8008b5e:	d400      	bmi.n	8008b62 <__hi0bits+0x32>
 8008b60:	2020      	movs	r0, #32
 8008b62:	4770      	bx	lr

08008b64 <__lo0bits>:
 8008b64:	6803      	ldr	r3, [r0, #0]
 8008b66:	0002      	movs	r2, r0
 8008b68:	2107      	movs	r1, #7
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	4008      	ands	r0, r1
 8008b6e:	420b      	tst	r3, r1
 8008b70:	d00d      	beq.n	8008b8e <__lo0bits+0x2a>
 8008b72:	3906      	subs	r1, #6
 8008b74:	2000      	movs	r0, #0
 8008b76:	420b      	tst	r3, r1
 8008b78:	d105      	bne.n	8008b86 <__lo0bits+0x22>
 8008b7a:	3002      	adds	r0, #2
 8008b7c:	4203      	tst	r3, r0
 8008b7e:	d003      	beq.n	8008b88 <__lo0bits+0x24>
 8008b80:	40cb      	lsrs	r3, r1
 8008b82:	0008      	movs	r0, r1
 8008b84:	6013      	str	r3, [r2, #0]
 8008b86:	4770      	bx	lr
 8008b88:	089b      	lsrs	r3, r3, #2
 8008b8a:	6013      	str	r3, [r2, #0]
 8008b8c:	e7fb      	b.n	8008b86 <__lo0bits+0x22>
 8008b8e:	b299      	uxth	r1, r3
 8008b90:	2900      	cmp	r1, #0
 8008b92:	d101      	bne.n	8008b98 <__lo0bits+0x34>
 8008b94:	2010      	movs	r0, #16
 8008b96:	0c1b      	lsrs	r3, r3, #16
 8008b98:	b2d9      	uxtb	r1, r3
 8008b9a:	2900      	cmp	r1, #0
 8008b9c:	d101      	bne.n	8008ba2 <__lo0bits+0x3e>
 8008b9e:	3008      	adds	r0, #8
 8008ba0:	0a1b      	lsrs	r3, r3, #8
 8008ba2:	0719      	lsls	r1, r3, #28
 8008ba4:	d101      	bne.n	8008baa <__lo0bits+0x46>
 8008ba6:	3004      	adds	r0, #4
 8008ba8:	091b      	lsrs	r3, r3, #4
 8008baa:	0799      	lsls	r1, r3, #30
 8008bac:	d101      	bne.n	8008bb2 <__lo0bits+0x4e>
 8008bae:	3002      	adds	r0, #2
 8008bb0:	089b      	lsrs	r3, r3, #2
 8008bb2:	07d9      	lsls	r1, r3, #31
 8008bb4:	d4e9      	bmi.n	8008b8a <__lo0bits+0x26>
 8008bb6:	3001      	adds	r0, #1
 8008bb8:	085b      	lsrs	r3, r3, #1
 8008bba:	d1e6      	bne.n	8008b8a <__lo0bits+0x26>
 8008bbc:	2020      	movs	r0, #32
 8008bbe:	e7e2      	b.n	8008b86 <__lo0bits+0x22>

08008bc0 <__i2b>:
 8008bc0:	b510      	push	{r4, lr}
 8008bc2:	000c      	movs	r4, r1
 8008bc4:	2101      	movs	r1, #1
 8008bc6:	f7ff febb 	bl	8008940 <_Balloc>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	d106      	bne.n	8008bdc <__i2b+0x1c>
 8008bce:	21a0      	movs	r1, #160	; 0xa0
 8008bd0:	0002      	movs	r2, r0
 8008bd2:	4b04      	ldr	r3, [pc, #16]	; (8008be4 <__i2b+0x24>)
 8008bd4:	4804      	ldr	r0, [pc, #16]	; (8008be8 <__i2b+0x28>)
 8008bd6:	0049      	lsls	r1, r1, #1
 8008bd8:	f000 ff8c 	bl	8009af4 <__assert_func>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	6144      	str	r4, [r0, #20]
 8008be0:	6103      	str	r3, [r0, #16]
 8008be2:	bd10      	pop	{r4, pc}
 8008be4:	0800a094 	.word	0x0800a094
 8008be8:	0800a188 	.word	0x0800a188

08008bec <__multiply>:
 8008bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bee:	690b      	ldr	r3, [r1, #16]
 8008bf0:	0014      	movs	r4, r2
 8008bf2:	6912      	ldr	r2, [r2, #16]
 8008bf4:	000d      	movs	r5, r1
 8008bf6:	b089      	sub	sp, #36	; 0x24
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	da01      	bge.n	8008c00 <__multiply+0x14>
 8008bfc:	0025      	movs	r5, r4
 8008bfe:	000c      	movs	r4, r1
 8008c00:	692f      	ldr	r7, [r5, #16]
 8008c02:	6926      	ldr	r6, [r4, #16]
 8008c04:	6869      	ldr	r1, [r5, #4]
 8008c06:	19bb      	adds	r3, r7, r6
 8008c08:	9302      	str	r3, [sp, #8]
 8008c0a:	68ab      	ldr	r3, [r5, #8]
 8008c0c:	19ba      	adds	r2, r7, r6
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	da00      	bge.n	8008c14 <__multiply+0x28>
 8008c12:	3101      	adds	r1, #1
 8008c14:	f7ff fe94 	bl	8008940 <_Balloc>
 8008c18:	9001      	str	r0, [sp, #4]
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d106      	bne.n	8008c2c <__multiply+0x40>
 8008c1e:	215e      	movs	r1, #94	; 0x5e
 8008c20:	0002      	movs	r2, r0
 8008c22:	4b48      	ldr	r3, [pc, #288]	; (8008d44 <__multiply+0x158>)
 8008c24:	4848      	ldr	r0, [pc, #288]	; (8008d48 <__multiply+0x15c>)
 8008c26:	31ff      	adds	r1, #255	; 0xff
 8008c28:	f000 ff64 	bl	8009af4 <__assert_func>
 8008c2c:	9b01      	ldr	r3, [sp, #4]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	3314      	adds	r3, #20
 8008c32:	469c      	mov	ip, r3
 8008c34:	19bb      	adds	r3, r7, r6
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	4463      	add	r3, ip
 8008c3a:	9303      	str	r3, [sp, #12]
 8008c3c:	4663      	mov	r3, ip
 8008c3e:	9903      	ldr	r1, [sp, #12]
 8008c40:	428b      	cmp	r3, r1
 8008c42:	d32c      	bcc.n	8008c9e <__multiply+0xb2>
 8008c44:	002b      	movs	r3, r5
 8008c46:	0022      	movs	r2, r4
 8008c48:	3314      	adds	r3, #20
 8008c4a:	00bf      	lsls	r7, r7, #2
 8008c4c:	3214      	adds	r2, #20
 8008c4e:	9306      	str	r3, [sp, #24]
 8008c50:	00b6      	lsls	r6, r6, #2
 8008c52:	19db      	adds	r3, r3, r7
 8008c54:	9304      	str	r3, [sp, #16]
 8008c56:	1993      	adds	r3, r2, r6
 8008c58:	9307      	str	r3, [sp, #28]
 8008c5a:	2304      	movs	r3, #4
 8008c5c:	9305      	str	r3, [sp, #20]
 8008c5e:	002b      	movs	r3, r5
 8008c60:	9904      	ldr	r1, [sp, #16]
 8008c62:	3315      	adds	r3, #21
 8008c64:	9200      	str	r2, [sp, #0]
 8008c66:	4299      	cmp	r1, r3
 8008c68:	d305      	bcc.n	8008c76 <__multiply+0x8a>
 8008c6a:	1b4b      	subs	r3, r1, r5
 8008c6c:	3b15      	subs	r3, #21
 8008c6e:	089b      	lsrs	r3, r3, #2
 8008c70:	3301      	adds	r3, #1
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	9305      	str	r3, [sp, #20]
 8008c76:	9b07      	ldr	r3, [sp, #28]
 8008c78:	9a00      	ldr	r2, [sp, #0]
 8008c7a:	429a      	cmp	r2, r3
 8008c7c:	d311      	bcc.n	8008ca2 <__multiply+0xb6>
 8008c7e:	9b02      	ldr	r3, [sp, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	dd06      	ble.n	8008c92 <__multiply+0xa6>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	3b04      	subs	r3, #4
 8008c88:	9303      	str	r3, [sp, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	9300      	str	r3, [sp, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d054      	beq.n	8008d3c <__multiply+0x150>
 8008c92:	9b01      	ldr	r3, [sp, #4]
 8008c94:	9a02      	ldr	r2, [sp, #8]
 8008c96:	0018      	movs	r0, r3
 8008c98:	611a      	str	r2, [r3, #16]
 8008c9a:	b009      	add	sp, #36	; 0x24
 8008c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c9e:	c304      	stmia	r3!, {r2}
 8008ca0:	e7cd      	b.n	8008c3e <__multiply+0x52>
 8008ca2:	9b00      	ldr	r3, [sp, #0]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	b298      	uxth	r0, r3
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d01c      	beq.n	8008ce6 <__multiply+0xfa>
 8008cac:	4667      	mov	r7, ip
 8008cae:	2400      	movs	r4, #0
 8008cb0:	9e06      	ldr	r6, [sp, #24]
 8008cb2:	ce02      	ldmia	r6!, {r1}
 8008cb4:	683a      	ldr	r2, [r7, #0]
 8008cb6:	b28b      	uxth	r3, r1
 8008cb8:	4343      	muls	r3, r0
 8008cba:	0c09      	lsrs	r1, r1, #16
 8008cbc:	4341      	muls	r1, r0
 8008cbe:	b292      	uxth	r2, r2
 8008cc0:	189b      	adds	r3, r3, r2
 8008cc2:	191b      	adds	r3, r3, r4
 8008cc4:	000c      	movs	r4, r1
 8008cc6:	683a      	ldr	r2, [r7, #0]
 8008cc8:	0c11      	lsrs	r1, r2, #16
 8008cca:	1861      	adds	r1, r4, r1
 8008ccc:	0c1c      	lsrs	r4, r3, #16
 8008cce:	1909      	adds	r1, r1, r4
 8008cd0:	0c0c      	lsrs	r4, r1, #16
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	0409      	lsls	r1, r1, #16
 8008cd6:	430b      	orrs	r3, r1
 8008cd8:	c708      	stmia	r7!, {r3}
 8008cda:	9b04      	ldr	r3, [sp, #16]
 8008cdc:	42b3      	cmp	r3, r6
 8008cde:	d8e8      	bhi.n	8008cb2 <__multiply+0xc6>
 8008ce0:	4663      	mov	r3, ip
 8008ce2:	9a05      	ldr	r2, [sp, #20]
 8008ce4:	509c      	str	r4, [r3, r2]
 8008ce6:	9b00      	ldr	r3, [sp, #0]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	0c1e      	lsrs	r6, r3, #16
 8008cec:	d020      	beq.n	8008d30 <__multiply+0x144>
 8008cee:	4663      	mov	r3, ip
 8008cf0:	002c      	movs	r4, r5
 8008cf2:	4660      	mov	r0, ip
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	3414      	adds	r4, #20
 8008cfa:	6822      	ldr	r2, [r4, #0]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	b291      	uxth	r1, r2
 8008d00:	4371      	muls	r1, r6
 8008d02:	6802      	ldr	r2, [r0, #0]
 8008d04:	0c12      	lsrs	r2, r2, #16
 8008d06:	1889      	adds	r1, r1, r2
 8008d08:	19cf      	adds	r7, r1, r7
 8008d0a:	0439      	lsls	r1, r7, #16
 8008d0c:	430b      	orrs	r3, r1
 8008d0e:	6003      	str	r3, [r0, #0]
 8008d10:	cc02      	ldmia	r4!, {r1}
 8008d12:	6843      	ldr	r3, [r0, #4]
 8008d14:	0c09      	lsrs	r1, r1, #16
 8008d16:	4371      	muls	r1, r6
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	0c3f      	lsrs	r7, r7, #16
 8008d1c:	18cb      	adds	r3, r1, r3
 8008d1e:	9a04      	ldr	r2, [sp, #16]
 8008d20:	19db      	adds	r3, r3, r7
 8008d22:	0c1f      	lsrs	r7, r3, #16
 8008d24:	3004      	adds	r0, #4
 8008d26:	42a2      	cmp	r2, r4
 8008d28:	d8e7      	bhi.n	8008cfa <__multiply+0x10e>
 8008d2a:	4662      	mov	r2, ip
 8008d2c:	9905      	ldr	r1, [sp, #20]
 8008d2e:	5053      	str	r3, [r2, r1]
 8008d30:	9b00      	ldr	r3, [sp, #0]
 8008d32:	3304      	adds	r3, #4
 8008d34:	9300      	str	r3, [sp, #0]
 8008d36:	2304      	movs	r3, #4
 8008d38:	449c      	add	ip, r3
 8008d3a:	e79c      	b.n	8008c76 <__multiply+0x8a>
 8008d3c:	9b02      	ldr	r3, [sp, #8]
 8008d3e:	3b01      	subs	r3, #1
 8008d40:	9302      	str	r3, [sp, #8]
 8008d42:	e79c      	b.n	8008c7e <__multiply+0x92>
 8008d44:	0800a094 	.word	0x0800a094
 8008d48:	0800a188 	.word	0x0800a188

08008d4c <__pow5mult>:
 8008d4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d4e:	2303      	movs	r3, #3
 8008d50:	0015      	movs	r5, r2
 8008d52:	0007      	movs	r7, r0
 8008d54:	000e      	movs	r6, r1
 8008d56:	401a      	ands	r2, r3
 8008d58:	421d      	tst	r5, r3
 8008d5a:	d008      	beq.n	8008d6e <__pow5mult+0x22>
 8008d5c:	4925      	ldr	r1, [pc, #148]	; (8008df4 <__pow5mult+0xa8>)
 8008d5e:	3a01      	subs	r2, #1
 8008d60:	0092      	lsls	r2, r2, #2
 8008d62:	5852      	ldr	r2, [r2, r1]
 8008d64:	2300      	movs	r3, #0
 8008d66:	0031      	movs	r1, r6
 8008d68:	f7ff fe52 	bl	8008a10 <__multadd>
 8008d6c:	0006      	movs	r6, r0
 8008d6e:	10ad      	asrs	r5, r5, #2
 8008d70:	d03d      	beq.n	8008dee <__pow5mult+0xa2>
 8008d72:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8008d74:	2c00      	cmp	r4, #0
 8008d76:	d10f      	bne.n	8008d98 <__pow5mult+0x4c>
 8008d78:	2010      	movs	r0, #16
 8008d7a:	f7ff fdb1 	bl	80088e0 <malloc>
 8008d7e:	1e02      	subs	r2, r0, #0
 8008d80:	6278      	str	r0, [r7, #36]	; 0x24
 8008d82:	d105      	bne.n	8008d90 <__pow5mult+0x44>
 8008d84:	21d7      	movs	r1, #215	; 0xd7
 8008d86:	4b1c      	ldr	r3, [pc, #112]	; (8008df8 <__pow5mult+0xac>)
 8008d88:	481c      	ldr	r0, [pc, #112]	; (8008dfc <__pow5mult+0xb0>)
 8008d8a:	0049      	lsls	r1, r1, #1
 8008d8c:	f000 feb2 	bl	8009af4 <__assert_func>
 8008d90:	6044      	str	r4, [r0, #4]
 8008d92:	6084      	str	r4, [r0, #8]
 8008d94:	6004      	str	r4, [r0, #0]
 8008d96:	60c4      	str	r4, [r0, #12]
 8008d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9a:	689c      	ldr	r4, [r3, #8]
 8008d9c:	9301      	str	r3, [sp, #4]
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	d108      	bne.n	8008db4 <__pow5mult+0x68>
 8008da2:	0038      	movs	r0, r7
 8008da4:	4916      	ldr	r1, [pc, #88]	; (8008e00 <__pow5mult+0xb4>)
 8008da6:	f7ff ff0b 	bl	8008bc0 <__i2b>
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	0004      	movs	r4, r0
 8008dae:	6098      	str	r0, [r3, #8]
 8008db0:	2300      	movs	r3, #0
 8008db2:	6003      	str	r3, [r0, #0]
 8008db4:	2301      	movs	r3, #1
 8008db6:	421d      	tst	r5, r3
 8008db8:	d00a      	beq.n	8008dd0 <__pow5mult+0x84>
 8008dba:	0031      	movs	r1, r6
 8008dbc:	0022      	movs	r2, r4
 8008dbe:	0038      	movs	r0, r7
 8008dc0:	f7ff ff14 	bl	8008bec <__multiply>
 8008dc4:	0031      	movs	r1, r6
 8008dc6:	9001      	str	r0, [sp, #4]
 8008dc8:	0038      	movs	r0, r7
 8008dca:	f7ff fdfd 	bl	80089c8 <_Bfree>
 8008dce:	9e01      	ldr	r6, [sp, #4]
 8008dd0:	106d      	asrs	r5, r5, #1
 8008dd2:	d00c      	beq.n	8008dee <__pow5mult+0xa2>
 8008dd4:	6820      	ldr	r0, [r4, #0]
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d107      	bne.n	8008dea <__pow5mult+0x9e>
 8008dda:	0022      	movs	r2, r4
 8008ddc:	0021      	movs	r1, r4
 8008dde:	0038      	movs	r0, r7
 8008de0:	f7ff ff04 	bl	8008bec <__multiply>
 8008de4:	2300      	movs	r3, #0
 8008de6:	6020      	str	r0, [r4, #0]
 8008de8:	6003      	str	r3, [r0, #0]
 8008dea:	0004      	movs	r4, r0
 8008dec:	e7e2      	b.n	8008db4 <__pow5mult+0x68>
 8008dee:	0030      	movs	r0, r6
 8008df0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008df2:	46c0      	nop			; (mov r8, r8)
 8008df4:	0800a2d8 	.word	0x0800a2d8
 8008df8:	0800a01e 	.word	0x0800a01e
 8008dfc:	0800a188 	.word	0x0800a188
 8008e00:	00000271 	.word	0x00000271

08008e04 <__lshift>:
 8008e04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e06:	000c      	movs	r4, r1
 8008e08:	0017      	movs	r7, r2
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	1155      	asrs	r5, r2, #5
 8008e0e:	b087      	sub	sp, #28
 8008e10:	18eb      	adds	r3, r5, r3
 8008e12:	9302      	str	r3, [sp, #8]
 8008e14:	3301      	adds	r3, #1
 8008e16:	9301      	str	r3, [sp, #4]
 8008e18:	6849      	ldr	r1, [r1, #4]
 8008e1a:	68a3      	ldr	r3, [r4, #8]
 8008e1c:	9004      	str	r0, [sp, #16]
 8008e1e:	9a01      	ldr	r2, [sp, #4]
 8008e20:	4293      	cmp	r3, r2
 8008e22:	db11      	blt.n	8008e48 <__lshift+0x44>
 8008e24:	9804      	ldr	r0, [sp, #16]
 8008e26:	f7ff fd8b 	bl	8008940 <_Balloc>
 8008e2a:	0002      	movs	r2, r0
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	3214      	adds	r2, #20
 8008e30:	0006      	movs	r6, r0
 8008e32:	0011      	movs	r1, r2
 8008e34:	9203      	str	r2, [sp, #12]
 8008e36:	4298      	cmp	r0, r3
 8008e38:	d10d      	bne.n	8008e56 <__lshift+0x52>
 8008e3a:	21da      	movs	r1, #218	; 0xda
 8008e3c:	0002      	movs	r2, r0
 8008e3e:	4b27      	ldr	r3, [pc, #156]	; (8008edc <__lshift+0xd8>)
 8008e40:	4827      	ldr	r0, [pc, #156]	; (8008ee0 <__lshift+0xdc>)
 8008e42:	31ff      	adds	r1, #255	; 0xff
 8008e44:	f000 fe56 	bl	8009af4 <__assert_func>
 8008e48:	3101      	adds	r1, #1
 8008e4a:	005b      	lsls	r3, r3, #1
 8008e4c:	e7e7      	b.n	8008e1e <__lshift+0x1a>
 8008e4e:	2200      	movs	r2, #0
 8008e50:	0098      	lsls	r0, r3, #2
 8008e52:	500a      	str	r2, [r1, r0]
 8008e54:	3301      	adds	r3, #1
 8008e56:	42ab      	cmp	r3, r5
 8008e58:	dbf9      	blt.n	8008e4e <__lshift+0x4a>
 8008e5a:	43eb      	mvns	r3, r5
 8008e5c:	17db      	asrs	r3, r3, #31
 8008e5e:	401d      	ands	r5, r3
 8008e60:	9b03      	ldr	r3, [sp, #12]
 8008e62:	00ad      	lsls	r5, r5, #2
 8008e64:	211f      	movs	r1, #31
 8008e66:	0038      	movs	r0, r7
 8008e68:	195d      	adds	r5, r3, r5
 8008e6a:	0023      	movs	r3, r4
 8008e6c:	6922      	ldr	r2, [r4, #16]
 8008e6e:	3314      	adds	r3, #20
 8008e70:	0092      	lsls	r2, r2, #2
 8008e72:	4008      	ands	r0, r1
 8008e74:	4684      	mov	ip, r0
 8008e76:	189a      	adds	r2, r3, r2
 8008e78:	420f      	tst	r7, r1
 8008e7a:	d02a      	beq.n	8008ed2 <__lshift+0xce>
 8008e7c:	3101      	adds	r1, #1
 8008e7e:	1a09      	subs	r1, r1, r0
 8008e80:	9105      	str	r1, [sp, #20]
 8008e82:	2100      	movs	r1, #0
 8008e84:	9503      	str	r5, [sp, #12]
 8008e86:	4667      	mov	r7, ip
 8008e88:	6818      	ldr	r0, [r3, #0]
 8008e8a:	40b8      	lsls	r0, r7
 8008e8c:	4301      	orrs	r1, r0
 8008e8e:	9803      	ldr	r0, [sp, #12]
 8008e90:	c002      	stmia	r0!, {r1}
 8008e92:	cb02      	ldmia	r3!, {r1}
 8008e94:	9003      	str	r0, [sp, #12]
 8008e96:	9805      	ldr	r0, [sp, #20]
 8008e98:	40c1      	lsrs	r1, r0
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d8f3      	bhi.n	8008e86 <__lshift+0x82>
 8008e9e:	0020      	movs	r0, r4
 8008ea0:	3015      	adds	r0, #21
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	4282      	cmp	r2, r0
 8008ea6:	d304      	bcc.n	8008eb2 <__lshift+0xae>
 8008ea8:	1b13      	subs	r3, r2, r4
 8008eaa:	3b15      	subs	r3, #21
 8008eac:	089b      	lsrs	r3, r3, #2
 8008eae:	3301      	adds	r3, #1
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	50e9      	str	r1, [r5, r3]
 8008eb4:	2900      	cmp	r1, #0
 8008eb6:	d002      	beq.n	8008ebe <__lshift+0xba>
 8008eb8:	9b02      	ldr	r3, [sp, #8]
 8008eba:	3302      	adds	r3, #2
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	9b01      	ldr	r3, [sp, #4]
 8008ec0:	9804      	ldr	r0, [sp, #16]
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	0021      	movs	r1, r4
 8008ec6:	6133      	str	r3, [r6, #16]
 8008ec8:	f7ff fd7e 	bl	80089c8 <_Bfree>
 8008ecc:	0030      	movs	r0, r6
 8008ece:	b007      	add	sp, #28
 8008ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ed2:	cb02      	ldmia	r3!, {r1}
 8008ed4:	c502      	stmia	r5!, {r1}
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d8fb      	bhi.n	8008ed2 <__lshift+0xce>
 8008eda:	e7f0      	b.n	8008ebe <__lshift+0xba>
 8008edc:	0800a094 	.word	0x0800a094
 8008ee0:	0800a188 	.word	0x0800a188

08008ee4 <__mcmp>:
 8008ee4:	6902      	ldr	r2, [r0, #16]
 8008ee6:	690b      	ldr	r3, [r1, #16]
 8008ee8:	b530      	push	{r4, r5, lr}
 8008eea:	0004      	movs	r4, r0
 8008eec:	1ad0      	subs	r0, r2, r3
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d10d      	bne.n	8008f0e <__mcmp+0x2a>
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	3414      	adds	r4, #20
 8008ef6:	3114      	adds	r1, #20
 8008ef8:	18e2      	adds	r2, r4, r3
 8008efa:	18c9      	adds	r1, r1, r3
 8008efc:	3a04      	subs	r2, #4
 8008efe:	3904      	subs	r1, #4
 8008f00:	6815      	ldr	r5, [r2, #0]
 8008f02:	680b      	ldr	r3, [r1, #0]
 8008f04:	429d      	cmp	r5, r3
 8008f06:	d003      	beq.n	8008f10 <__mcmp+0x2c>
 8008f08:	2001      	movs	r0, #1
 8008f0a:	429d      	cmp	r5, r3
 8008f0c:	d303      	bcc.n	8008f16 <__mcmp+0x32>
 8008f0e:	bd30      	pop	{r4, r5, pc}
 8008f10:	4294      	cmp	r4, r2
 8008f12:	d3f3      	bcc.n	8008efc <__mcmp+0x18>
 8008f14:	e7fb      	b.n	8008f0e <__mcmp+0x2a>
 8008f16:	4240      	negs	r0, r0
 8008f18:	e7f9      	b.n	8008f0e <__mcmp+0x2a>
	...

08008f1c <__mdiff>:
 8008f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f1e:	000e      	movs	r6, r1
 8008f20:	0007      	movs	r7, r0
 8008f22:	0011      	movs	r1, r2
 8008f24:	0030      	movs	r0, r6
 8008f26:	b087      	sub	sp, #28
 8008f28:	0014      	movs	r4, r2
 8008f2a:	f7ff ffdb 	bl	8008ee4 <__mcmp>
 8008f2e:	1e05      	subs	r5, r0, #0
 8008f30:	d110      	bne.n	8008f54 <__mdiff+0x38>
 8008f32:	0001      	movs	r1, r0
 8008f34:	0038      	movs	r0, r7
 8008f36:	f7ff fd03 	bl	8008940 <_Balloc>
 8008f3a:	1e02      	subs	r2, r0, #0
 8008f3c:	d104      	bne.n	8008f48 <__mdiff+0x2c>
 8008f3e:	4b40      	ldr	r3, [pc, #256]	; (8009040 <__mdiff+0x124>)
 8008f40:	4940      	ldr	r1, [pc, #256]	; (8009044 <__mdiff+0x128>)
 8008f42:	4841      	ldr	r0, [pc, #260]	; (8009048 <__mdiff+0x12c>)
 8008f44:	f000 fdd6 	bl	8009af4 <__assert_func>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	6145      	str	r5, [r0, #20]
 8008f4c:	6103      	str	r3, [r0, #16]
 8008f4e:	0010      	movs	r0, r2
 8008f50:	b007      	add	sp, #28
 8008f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f54:	2301      	movs	r3, #1
 8008f56:	9301      	str	r3, [sp, #4]
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	db04      	blt.n	8008f66 <__mdiff+0x4a>
 8008f5c:	0023      	movs	r3, r4
 8008f5e:	0034      	movs	r4, r6
 8008f60:	001e      	movs	r6, r3
 8008f62:	2300      	movs	r3, #0
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	0038      	movs	r0, r7
 8008f68:	6861      	ldr	r1, [r4, #4]
 8008f6a:	f7ff fce9 	bl	8008940 <_Balloc>
 8008f6e:	1e02      	subs	r2, r0, #0
 8008f70:	d103      	bne.n	8008f7a <__mdiff+0x5e>
 8008f72:	2190      	movs	r1, #144	; 0x90
 8008f74:	4b32      	ldr	r3, [pc, #200]	; (8009040 <__mdiff+0x124>)
 8008f76:	0089      	lsls	r1, r1, #2
 8008f78:	e7e3      	b.n	8008f42 <__mdiff+0x26>
 8008f7a:	9b01      	ldr	r3, [sp, #4]
 8008f7c:	2700      	movs	r7, #0
 8008f7e:	60c3      	str	r3, [r0, #12]
 8008f80:	6920      	ldr	r0, [r4, #16]
 8008f82:	3414      	adds	r4, #20
 8008f84:	9401      	str	r4, [sp, #4]
 8008f86:	9b01      	ldr	r3, [sp, #4]
 8008f88:	0084      	lsls	r4, r0, #2
 8008f8a:	191b      	adds	r3, r3, r4
 8008f8c:	0034      	movs	r4, r6
 8008f8e:	9302      	str	r3, [sp, #8]
 8008f90:	6933      	ldr	r3, [r6, #16]
 8008f92:	3414      	adds	r4, #20
 8008f94:	0099      	lsls	r1, r3, #2
 8008f96:	1863      	adds	r3, r4, r1
 8008f98:	9303      	str	r3, [sp, #12]
 8008f9a:	0013      	movs	r3, r2
 8008f9c:	3314      	adds	r3, #20
 8008f9e:	469c      	mov	ip, r3
 8008fa0:	9305      	str	r3, [sp, #20]
 8008fa2:	9b01      	ldr	r3, [sp, #4]
 8008fa4:	9304      	str	r3, [sp, #16]
 8008fa6:	9b04      	ldr	r3, [sp, #16]
 8008fa8:	cc02      	ldmia	r4!, {r1}
 8008faa:	cb20      	ldmia	r3!, {r5}
 8008fac:	9304      	str	r3, [sp, #16]
 8008fae:	b2ab      	uxth	r3, r5
 8008fb0:	19df      	adds	r7, r3, r7
 8008fb2:	b28b      	uxth	r3, r1
 8008fb4:	1afb      	subs	r3, r7, r3
 8008fb6:	0c2d      	lsrs	r5, r5, #16
 8008fb8:	0c09      	lsrs	r1, r1, #16
 8008fba:	1a69      	subs	r1, r5, r1
 8008fbc:	141d      	asrs	r5, r3, #16
 8008fbe:	1949      	adds	r1, r1, r5
 8008fc0:	140f      	asrs	r7, r1, #16
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	0409      	lsls	r1, r1, #16
 8008fc6:	430b      	orrs	r3, r1
 8008fc8:	4661      	mov	r1, ip
 8008fca:	c108      	stmia	r1!, {r3}
 8008fcc:	9b03      	ldr	r3, [sp, #12]
 8008fce:	468c      	mov	ip, r1
 8008fd0:	42a3      	cmp	r3, r4
 8008fd2:	d8e8      	bhi.n	8008fa6 <__mdiff+0x8a>
 8008fd4:	0031      	movs	r1, r6
 8008fd6:	9c03      	ldr	r4, [sp, #12]
 8008fd8:	3115      	adds	r1, #21
 8008fda:	2304      	movs	r3, #4
 8008fdc:	428c      	cmp	r4, r1
 8008fde:	d304      	bcc.n	8008fea <__mdiff+0xce>
 8008fe0:	1ba3      	subs	r3, r4, r6
 8008fe2:	3b15      	subs	r3, #21
 8008fe4:	089b      	lsrs	r3, r3, #2
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	9901      	ldr	r1, [sp, #4]
 8008fec:	18cc      	adds	r4, r1, r3
 8008fee:	9905      	ldr	r1, [sp, #20]
 8008ff0:	0026      	movs	r6, r4
 8008ff2:	18cb      	adds	r3, r1, r3
 8008ff4:	469c      	mov	ip, r3
 8008ff6:	9902      	ldr	r1, [sp, #8]
 8008ff8:	428e      	cmp	r6, r1
 8008ffa:	d310      	bcc.n	800901e <__mdiff+0x102>
 8008ffc:	9e02      	ldr	r6, [sp, #8]
 8008ffe:	1ee5      	subs	r5, r4, #3
 8009000:	2100      	movs	r1, #0
 8009002:	42ae      	cmp	r6, r5
 8009004:	d304      	bcc.n	8009010 <__mdiff+0xf4>
 8009006:	0031      	movs	r1, r6
 8009008:	3103      	adds	r1, #3
 800900a:	1b09      	subs	r1, r1, r4
 800900c:	0889      	lsrs	r1, r1, #2
 800900e:	0089      	lsls	r1, r1, #2
 8009010:	185b      	adds	r3, r3, r1
 8009012:	3b04      	subs	r3, #4
 8009014:	6819      	ldr	r1, [r3, #0]
 8009016:	2900      	cmp	r1, #0
 8009018:	d00f      	beq.n	800903a <__mdiff+0x11e>
 800901a:	6110      	str	r0, [r2, #16]
 800901c:	e797      	b.n	8008f4e <__mdiff+0x32>
 800901e:	ce02      	ldmia	r6!, {r1}
 8009020:	b28d      	uxth	r5, r1
 8009022:	19ed      	adds	r5, r5, r7
 8009024:	0c0f      	lsrs	r7, r1, #16
 8009026:	1429      	asrs	r1, r5, #16
 8009028:	1879      	adds	r1, r7, r1
 800902a:	140f      	asrs	r7, r1, #16
 800902c:	b2ad      	uxth	r5, r5
 800902e:	0409      	lsls	r1, r1, #16
 8009030:	430d      	orrs	r5, r1
 8009032:	4661      	mov	r1, ip
 8009034:	c120      	stmia	r1!, {r5}
 8009036:	468c      	mov	ip, r1
 8009038:	e7dd      	b.n	8008ff6 <__mdiff+0xda>
 800903a:	3801      	subs	r0, #1
 800903c:	e7e9      	b.n	8009012 <__mdiff+0xf6>
 800903e:	46c0      	nop			; (mov r8, r8)
 8009040:	0800a094 	.word	0x0800a094
 8009044:	00000232 	.word	0x00000232
 8009048:	0800a188 	.word	0x0800a188

0800904c <__ulp>:
 800904c:	4b0f      	ldr	r3, [pc, #60]	; (800908c <__ulp+0x40>)
 800904e:	4019      	ands	r1, r3
 8009050:	4b0f      	ldr	r3, [pc, #60]	; (8009090 <__ulp+0x44>)
 8009052:	18c9      	adds	r1, r1, r3
 8009054:	2900      	cmp	r1, #0
 8009056:	dd04      	ble.n	8009062 <__ulp+0x16>
 8009058:	2200      	movs	r2, #0
 800905a:	000b      	movs	r3, r1
 800905c:	0010      	movs	r0, r2
 800905e:	0019      	movs	r1, r3
 8009060:	4770      	bx	lr
 8009062:	4249      	negs	r1, r1
 8009064:	2200      	movs	r2, #0
 8009066:	2300      	movs	r3, #0
 8009068:	1509      	asrs	r1, r1, #20
 800906a:	2913      	cmp	r1, #19
 800906c:	dc04      	bgt.n	8009078 <__ulp+0x2c>
 800906e:	2080      	movs	r0, #128	; 0x80
 8009070:	0300      	lsls	r0, r0, #12
 8009072:	4108      	asrs	r0, r1
 8009074:	0003      	movs	r3, r0
 8009076:	e7f1      	b.n	800905c <__ulp+0x10>
 8009078:	3914      	subs	r1, #20
 800907a:	2001      	movs	r0, #1
 800907c:	291e      	cmp	r1, #30
 800907e:	dc02      	bgt.n	8009086 <__ulp+0x3a>
 8009080:	2080      	movs	r0, #128	; 0x80
 8009082:	0600      	lsls	r0, r0, #24
 8009084:	40c8      	lsrs	r0, r1
 8009086:	0002      	movs	r2, r0
 8009088:	e7e8      	b.n	800905c <__ulp+0x10>
 800908a:	46c0      	nop			; (mov r8, r8)
 800908c:	7ff00000 	.word	0x7ff00000
 8009090:	fcc00000 	.word	0xfcc00000

08009094 <__b2d>:
 8009094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009096:	0006      	movs	r6, r0
 8009098:	6903      	ldr	r3, [r0, #16]
 800909a:	3614      	adds	r6, #20
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	18f3      	adds	r3, r6, r3
 80090a0:	1f1d      	subs	r5, r3, #4
 80090a2:	682c      	ldr	r4, [r5, #0]
 80090a4:	000f      	movs	r7, r1
 80090a6:	0020      	movs	r0, r4
 80090a8:	9301      	str	r3, [sp, #4]
 80090aa:	f7ff fd41 	bl	8008b30 <__hi0bits>
 80090ae:	2320      	movs	r3, #32
 80090b0:	1a1b      	subs	r3, r3, r0
 80090b2:	491f      	ldr	r1, [pc, #124]	; (8009130 <__b2d+0x9c>)
 80090b4:	603b      	str	r3, [r7, #0]
 80090b6:	280a      	cmp	r0, #10
 80090b8:	dc16      	bgt.n	80090e8 <__b2d+0x54>
 80090ba:	230b      	movs	r3, #11
 80090bc:	0027      	movs	r7, r4
 80090be:	1a1b      	subs	r3, r3, r0
 80090c0:	40df      	lsrs	r7, r3
 80090c2:	4339      	orrs	r1, r7
 80090c4:	469c      	mov	ip, r3
 80090c6:	000b      	movs	r3, r1
 80090c8:	2100      	movs	r1, #0
 80090ca:	42ae      	cmp	r6, r5
 80090cc:	d202      	bcs.n	80090d4 <__b2d+0x40>
 80090ce:	9901      	ldr	r1, [sp, #4]
 80090d0:	3908      	subs	r1, #8
 80090d2:	6809      	ldr	r1, [r1, #0]
 80090d4:	3015      	adds	r0, #21
 80090d6:	4084      	lsls	r4, r0
 80090d8:	4660      	mov	r0, ip
 80090da:	40c1      	lsrs	r1, r0
 80090dc:	430c      	orrs	r4, r1
 80090de:	0022      	movs	r2, r4
 80090e0:	0010      	movs	r0, r2
 80090e2:	0019      	movs	r1, r3
 80090e4:	b003      	add	sp, #12
 80090e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090e8:	2700      	movs	r7, #0
 80090ea:	42ae      	cmp	r6, r5
 80090ec:	d202      	bcs.n	80090f4 <__b2d+0x60>
 80090ee:	9d01      	ldr	r5, [sp, #4]
 80090f0:	3d08      	subs	r5, #8
 80090f2:	682f      	ldr	r7, [r5, #0]
 80090f4:	230b      	movs	r3, #11
 80090f6:	425b      	negs	r3, r3
 80090f8:	469c      	mov	ip, r3
 80090fa:	4484      	add	ip, r0
 80090fc:	280b      	cmp	r0, #11
 80090fe:	d013      	beq.n	8009128 <__b2d+0x94>
 8009100:	4663      	mov	r3, ip
 8009102:	2020      	movs	r0, #32
 8009104:	409c      	lsls	r4, r3
 8009106:	1ac0      	subs	r0, r0, r3
 8009108:	003b      	movs	r3, r7
 800910a:	40c3      	lsrs	r3, r0
 800910c:	431c      	orrs	r4, r3
 800910e:	4321      	orrs	r1, r4
 8009110:	000b      	movs	r3, r1
 8009112:	2100      	movs	r1, #0
 8009114:	42b5      	cmp	r5, r6
 8009116:	d901      	bls.n	800911c <__b2d+0x88>
 8009118:	3d04      	subs	r5, #4
 800911a:	6829      	ldr	r1, [r5, #0]
 800911c:	4664      	mov	r4, ip
 800911e:	40c1      	lsrs	r1, r0
 8009120:	40a7      	lsls	r7, r4
 8009122:	430f      	orrs	r7, r1
 8009124:	003a      	movs	r2, r7
 8009126:	e7db      	b.n	80090e0 <__b2d+0x4c>
 8009128:	4321      	orrs	r1, r4
 800912a:	000b      	movs	r3, r1
 800912c:	e7fa      	b.n	8009124 <__b2d+0x90>
 800912e:	46c0      	nop			; (mov r8, r8)
 8009130:	3ff00000 	.word	0x3ff00000

08009134 <__d2b>:
 8009134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009136:	2101      	movs	r1, #1
 8009138:	0014      	movs	r4, r2
 800913a:	001e      	movs	r6, r3
 800913c:	9f08      	ldr	r7, [sp, #32]
 800913e:	f7ff fbff 	bl	8008940 <_Balloc>
 8009142:	1e05      	subs	r5, r0, #0
 8009144:	d105      	bne.n	8009152 <__d2b+0x1e>
 8009146:	0002      	movs	r2, r0
 8009148:	4b26      	ldr	r3, [pc, #152]	; (80091e4 <__d2b+0xb0>)
 800914a:	4927      	ldr	r1, [pc, #156]	; (80091e8 <__d2b+0xb4>)
 800914c:	4827      	ldr	r0, [pc, #156]	; (80091ec <__d2b+0xb8>)
 800914e:	f000 fcd1 	bl	8009af4 <__assert_func>
 8009152:	0333      	lsls	r3, r6, #12
 8009154:	0076      	lsls	r6, r6, #1
 8009156:	0b1b      	lsrs	r3, r3, #12
 8009158:	0d76      	lsrs	r6, r6, #21
 800915a:	d124      	bne.n	80091a6 <__d2b+0x72>
 800915c:	9301      	str	r3, [sp, #4]
 800915e:	2c00      	cmp	r4, #0
 8009160:	d027      	beq.n	80091b2 <__d2b+0x7e>
 8009162:	4668      	mov	r0, sp
 8009164:	9400      	str	r4, [sp, #0]
 8009166:	f7ff fcfd 	bl	8008b64 <__lo0bits>
 800916a:	9c00      	ldr	r4, [sp, #0]
 800916c:	2800      	cmp	r0, #0
 800916e:	d01e      	beq.n	80091ae <__d2b+0x7a>
 8009170:	9b01      	ldr	r3, [sp, #4]
 8009172:	2120      	movs	r1, #32
 8009174:	001a      	movs	r2, r3
 8009176:	1a09      	subs	r1, r1, r0
 8009178:	408a      	lsls	r2, r1
 800917a:	40c3      	lsrs	r3, r0
 800917c:	4322      	orrs	r2, r4
 800917e:	616a      	str	r2, [r5, #20]
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	9c01      	ldr	r4, [sp, #4]
 8009184:	61ac      	str	r4, [r5, #24]
 8009186:	1e63      	subs	r3, r4, #1
 8009188:	419c      	sbcs	r4, r3
 800918a:	3401      	adds	r4, #1
 800918c:	612c      	str	r4, [r5, #16]
 800918e:	2e00      	cmp	r6, #0
 8009190:	d018      	beq.n	80091c4 <__d2b+0x90>
 8009192:	4b17      	ldr	r3, [pc, #92]	; (80091f0 <__d2b+0xbc>)
 8009194:	18f6      	adds	r6, r6, r3
 8009196:	2335      	movs	r3, #53	; 0x35
 8009198:	1836      	adds	r6, r6, r0
 800919a:	1a18      	subs	r0, r3, r0
 800919c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800919e:	603e      	str	r6, [r7, #0]
 80091a0:	6018      	str	r0, [r3, #0]
 80091a2:	0028      	movs	r0, r5
 80091a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80091a6:	2280      	movs	r2, #128	; 0x80
 80091a8:	0352      	lsls	r2, r2, #13
 80091aa:	4313      	orrs	r3, r2
 80091ac:	e7d6      	b.n	800915c <__d2b+0x28>
 80091ae:	616c      	str	r4, [r5, #20]
 80091b0:	e7e7      	b.n	8009182 <__d2b+0x4e>
 80091b2:	a801      	add	r0, sp, #4
 80091b4:	f7ff fcd6 	bl	8008b64 <__lo0bits>
 80091b8:	2401      	movs	r4, #1
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	612c      	str	r4, [r5, #16]
 80091be:	616b      	str	r3, [r5, #20]
 80091c0:	3020      	adds	r0, #32
 80091c2:	e7e4      	b.n	800918e <__d2b+0x5a>
 80091c4:	4b0b      	ldr	r3, [pc, #44]	; (80091f4 <__d2b+0xc0>)
 80091c6:	18c0      	adds	r0, r0, r3
 80091c8:	4b0b      	ldr	r3, [pc, #44]	; (80091f8 <__d2b+0xc4>)
 80091ca:	6038      	str	r0, [r7, #0]
 80091cc:	18e3      	adds	r3, r4, r3
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	18eb      	adds	r3, r5, r3
 80091d2:	6958      	ldr	r0, [r3, #20]
 80091d4:	f7ff fcac 	bl	8008b30 <__hi0bits>
 80091d8:	0164      	lsls	r4, r4, #5
 80091da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091dc:	1a24      	subs	r4, r4, r0
 80091de:	601c      	str	r4, [r3, #0]
 80091e0:	e7df      	b.n	80091a2 <__d2b+0x6e>
 80091e2:	46c0      	nop			; (mov r8, r8)
 80091e4:	0800a094 	.word	0x0800a094
 80091e8:	0000030a 	.word	0x0000030a
 80091ec:	0800a188 	.word	0x0800a188
 80091f0:	fffffbcd 	.word	0xfffffbcd
 80091f4:	fffffbce 	.word	0xfffffbce
 80091f8:	3fffffff 	.word	0x3fffffff

080091fc <__ratio>:
 80091fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091fe:	b085      	sub	sp, #20
 8009200:	000d      	movs	r5, r1
 8009202:	a902      	add	r1, sp, #8
 8009204:	0004      	movs	r4, r0
 8009206:	f7ff ff45 	bl	8009094 <__b2d>
 800920a:	9000      	str	r0, [sp, #0]
 800920c:	9101      	str	r1, [sp, #4]
 800920e:	9e00      	ldr	r6, [sp, #0]
 8009210:	9f01      	ldr	r7, [sp, #4]
 8009212:	0028      	movs	r0, r5
 8009214:	a903      	add	r1, sp, #12
 8009216:	f7ff ff3d 	bl	8009094 <__b2d>
 800921a:	6924      	ldr	r4, [r4, #16]
 800921c:	692d      	ldr	r5, [r5, #16]
 800921e:	0002      	movs	r2, r0
 8009220:	1b65      	subs	r5, r4, r5
 8009222:	016c      	lsls	r4, r5, #5
 8009224:	46a4      	mov	ip, r4
 8009226:	9d03      	ldr	r5, [sp, #12]
 8009228:	9c02      	ldr	r4, [sp, #8]
 800922a:	000b      	movs	r3, r1
 800922c:	1b64      	subs	r4, r4, r5
 800922e:	4464      	add	r4, ip
 8009230:	0525      	lsls	r5, r4, #20
 8009232:	2c00      	cmp	r4, #0
 8009234:	dd07      	ble.n	8009246 <__ratio+0x4a>
 8009236:	9901      	ldr	r1, [sp, #4]
 8009238:	186f      	adds	r7, r5, r1
 800923a:	0030      	movs	r0, r6
 800923c:	0039      	movs	r1, r7
 800923e:	f7f7 fd0d 	bl	8000c5c <__aeabi_ddiv>
 8009242:	b005      	add	sp, #20
 8009244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009246:	1b4b      	subs	r3, r1, r5
 8009248:	e7f7      	b.n	800923a <__ratio+0x3e>

0800924a <__copybits>:
 800924a:	b570      	push	{r4, r5, r6, lr}
 800924c:	0015      	movs	r5, r2
 800924e:	6913      	ldr	r3, [r2, #16]
 8009250:	3514      	adds	r5, #20
 8009252:	009c      	lsls	r4, r3, #2
 8009254:	0006      	movs	r6, r0
 8009256:	002b      	movs	r3, r5
 8009258:	3901      	subs	r1, #1
 800925a:	1149      	asrs	r1, r1, #5
 800925c:	3101      	adds	r1, #1
 800925e:	0089      	lsls	r1, r1, #2
 8009260:	1841      	adds	r1, r0, r1
 8009262:	192c      	adds	r4, r5, r4
 8009264:	429c      	cmp	r4, r3
 8009266:	d80d      	bhi.n	8009284 <__copybits+0x3a>
 8009268:	0015      	movs	r5, r2
 800926a:	3511      	adds	r5, #17
 800926c:	2300      	movs	r3, #0
 800926e:	42a5      	cmp	r5, r4
 8009270:	d803      	bhi.n	800927a <__copybits+0x30>
 8009272:	1aa3      	subs	r3, r4, r2
 8009274:	3b11      	subs	r3, #17
 8009276:	089b      	lsrs	r3, r3, #2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	18c0      	adds	r0, r0, r3
 800927c:	2300      	movs	r3, #0
 800927e:	4281      	cmp	r1, r0
 8009280:	d803      	bhi.n	800928a <__copybits+0x40>
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	cb20      	ldmia	r3!, {r5}
 8009286:	c620      	stmia	r6!, {r5}
 8009288:	e7ec      	b.n	8009264 <__copybits+0x1a>
 800928a:	c008      	stmia	r0!, {r3}
 800928c:	e7f7      	b.n	800927e <__copybits+0x34>

0800928e <__any_on>:
 800928e:	0002      	movs	r2, r0
 8009290:	6900      	ldr	r0, [r0, #16]
 8009292:	b510      	push	{r4, lr}
 8009294:	3214      	adds	r2, #20
 8009296:	114b      	asrs	r3, r1, #5
 8009298:	4298      	cmp	r0, r3
 800929a:	db13      	blt.n	80092c4 <__any_on+0x36>
 800929c:	dd0c      	ble.n	80092b8 <__any_on+0x2a>
 800929e:	241f      	movs	r4, #31
 80092a0:	0008      	movs	r0, r1
 80092a2:	4020      	ands	r0, r4
 80092a4:	4221      	tst	r1, r4
 80092a6:	d007      	beq.n	80092b8 <__any_on+0x2a>
 80092a8:	0099      	lsls	r1, r3, #2
 80092aa:	588c      	ldr	r4, [r1, r2]
 80092ac:	0021      	movs	r1, r4
 80092ae:	40c1      	lsrs	r1, r0
 80092b0:	4081      	lsls	r1, r0
 80092b2:	2001      	movs	r0, #1
 80092b4:	428c      	cmp	r4, r1
 80092b6:	d104      	bne.n	80092c2 <__any_on+0x34>
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	18d3      	adds	r3, r2, r3
 80092bc:	4293      	cmp	r3, r2
 80092be:	d803      	bhi.n	80092c8 <__any_on+0x3a>
 80092c0:	2000      	movs	r0, #0
 80092c2:	bd10      	pop	{r4, pc}
 80092c4:	0003      	movs	r3, r0
 80092c6:	e7f7      	b.n	80092b8 <__any_on+0x2a>
 80092c8:	3b04      	subs	r3, #4
 80092ca:	6819      	ldr	r1, [r3, #0]
 80092cc:	2900      	cmp	r1, #0
 80092ce:	d0f5      	beq.n	80092bc <__any_on+0x2e>
 80092d0:	2001      	movs	r0, #1
 80092d2:	e7f6      	b.n	80092c2 <__any_on+0x34>

080092d4 <_calloc_r>:
 80092d4:	434a      	muls	r2, r1
 80092d6:	b570      	push	{r4, r5, r6, lr}
 80092d8:	0011      	movs	r1, r2
 80092da:	0015      	movs	r5, r2
 80092dc:	f000 f852 	bl	8009384 <_malloc_r>
 80092e0:	1e04      	subs	r4, r0, #0
 80092e2:	d003      	beq.n	80092ec <_calloc_r+0x18>
 80092e4:	002a      	movs	r2, r5
 80092e6:	2100      	movs	r1, #0
 80092e8:	f7fb feec 	bl	80050c4 <memset>
 80092ec:	0020      	movs	r0, r4
 80092ee:	bd70      	pop	{r4, r5, r6, pc}

080092f0 <_free_r>:
 80092f0:	b570      	push	{r4, r5, r6, lr}
 80092f2:	0005      	movs	r5, r0
 80092f4:	2900      	cmp	r1, #0
 80092f6:	d010      	beq.n	800931a <_free_r+0x2a>
 80092f8:	1f0c      	subs	r4, r1, #4
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	da00      	bge.n	8009302 <_free_r+0x12>
 8009300:	18e4      	adds	r4, r4, r3
 8009302:	0028      	movs	r0, r5
 8009304:	f000 fc82 	bl	8009c0c <__malloc_lock>
 8009308:	4a1d      	ldr	r2, [pc, #116]	; (8009380 <_free_r+0x90>)
 800930a:	6813      	ldr	r3, [r2, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d105      	bne.n	800931c <_free_r+0x2c>
 8009310:	6063      	str	r3, [r4, #4]
 8009312:	6014      	str	r4, [r2, #0]
 8009314:	0028      	movs	r0, r5
 8009316:	f000 fc81 	bl	8009c1c <__malloc_unlock>
 800931a:	bd70      	pop	{r4, r5, r6, pc}
 800931c:	42a3      	cmp	r3, r4
 800931e:	d908      	bls.n	8009332 <_free_r+0x42>
 8009320:	6821      	ldr	r1, [r4, #0]
 8009322:	1860      	adds	r0, r4, r1
 8009324:	4283      	cmp	r3, r0
 8009326:	d1f3      	bne.n	8009310 <_free_r+0x20>
 8009328:	6818      	ldr	r0, [r3, #0]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	1841      	adds	r1, r0, r1
 800932e:	6021      	str	r1, [r4, #0]
 8009330:	e7ee      	b.n	8009310 <_free_r+0x20>
 8009332:	001a      	movs	r2, r3
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d001      	beq.n	800933e <_free_r+0x4e>
 800933a:	42a3      	cmp	r3, r4
 800933c:	d9f9      	bls.n	8009332 <_free_r+0x42>
 800933e:	6811      	ldr	r1, [r2, #0]
 8009340:	1850      	adds	r0, r2, r1
 8009342:	42a0      	cmp	r0, r4
 8009344:	d10b      	bne.n	800935e <_free_r+0x6e>
 8009346:	6820      	ldr	r0, [r4, #0]
 8009348:	1809      	adds	r1, r1, r0
 800934a:	1850      	adds	r0, r2, r1
 800934c:	6011      	str	r1, [r2, #0]
 800934e:	4283      	cmp	r3, r0
 8009350:	d1e0      	bne.n	8009314 <_free_r+0x24>
 8009352:	6818      	ldr	r0, [r3, #0]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	1841      	adds	r1, r0, r1
 8009358:	6011      	str	r1, [r2, #0]
 800935a:	6053      	str	r3, [r2, #4]
 800935c:	e7da      	b.n	8009314 <_free_r+0x24>
 800935e:	42a0      	cmp	r0, r4
 8009360:	d902      	bls.n	8009368 <_free_r+0x78>
 8009362:	230c      	movs	r3, #12
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	e7d5      	b.n	8009314 <_free_r+0x24>
 8009368:	6821      	ldr	r1, [r4, #0]
 800936a:	1860      	adds	r0, r4, r1
 800936c:	4283      	cmp	r3, r0
 800936e:	d103      	bne.n	8009378 <_free_r+0x88>
 8009370:	6818      	ldr	r0, [r3, #0]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	1841      	adds	r1, r0, r1
 8009376:	6021      	str	r1, [r4, #0]
 8009378:	6063      	str	r3, [r4, #4]
 800937a:	6054      	str	r4, [r2, #4]
 800937c:	e7ca      	b.n	8009314 <_free_r+0x24>
 800937e:	46c0      	nop			; (mov r8, r8)
 8009380:	2000024c 	.word	0x2000024c

08009384 <_malloc_r>:
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	2303      	movs	r3, #3
 8009388:	1ccd      	adds	r5, r1, #3
 800938a:	439d      	bics	r5, r3
 800938c:	3508      	adds	r5, #8
 800938e:	0006      	movs	r6, r0
 8009390:	2d0c      	cmp	r5, #12
 8009392:	d21f      	bcs.n	80093d4 <_malloc_r+0x50>
 8009394:	250c      	movs	r5, #12
 8009396:	42a9      	cmp	r1, r5
 8009398:	d81e      	bhi.n	80093d8 <_malloc_r+0x54>
 800939a:	0030      	movs	r0, r6
 800939c:	f000 fc36 	bl	8009c0c <__malloc_lock>
 80093a0:	4925      	ldr	r1, [pc, #148]	; (8009438 <_malloc_r+0xb4>)
 80093a2:	680a      	ldr	r2, [r1, #0]
 80093a4:	0014      	movs	r4, r2
 80093a6:	2c00      	cmp	r4, #0
 80093a8:	d11a      	bne.n	80093e0 <_malloc_r+0x5c>
 80093aa:	4f24      	ldr	r7, [pc, #144]	; (800943c <_malloc_r+0xb8>)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d104      	bne.n	80093bc <_malloc_r+0x38>
 80093b2:	0021      	movs	r1, r4
 80093b4:	0030      	movs	r0, r6
 80093b6:	f000 fb0d 	bl	80099d4 <_sbrk_r>
 80093ba:	6038      	str	r0, [r7, #0]
 80093bc:	0029      	movs	r1, r5
 80093be:	0030      	movs	r0, r6
 80093c0:	f000 fb08 	bl	80099d4 <_sbrk_r>
 80093c4:	1c43      	adds	r3, r0, #1
 80093c6:	d12b      	bne.n	8009420 <_malloc_r+0x9c>
 80093c8:	230c      	movs	r3, #12
 80093ca:	0030      	movs	r0, r6
 80093cc:	6033      	str	r3, [r6, #0]
 80093ce:	f000 fc25 	bl	8009c1c <__malloc_unlock>
 80093d2:	e003      	b.n	80093dc <_malloc_r+0x58>
 80093d4:	2d00      	cmp	r5, #0
 80093d6:	dade      	bge.n	8009396 <_malloc_r+0x12>
 80093d8:	230c      	movs	r3, #12
 80093da:	6033      	str	r3, [r6, #0]
 80093dc:	2000      	movs	r0, #0
 80093de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	1b5b      	subs	r3, r3, r5
 80093e4:	d419      	bmi.n	800941a <_malloc_r+0x96>
 80093e6:	2b0b      	cmp	r3, #11
 80093e8:	d903      	bls.n	80093f2 <_malloc_r+0x6e>
 80093ea:	6023      	str	r3, [r4, #0]
 80093ec:	18e4      	adds	r4, r4, r3
 80093ee:	6025      	str	r5, [r4, #0]
 80093f0:	e003      	b.n	80093fa <_malloc_r+0x76>
 80093f2:	6863      	ldr	r3, [r4, #4]
 80093f4:	42a2      	cmp	r2, r4
 80093f6:	d10e      	bne.n	8009416 <_malloc_r+0x92>
 80093f8:	600b      	str	r3, [r1, #0]
 80093fa:	0030      	movs	r0, r6
 80093fc:	f000 fc0e 	bl	8009c1c <__malloc_unlock>
 8009400:	0020      	movs	r0, r4
 8009402:	2207      	movs	r2, #7
 8009404:	300b      	adds	r0, #11
 8009406:	1d23      	adds	r3, r4, #4
 8009408:	4390      	bics	r0, r2
 800940a:	1ac2      	subs	r2, r0, r3
 800940c:	4298      	cmp	r0, r3
 800940e:	d0e6      	beq.n	80093de <_malloc_r+0x5a>
 8009410:	1a1b      	subs	r3, r3, r0
 8009412:	50a3      	str	r3, [r4, r2]
 8009414:	e7e3      	b.n	80093de <_malloc_r+0x5a>
 8009416:	6053      	str	r3, [r2, #4]
 8009418:	e7ef      	b.n	80093fa <_malloc_r+0x76>
 800941a:	0022      	movs	r2, r4
 800941c:	6864      	ldr	r4, [r4, #4]
 800941e:	e7c2      	b.n	80093a6 <_malloc_r+0x22>
 8009420:	2303      	movs	r3, #3
 8009422:	1cc4      	adds	r4, r0, #3
 8009424:	439c      	bics	r4, r3
 8009426:	42a0      	cmp	r0, r4
 8009428:	d0e1      	beq.n	80093ee <_malloc_r+0x6a>
 800942a:	1a21      	subs	r1, r4, r0
 800942c:	0030      	movs	r0, r6
 800942e:	f000 fad1 	bl	80099d4 <_sbrk_r>
 8009432:	1c43      	adds	r3, r0, #1
 8009434:	d1db      	bne.n	80093ee <_malloc_r+0x6a>
 8009436:	e7c7      	b.n	80093c8 <_malloc_r+0x44>
 8009438:	2000024c 	.word	0x2000024c
 800943c:	20000250 	.word	0x20000250

08009440 <__ssputs_r>:
 8009440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009442:	688e      	ldr	r6, [r1, #8]
 8009444:	b085      	sub	sp, #20
 8009446:	0007      	movs	r7, r0
 8009448:	000c      	movs	r4, r1
 800944a:	9203      	str	r2, [sp, #12]
 800944c:	9301      	str	r3, [sp, #4]
 800944e:	429e      	cmp	r6, r3
 8009450:	d83c      	bhi.n	80094cc <__ssputs_r+0x8c>
 8009452:	2390      	movs	r3, #144	; 0x90
 8009454:	898a      	ldrh	r2, [r1, #12]
 8009456:	00db      	lsls	r3, r3, #3
 8009458:	421a      	tst	r2, r3
 800945a:	d034      	beq.n	80094c6 <__ssputs_r+0x86>
 800945c:	2503      	movs	r5, #3
 800945e:	6909      	ldr	r1, [r1, #16]
 8009460:	6823      	ldr	r3, [r4, #0]
 8009462:	1a5b      	subs	r3, r3, r1
 8009464:	9302      	str	r3, [sp, #8]
 8009466:	6963      	ldr	r3, [r4, #20]
 8009468:	9802      	ldr	r0, [sp, #8]
 800946a:	435d      	muls	r5, r3
 800946c:	0feb      	lsrs	r3, r5, #31
 800946e:	195d      	adds	r5, r3, r5
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	106d      	asrs	r5, r5, #1
 8009474:	3301      	adds	r3, #1
 8009476:	181b      	adds	r3, r3, r0
 8009478:	42ab      	cmp	r3, r5
 800947a:	d900      	bls.n	800947e <__ssputs_r+0x3e>
 800947c:	001d      	movs	r5, r3
 800947e:	0553      	lsls	r3, r2, #21
 8009480:	d532      	bpl.n	80094e8 <__ssputs_r+0xa8>
 8009482:	0029      	movs	r1, r5
 8009484:	0038      	movs	r0, r7
 8009486:	f7ff ff7d 	bl	8009384 <_malloc_r>
 800948a:	1e06      	subs	r6, r0, #0
 800948c:	d109      	bne.n	80094a2 <__ssputs_r+0x62>
 800948e:	230c      	movs	r3, #12
 8009490:	603b      	str	r3, [r7, #0]
 8009492:	2340      	movs	r3, #64	; 0x40
 8009494:	2001      	movs	r0, #1
 8009496:	89a2      	ldrh	r2, [r4, #12]
 8009498:	4240      	negs	r0, r0
 800949a:	4313      	orrs	r3, r2
 800949c:	81a3      	strh	r3, [r4, #12]
 800949e:	b005      	add	sp, #20
 80094a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094a2:	9a02      	ldr	r2, [sp, #8]
 80094a4:	6921      	ldr	r1, [r4, #16]
 80094a6:	f7ff fa42 	bl	800892e <memcpy>
 80094aa:	89a3      	ldrh	r3, [r4, #12]
 80094ac:	4a14      	ldr	r2, [pc, #80]	; (8009500 <__ssputs_r+0xc0>)
 80094ae:	401a      	ands	r2, r3
 80094b0:	2380      	movs	r3, #128	; 0x80
 80094b2:	4313      	orrs	r3, r2
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	9b02      	ldr	r3, [sp, #8]
 80094b8:	6126      	str	r6, [r4, #16]
 80094ba:	18f6      	adds	r6, r6, r3
 80094bc:	6026      	str	r6, [r4, #0]
 80094be:	6165      	str	r5, [r4, #20]
 80094c0:	9e01      	ldr	r6, [sp, #4]
 80094c2:	1aed      	subs	r5, r5, r3
 80094c4:	60a5      	str	r5, [r4, #8]
 80094c6:	9b01      	ldr	r3, [sp, #4]
 80094c8:	429e      	cmp	r6, r3
 80094ca:	d900      	bls.n	80094ce <__ssputs_r+0x8e>
 80094cc:	9e01      	ldr	r6, [sp, #4]
 80094ce:	0032      	movs	r2, r6
 80094d0:	9903      	ldr	r1, [sp, #12]
 80094d2:	6820      	ldr	r0, [r4, #0]
 80094d4:	f000 fb86 	bl	8009be4 <memmove>
 80094d8:	68a3      	ldr	r3, [r4, #8]
 80094da:	2000      	movs	r0, #0
 80094dc:	1b9b      	subs	r3, r3, r6
 80094de:	60a3      	str	r3, [r4, #8]
 80094e0:	6823      	ldr	r3, [r4, #0]
 80094e2:	199e      	adds	r6, r3, r6
 80094e4:	6026      	str	r6, [r4, #0]
 80094e6:	e7da      	b.n	800949e <__ssputs_r+0x5e>
 80094e8:	002a      	movs	r2, r5
 80094ea:	0038      	movs	r0, r7
 80094ec:	f000 fb9e 	bl	8009c2c <_realloc_r>
 80094f0:	1e06      	subs	r6, r0, #0
 80094f2:	d1e0      	bne.n	80094b6 <__ssputs_r+0x76>
 80094f4:	0038      	movs	r0, r7
 80094f6:	6921      	ldr	r1, [r4, #16]
 80094f8:	f7ff fefa 	bl	80092f0 <_free_r>
 80094fc:	e7c7      	b.n	800948e <__ssputs_r+0x4e>
 80094fe:	46c0      	nop			; (mov r8, r8)
 8009500:	fffffb7f 	.word	0xfffffb7f

08009504 <_svfiprintf_r>:
 8009504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009506:	b0a1      	sub	sp, #132	; 0x84
 8009508:	9003      	str	r0, [sp, #12]
 800950a:	001d      	movs	r5, r3
 800950c:	898b      	ldrh	r3, [r1, #12]
 800950e:	000f      	movs	r7, r1
 8009510:	0016      	movs	r6, r2
 8009512:	061b      	lsls	r3, r3, #24
 8009514:	d511      	bpl.n	800953a <_svfiprintf_r+0x36>
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10e      	bne.n	800953a <_svfiprintf_r+0x36>
 800951c:	2140      	movs	r1, #64	; 0x40
 800951e:	f7ff ff31 	bl	8009384 <_malloc_r>
 8009522:	6038      	str	r0, [r7, #0]
 8009524:	6138      	str	r0, [r7, #16]
 8009526:	2800      	cmp	r0, #0
 8009528:	d105      	bne.n	8009536 <_svfiprintf_r+0x32>
 800952a:	230c      	movs	r3, #12
 800952c:	9a03      	ldr	r2, [sp, #12]
 800952e:	3801      	subs	r0, #1
 8009530:	6013      	str	r3, [r2, #0]
 8009532:	b021      	add	sp, #132	; 0x84
 8009534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009536:	2340      	movs	r3, #64	; 0x40
 8009538:	617b      	str	r3, [r7, #20]
 800953a:	2300      	movs	r3, #0
 800953c:	ac08      	add	r4, sp, #32
 800953e:	6163      	str	r3, [r4, #20]
 8009540:	3320      	adds	r3, #32
 8009542:	7663      	strb	r3, [r4, #25]
 8009544:	3310      	adds	r3, #16
 8009546:	76a3      	strb	r3, [r4, #26]
 8009548:	9507      	str	r5, [sp, #28]
 800954a:	0035      	movs	r5, r6
 800954c:	782b      	ldrb	r3, [r5, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d001      	beq.n	8009556 <_svfiprintf_r+0x52>
 8009552:	2b25      	cmp	r3, #37	; 0x25
 8009554:	d147      	bne.n	80095e6 <_svfiprintf_r+0xe2>
 8009556:	1bab      	subs	r3, r5, r6
 8009558:	9305      	str	r3, [sp, #20]
 800955a:	42b5      	cmp	r5, r6
 800955c:	d00c      	beq.n	8009578 <_svfiprintf_r+0x74>
 800955e:	0032      	movs	r2, r6
 8009560:	0039      	movs	r1, r7
 8009562:	9803      	ldr	r0, [sp, #12]
 8009564:	f7ff ff6c 	bl	8009440 <__ssputs_r>
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d100      	bne.n	800956e <_svfiprintf_r+0x6a>
 800956c:	e0ae      	b.n	80096cc <_svfiprintf_r+0x1c8>
 800956e:	6962      	ldr	r2, [r4, #20]
 8009570:	9b05      	ldr	r3, [sp, #20]
 8009572:	4694      	mov	ip, r2
 8009574:	4463      	add	r3, ip
 8009576:	6163      	str	r3, [r4, #20]
 8009578:	782b      	ldrb	r3, [r5, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d100      	bne.n	8009580 <_svfiprintf_r+0x7c>
 800957e:	e0a5      	b.n	80096cc <_svfiprintf_r+0x1c8>
 8009580:	2201      	movs	r2, #1
 8009582:	2300      	movs	r3, #0
 8009584:	4252      	negs	r2, r2
 8009586:	6062      	str	r2, [r4, #4]
 8009588:	a904      	add	r1, sp, #16
 800958a:	3254      	adds	r2, #84	; 0x54
 800958c:	1852      	adds	r2, r2, r1
 800958e:	1c6e      	adds	r6, r5, #1
 8009590:	6023      	str	r3, [r4, #0]
 8009592:	60e3      	str	r3, [r4, #12]
 8009594:	60a3      	str	r3, [r4, #8]
 8009596:	7013      	strb	r3, [r2, #0]
 8009598:	65a3      	str	r3, [r4, #88]	; 0x58
 800959a:	2205      	movs	r2, #5
 800959c:	7831      	ldrb	r1, [r6, #0]
 800959e:	4854      	ldr	r0, [pc, #336]	; (80096f0 <_svfiprintf_r+0x1ec>)
 80095a0:	f7ff f9ba 	bl	8008918 <memchr>
 80095a4:	1c75      	adds	r5, r6, #1
 80095a6:	2800      	cmp	r0, #0
 80095a8:	d11f      	bne.n	80095ea <_svfiprintf_r+0xe6>
 80095aa:	6822      	ldr	r2, [r4, #0]
 80095ac:	06d3      	lsls	r3, r2, #27
 80095ae:	d504      	bpl.n	80095ba <_svfiprintf_r+0xb6>
 80095b0:	2353      	movs	r3, #83	; 0x53
 80095b2:	a904      	add	r1, sp, #16
 80095b4:	185b      	adds	r3, r3, r1
 80095b6:	2120      	movs	r1, #32
 80095b8:	7019      	strb	r1, [r3, #0]
 80095ba:	0713      	lsls	r3, r2, #28
 80095bc:	d504      	bpl.n	80095c8 <_svfiprintf_r+0xc4>
 80095be:	2353      	movs	r3, #83	; 0x53
 80095c0:	a904      	add	r1, sp, #16
 80095c2:	185b      	adds	r3, r3, r1
 80095c4:	212b      	movs	r1, #43	; 0x2b
 80095c6:	7019      	strb	r1, [r3, #0]
 80095c8:	7833      	ldrb	r3, [r6, #0]
 80095ca:	2b2a      	cmp	r3, #42	; 0x2a
 80095cc:	d016      	beq.n	80095fc <_svfiprintf_r+0xf8>
 80095ce:	0035      	movs	r5, r6
 80095d0:	2100      	movs	r1, #0
 80095d2:	200a      	movs	r0, #10
 80095d4:	68e3      	ldr	r3, [r4, #12]
 80095d6:	782a      	ldrb	r2, [r5, #0]
 80095d8:	1c6e      	adds	r6, r5, #1
 80095da:	3a30      	subs	r2, #48	; 0x30
 80095dc:	2a09      	cmp	r2, #9
 80095de:	d94e      	bls.n	800967e <_svfiprintf_r+0x17a>
 80095e0:	2900      	cmp	r1, #0
 80095e2:	d111      	bne.n	8009608 <_svfiprintf_r+0x104>
 80095e4:	e017      	b.n	8009616 <_svfiprintf_r+0x112>
 80095e6:	3501      	adds	r5, #1
 80095e8:	e7b0      	b.n	800954c <_svfiprintf_r+0x48>
 80095ea:	4b41      	ldr	r3, [pc, #260]	; (80096f0 <_svfiprintf_r+0x1ec>)
 80095ec:	6822      	ldr	r2, [r4, #0]
 80095ee:	1ac0      	subs	r0, r0, r3
 80095f0:	2301      	movs	r3, #1
 80095f2:	4083      	lsls	r3, r0
 80095f4:	4313      	orrs	r3, r2
 80095f6:	002e      	movs	r6, r5
 80095f8:	6023      	str	r3, [r4, #0]
 80095fa:	e7ce      	b.n	800959a <_svfiprintf_r+0x96>
 80095fc:	9b07      	ldr	r3, [sp, #28]
 80095fe:	1d19      	adds	r1, r3, #4
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	9107      	str	r1, [sp, #28]
 8009604:	2b00      	cmp	r3, #0
 8009606:	db01      	blt.n	800960c <_svfiprintf_r+0x108>
 8009608:	930b      	str	r3, [sp, #44]	; 0x2c
 800960a:	e004      	b.n	8009616 <_svfiprintf_r+0x112>
 800960c:	425b      	negs	r3, r3
 800960e:	60e3      	str	r3, [r4, #12]
 8009610:	2302      	movs	r3, #2
 8009612:	4313      	orrs	r3, r2
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	782b      	ldrb	r3, [r5, #0]
 8009618:	2b2e      	cmp	r3, #46	; 0x2e
 800961a:	d10a      	bne.n	8009632 <_svfiprintf_r+0x12e>
 800961c:	786b      	ldrb	r3, [r5, #1]
 800961e:	2b2a      	cmp	r3, #42	; 0x2a
 8009620:	d135      	bne.n	800968e <_svfiprintf_r+0x18a>
 8009622:	9b07      	ldr	r3, [sp, #28]
 8009624:	3502      	adds	r5, #2
 8009626:	1d1a      	adds	r2, r3, #4
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	9207      	str	r2, [sp, #28]
 800962c:	2b00      	cmp	r3, #0
 800962e:	db2b      	blt.n	8009688 <_svfiprintf_r+0x184>
 8009630:	9309      	str	r3, [sp, #36]	; 0x24
 8009632:	4e30      	ldr	r6, [pc, #192]	; (80096f4 <_svfiprintf_r+0x1f0>)
 8009634:	2203      	movs	r2, #3
 8009636:	0030      	movs	r0, r6
 8009638:	7829      	ldrb	r1, [r5, #0]
 800963a:	f7ff f96d 	bl	8008918 <memchr>
 800963e:	2800      	cmp	r0, #0
 8009640:	d006      	beq.n	8009650 <_svfiprintf_r+0x14c>
 8009642:	2340      	movs	r3, #64	; 0x40
 8009644:	1b80      	subs	r0, r0, r6
 8009646:	4083      	lsls	r3, r0
 8009648:	6822      	ldr	r2, [r4, #0]
 800964a:	3501      	adds	r5, #1
 800964c:	4313      	orrs	r3, r2
 800964e:	6023      	str	r3, [r4, #0]
 8009650:	7829      	ldrb	r1, [r5, #0]
 8009652:	2206      	movs	r2, #6
 8009654:	4828      	ldr	r0, [pc, #160]	; (80096f8 <_svfiprintf_r+0x1f4>)
 8009656:	1c6e      	adds	r6, r5, #1
 8009658:	7621      	strb	r1, [r4, #24]
 800965a:	f7ff f95d 	bl	8008918 <memchr>
 800965e:	2800      	cmp	r0, #0
 8009660:	d03c      	beq.n	80096dc <_svfiprintf_r+0x1d8>
 8009662:	4b26      	ldr	r3, [pc, #152]	; (80096fc <_svfiprintf_r+0x1f8>)
 8009664:	2b00      	cmp	r3, #0
 8009666:	d125      	bne.n	80096b4 <_svfiprintf_r+0x1b0>
 8009668:	2207      	movs	r2, #7
 800966a:	9b07      	ldr	r3, [sp, #28]
 800966c:	3307      	adds	r3, #7
 800966e:	4393      	bics	r3, r2
 8009670:	3308      	adds	r3, #8
 8009672:	9307      	str	r3, [sp, #28]
 8009674:	6963      	ldr	r3, [r4, #20]
 8009676:	9a04      	ldr	r2, [sp, #16]
 8009678:	189b      	adds	r3, r3, r2
 800967a:	6163      	str	r3, [r4, #20]
 800967c:	e765      	b.n	800954a <_svfiprintf_r+0x46>
 800967e:	4343      	muls	r3, r0
 8009680:	0035      	movs	r5, r6
 8009682:	2101      	movs	r1, #1
 8009684:	189b      	adds	r3, r3, r2
 8009686:	e7a6      	b.n	80095d6 <_svfiprintf_r+0xd2>
 8009688:	2301      	movs	r3, #1
 800968a:	425b      	negs	r3, r3
 800968c:	e7d0      	b.n	8009630 <_svfiprintf_r+0x12c>
 800968e:	2300      	movs	r3, #0
 8009690:	200a      	movs	r0, #10
 8009692:	001a      	movs	r2, r3
 8009694:	3501      	adds	r5, #1
 8009696:	6063      	str	r3, [r4, #4]
 8009698:	7829      	ldrb	r1, [r5, #0]
 800969a:	1c6e      	adds	r6, r5, #1
 800969c:	3930      	subs	r1, #48	; 0x30
 800969e:	2909      	cmp	r1, #9
 80096a0:	d903      	bls.n	80096aa <_svfiprintf_r+0x1a6>
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d0c5      	beq.n	8009632 <_svfiprintf_r+0x12e>
 80096a6:	9209      	str	r2, [sp, #36]	; 0x24
 80096a8:	e7c3      	b.n	8009632 <_svfiprintf_r+0x12e>
 80096aa:	4342      	muls	r2, r0
 80096ac:	0035      	movs	r5, r6
 80096ae:	2301      	movs	r3, #1
 80096b0:	1852      	adds	r2, r2, r1
 80096b2:	e7f1      	b.n	8009698 <_svfiprintf_r+0x194>
 80096b4:	ab07      	add	r3, sp, #28
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	003a      	movs	r2, r7
 80096ba:	0021      	movs	r1, r4
 80096bc:	4b10      	ldr	r3, [pc, #64]	; (8009700 <_svfiprintf_r+0x1fc>)
 80096be:	9803      	ldr	r0, [sp, #12]
 80096c0:	f7fb fdb2 	bl	8005228 <_printf_float>
 80096c4:	9004      	str	r0, [sp, #16]
 80096c6:	9b04      	ldr	r3, [sp, #16]
 80096c8:	3301      	adds	r3, #1
 80096ca:	d1d3      	bne.n	8009674 <_svfiprintf_r+0x170>
 80096cc:	89bb      	ldrh	r3, [r7, #12]
 80096ce:	980d      	ldr	r0, [sp, #52]	; 0x34
 80096d0:	065b      	lsls	r3, r3, #25
 80096d2:	d400      	bmi.n	80096d6 <_svfiprintf_r+0x1d2>
 80096d4:	e72d      	b.n	8009532 <_svfiprintf_r+0x2e>
 80096d6:	2001      	movs	r0, #1
 80096d8:	4240      	negs	r0, r0
 80096da:	e72a      	b.n	8009532 <_svfiprintf_r+0x2e>
 80096dc:	ab07      	add	r3, sp, #28
 80096de:	9300      	str	r3, [sp, #0]
 80096e0:	003a      	movs	r2, r7
 80096e2:	0021      	movs	r1, r4
 80096e4:	4b06      	ldr	r3, [pc, #24]	; (8009700 <_svfiprintf_r+0x1fc>)
 80096e6:	9803      	ldr	r0, [sp, #12]
 80096e8:	f7fc f85c 	bl	80057a4 <_printf_i>
 80096ec:	e7ea      	b.n	80096c4 <_svfiprintf_r+0x1c0>
 80096ee:	46c0      	nop			; (mov r8, r8)
 80096f0:	0800a2e4 	.word	0x0800a2e4
 80096f4:	0800a2ea 	.word	0x0800a2ea
 80096f8:	0800a2ee 	.word	0x0800a2ee
 80096fc:	08005229 	.word	0x08005229
 8009700:	08009441 	.word	0x08009441

08009704 <__sfputc_r>:
 8009704:	6893      	ldr	r3, [r2, #8]
 8009706:	b510      	push	{r4, lr}
 8009708:	3b01      	subs	r3, #1
 800970a:	6093      	str	r3, [r2, #8]
 800970c:	2b00      	cmp	r3, #0
 800970e:	da04      	bge.n	800971a <__sfputc_r+0x16>
 8009710:	6994      	ldr	r4, [r2, #24]
 8009712:	42a3      	cmp	r3, r4
 8009714:	db07      	blt.n	8009726 <__sfputc_r+0x22>
 8009716:	290a      	cmp	r1, #10
 8009718:	d005      	beq.n	8009726 <__sfputc_r+0x22>
 800971a:	6813      	ldr	r3, [r2, #0]
 800971c:	1c58      	adds	r0, r3, #1
 800971e:	6010      	str	r0, [r2, #0]
 8009720:	7019      	strb	r1, [r3, #0]
 8009722:	0008      	movs	r0, r1
 8009724:	bd10      	pop	{r4, pc}
 8009726:	f7fd fbaf 	bl	8006e88 <__swbuf_r>
 800972a:	0001      	movs	r1, r0
 800972c:	e7f9      	b.n	8009722 <__sfputc_r+0x1e>

0800972e <__sfputs_r>:
 800972e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009730:	0006      	movs	r6, r0
 8009732:	000f      	movs	r7, r1
 8009734:	0014      	movs	r4, r2
 8009736:	18d5      	adds	r5, r2, r3
 8009738:	42ac      	cmp	r4, r5
 800973a:	d101      	bne.n	8009740 <__sfputs_r+0x12>
 800973c:	2000      	movs	r0, #0
 800973e:	e007      	b.n	8009750 <__sfputs_r+0x22>
 8009740:	7821      	ldrb	r1, [r4, #0]
 8009742:	003a      	movs	r2, r7
 8009744:	0030      	movs	r0, r6
 8009746:	f7ff ffdd 	bl	8009704 <__sfputc_r>
 800974a:	3401      	adds	r4, #1
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d1f3      	bne.n	8009738 <__sfputs_r+0xa>
 8009750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009754 <_vfiprintf_r>:
 8009754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009756:	b0a1      	sub	sp, #132	; 0x84
 8009758:	0006      	movs	r6, r0
 800975a:	000c      	movs	r4, r1
 800975c:	001f      	movs	r7, r3
 800975e:	9203      	str	r2, [sp, #12]
 8009760:	2800      	cmp	r0, #0
 8009762:	d004      	beq.n	800976e <_vfiprintf_r+0x1a>
 8009764:	6983      	ldr	r3, [r0, #24]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d101      	bne.n	800976e <_vfiprintf_r+0x1a>
 800976a:	f7fe fc33 	bl	8007fd4 <__sinit>
 800976e:	4b8e      	ldr	r3, [pc, #568]	; (80099a8 <_vfiprintf_r+0x254>)
 8009770:	429c      	cmp	r4, r3
 8009772:	d11c      	bne.n	80097ae <_vfiprintf_r+0x5a>
 8009774:	6874      	ldr	r4, [r6, #4]
 8009776:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009778:	07db      	lsls	r3, r3, #31
 800977a:	d405      	bmi.n	8009788 <_vfiprintf_r+0x34>
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	059b      	lsls	r3, r3, #22
 8009780:	d402      	bmi.n	8009788 <_vfiprintf_r+0x34>
 8009782:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009784:	f7ff f83d 	bl	8008802 <__retarget_lock_acquire_recursive>
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	071b      	lsls	r3, r3, #28
 800978c:	d502      	bpl.n	8009794 <_vfiprintf_r+0x40>
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d11d      	bne.n	80097d0 <_vfiprintf_r+0x7c>
 8009794:	0021      	movs	r1, r4
 8009796:	0030      	movs	r0, r6
 8009798:	f7fd fbcc 	bl	8006f34 <__swsetup_r>
 800979c:	2800      	cmp	r0, #0
 800979e:	d017      	beq.n	80097d0 <_vfiprintf_r+0x7c>
 80097a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097a2:	07db      	lsls	r3, r3, #31
 80097a4:	d50d      	bpl.n	80097c2 <_vfiprintf_r+0x6e>
 80097a6:	2001      	movs	r0, #1
 80097a8:	4240      	negs	r0, r0
 80097aa:	b021      	add	sp, #132	; 0x84
 80097ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ae:	4b7f      	ldr	r3, [pc, #508]	; (80099ac <_vfiprintf_r+0x258>)
 80097b0:	429c      	cmp	r4, r3
 80097b2:	d101      	bne.n	80097b8 <_vfiprintf_r+0x64>
 80097b4:	68b4      	ldr	r4, [r6, #8]
 80097b6:	e7de      	b.n	8009776 <_vfiprintf_r+0x22>
 80097b8:	4b7d      	ldr	r3, [pc, #500]	; (80099b0 <_vfiprintf_r+0x25c>)
 80097ba:	429c      	cmp	r4, r3
 80097bc:	d1db      	bne.n	8009776 <_vfiprintf_r+0x22>
 80097be:	68f4      	ldr	r4, [r6, #12]
 80097c0:	e7d9      	b.n	8009776 <_vfiprintf_r+0x22>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	059b      	lsls	r3, r3, #22
 80097c6:	d4ee      	bmi.n	80097a6 <_vfiprintf_r+0x52>
 80097c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ca:	f7ff f81b 	bl	8008804 <__retarget_lock_release_recursive>
 80097ce:	e7ea      	b.n	80097a6 <_vfiprintf_r+0x52>
 80097d0:	2300      	movs	r3, #0
 80097d2:	ad08      	add	r5, sp, #32
 80097d4:	616b      	str	r3, [r5, #20]
 80097d6:	3320      	adds	r3, #32
 80097d8:	766b      	strb	r3, [r5, #25]
 80097da:	3310      	adds	r3, #16
 80097dc:	76ab      	strb	r3, [r5, #26]
 80097de:	9707      	str	r7, [sp, #28]
 80097e0:	9f03      	ldr	r7, [sp, #12]
 80097e2:	783b      	ldrb	r3, [r7, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d001      	beq.n	80097ec <_vfiprintf_r+0x98>
 80097e8:	2b25      	cmp	r3, #37	; 0x25
 80097ea:	d14e      	bne.n	800988a <_vfiprintf_r+0x136>
 80097ec:	9b03      	ldr	r3, [sp, #12]
 80097ee:	1afb      	subs	r3, r7, r3
 80097f0:	9305      	str	r3, [sp, #20]
 80097f2:	9b03      	ldr	r3, [sp, #12]
 80097f4:	429f      	cmp	r7, r3
 80097f6:	d00d      	beq.n	8009814 <_vfiprintf_r+0xc0>
 80097f8:	9b05      	ldr	r3, [sp, #20]
 80097fa:	0021      	movs	r1, r4
 80097fc:	0030      	movs	r0, r6
 80097fe:	9a03      	ldr	r2, [sp, #12]
 8009800:	f7ff ff95 	bl	800972e <__sfputs_r>
 8009804:	1c43      	adds	r3, r0, #1
 8009806:	d100      	bne.n	800980a <_vfiprintf_r+0xb6>
 8009808:	e0b5      	b.n	8009976 <_vfiprintf_r+0x222>
 800980a:	696a      	ldr	r2, [r5, #20]
 800980c:	9b05      	ldr	r3, [sp, #20]
 800980e:	4694      	mov	ip, r2
 8009810:	4463      	add	r3, ip
 8009812:	616b      	str	r3, [r5, #20]
 8009814:	783b      	ldrb	r3, [r7, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d100      	bne.n	800981c <_vfiprintf_r+0xc8>
 800981a:	e0ac      	b.n	8009976 <_vfiprintf_r+0x222>
 800981c:	2201      	movs	r2, #1
 800981e:	1c7b      	adds	r3, r7, #1
 8009820:	9303      	str	r3, [sp, #12]
 8009822:	2300      	movs	r3, #0
 8009824:	4252      	negs	r2, r2
 8009826:	606a      	str	r2, [r5, #4]
 8009828:	a904      	add	r1, sp, #16
 800982a:	3254      	adds	r2, #84	; 0x54
 800982c:	1852      	adds	r2, r2, r1
 800982e:	602b      	str	r3, [r5, #0]
 8009830:	60eb      	str	r3, [r5, #12]
 8009832:	60ab      	str	r3, [r5, #8]
 8009834:	7013      	strb	r3, [r2, #0]
 8009836:	65ab      	str	r3, [r5, #88]	; 0x58
 8009838:	9b03      	ldr	r3, [sp, #12]
 800983a:	2205      	movs	r2, #5
 800983c:	7819      	ldrb	r1, [r3, #0]
 800983e:	485d      	ldr	r0, [pc, #372]	; (80099b4 <_vfiprintf_r+0x260>)
 8009840:	f7ff f86a 	bl	8008918 <memchr>
 8009844:	9b03      	ldr	r3, [sp, #12]
 8009846:	1c5f      	adds	r7, r3, #1
 8009848:	2800      	cmp	r0, #0
 800984a:	d120      	bne.n	800988e <_vfiprintf_r+0x13a>
 800984c:	682a      	ldr	r2, [r5, #0]
 800984e:	06d3      	lsls	r3, r2, #27
 8009850:	d504      	bpl.n	800985c <_vfiprintf_r+0x108>
 8009852:	2353      	movs	r3, #83	; 0x53
 8009854:	a904      	add	r1, sp, #16
 8009856:	185b      	adds	r3, r3, r1
 8009858:	2120      	movs	r1, #32
 800985a:	7019      	strb	r1, [r3, #0]
 800985c:	0713      	lsls	r3, r2, #28
 800985e:	d504      	bpl.n	800986a <_vfiprintf_r+0x116>
 8009860:	2353      	movs	r3, #83	; 0x53
 8009862:	a904      	add	r1, sp, #16
 8009864:	185b      	adds	r3, r3, r1
 8009866:	212b      	movs	r1, #43	; 0x2b
 8009868:	7019      	strb	r1, [r3, #0]
 800986a:	9b03      	ldr	r3, [sp, #12]
 800986c:	781b      	ldrb	r3, [r3, #0]
 800986e:	2b2a      	cmp	r3, #42	; 0x2a
 8009870:	d016      	beq.n	80098a0 <_vfiprintf_r+0x14c>
 8009872:	2100      	movs	r1, #0
 8009874:	68eb      	ldr	r3, [r5, #12]
 8009876:	9f03      	ldr	r7, [sp, #12]
 8009878:	783a      	ldrb	r2, [r7, #0]
 800987a:	1c78      	adds	r0, r7, #1
 800987c:	3a30      	subs	r2, #48	; 0x30
 800987e:	4684      	mov	ip, r0
 8009880:	2a09      	cmp	r2, #9
 8009882:	d94f      	bls.n	8009924 <_vfiprintf_r+0x1d0>
 8009884:	2900      	cmp	r1, #0
 8009886:	d111      	bne.n	80098ac <_vfiprintf_r+0x158>
 8009888:	e017      	b.n	80098ba <_vfiprintf_r+0x166>
 800988a:	3701      	adds	r7, #1
 800988c:	e7a9      	b.n	80097e2 <_vfiprintf_r+0x8e>
 800988e:	4b49      	ldr	r3, [pc, #292]	; (80099b4 <_vfiprintf_r+0x260>)
 8009890:	682a      	ldr	r2, [r5, #0]
 8009892:	1ac0      	subs	r0, r0, r3
 8009894:	2301      	movs	r3, #1
 8009896:	4083      	lsls	r3, r0
 8009898:	4313      	orrs	r3, r2
 800989a:	602b      	str	r3, [r5, #0]
 800989c:	9703      	str	r7, [sp, #12]
 800989e:	e7cb      	b.n	8009838 <_vfiprintf_r+0xe4>
 80098a0:	9b07      	ldr	r3, [sp, #28]
 80098a2:	1d19      	adds	r1, r3, #4
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	9107      	str	r1, [sp, #28]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	db01      	blt.n	80098b0 <_vfiprintf_r+0x15c>
 80098ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80098ae:	e004      	b.n	80098ba <_vfiprintf_r+0x166>
 80098b0:	425b      	negs	r3, r3
 80098b2:	60eb      	str	r3, [r5, #12]
 80098b4:	2302      	movs	r3, #2
 80098b6:	4313      	orrs	r3, r2
 80098b8:	602b      	str	r3, [r5, #0]
 80098ba:	783b      	ldrb	r3, [r7, #0]
 80098bc:	2b2e      	cmp	r3, #46	; 0x2e
 80098be:	d10a      	bne.n	80098d6 <_vfiprintf_r+0x182>
 80098c0:	787b      	ldrb	r3, [r7, #1]
 80098c2:	2b2a      	cmp	r3, #42	; 0x2a
 80098c4:	d137      	bne.n	8009936 <_vfiprintf_r+0x1e2>
 80098c6:	9b07      	ldr	r3, [sp, #28]
 80098c8:	3702      	adds	r7, #2
 80098ca:	1d1a      	adds	r2, r3, #4
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	9207      	str	r2, [sp, #28]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	db2d      	blt.n	8009930 <_vfiprintf_r+0x1dc>
 80098d4:	9309      	str	r3, [sp, #36]	; 0x24
 80098d6:	2203      	movs	r2, #3
 80098d8:	7839      	ldrb	r1, [r7, #0]
 80098da:	4837      	ldr	r0, [pc, #220]	; (80099b8 <_vfiprintf_r+0x264>)
 80098dc:	f7ff f81c 	bl	8008918 <memchr>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	d007      	beq.n	80098f4 <_vfiprintf_r+0x1a0>
 80098e4:	4b34      	ldr	r3, [pc, #208]	; (80099b8 <_vfiprintf_r+0x264>)
 80098e6:	682a      	ldr	r2, [r5, #0]
 80098e8:	1ac0      	subs	r0, r0, r3
 80098ea:	2340      	movs	r3, #64	; 0x40
 80098ec:	4083      	lsls	r3, r0
 80098ee:	4313      	orrs	r3, r2
 80098f0:	3701      	adds	r7, #1
 80098f2:	602b      	str	r3, [r5, #0]
 80098f4:	7839      	ldrb	r1, [r7, #0]
 80098f6:	1c7b      	adds	r3, r7, #1
 80098f8:	2206      	movs	r2, #6
 80098fa:	4830      	ldr	r0, [pc, #192]	; (80099bc <_vfiprintf_r+0x268>)
 80098fc:	9303      	str	r3, [sp, #12]
 80098fe:	7629      	strb	r1, [r5, #24]
 8009900:	f7ff f80a 	bl	8008918 <memchr>
 8009904:	2800      	cmp	r0, #0
 8009906:	d045      	beq.n	8009994 <_vfiprintf_r+0x240>
 8009908:	4b2d      	ldr	r3, [pc, #180]	; (80099c0 <_vfiprintf_r+0x26c>)
 800990a:	2b00      	cmp	r3, #0
 800990c:	d127      	bne.n	800995e <_vfiprintf_r+0x20a>
 800990e:	2207      	movs	r2, #7
 8009910:	9b07      	ldr	r3, [sp, #28]
 8009912:	3307      	adds	r3, #7
 8009914:	4393      	bics	r3, r2
 8009916:	3308      	adds	r3, #8
 8009918:	9307      	str	r3, [sp, #28]
 800991a:	696b      	ldr	r3, [r5, #20]
 800991c:	9a04      	ldr	r2, [sp, #16]
 800991e:	189b      	adds	r3, r3, r2
 8009920:	616b      	str	r3, [r5, #20]
 8009922:	e75d      	b.n	80097e0 <_vfiprintf_r+0x8c>
 8009924:	210a      	movs	r1, #10
 8009926:	434b      	muls	r3, r1
 8009928:	4667      	mov	r7, ip
 800992a:	189b      	adds	r3, r3, r2
 800992c:	3909      	subs	r1, #9
 800992e:	e7a3      	b.n	8009878 <_vfiprintf_r+0x124>
 8009930:	2301      	movs	r3, #1
 8009932:	425b      	negs	r3, r3
 8009934:	e7ce      	b.n	80098d4 <_vfiprintf_r+0x180>
 8009936:	2300      	movs	r3, #0
 8009938:	001a      	movs	r2, r3
 800993a:	3701      	adds	r7, #1
 800993c:	606b      	str	r3, [r5, #4]
 800993e:	7839      	ldrb	r1, [r7, #0]
 8009940:	1c78      	adds	r0, r7, #1
 8009942:	3930      	subs	r1, #48	; 0x30
 8009944:	4684      	mov	ip, r0
 8009946:	2909      	cmp	r1, #9
 8009948:	d903      	bls.n	8009952 <_vfiprintf_r+0x1fe>
 800994a:	2b00      	cmp	r3, #0
 800994c:	d0c3      	beq.n	80098d6 <_vfiprintf_r+0x182>
 800994e:	9209      	str	r2, [sp, #36]	; 0x24
 8009950:	e7c1      	b.n	80098d6 <_vfiprintf_r+0x182>
 8009952:	230a      	movs	r3, #10
 8009954:	435a      	muls	r2, r3
 8009956:	4667      	mov	r7, ip
 8009958:	1852      	adds	r2, r2, r1
 800995a:	3b09      	subs	r3, #9
 800995c:	e7ef      	b.n	800993e <_vfiprintf_r+0x1ea>
 800995e:	ab07      	add	r3, sp, #28
 8009960:	9300      	str	r3, [sp, #0]
 8009962:	0022      	movs	r2, r4
 8009964:	0029      	movs	r1, r5
 8009966:	0030      	movs	r0, r6
 8009968:	4b16      	ldr	r3, [pc, #88]	; (80099c4 <_vfiprintf_r+0x270>)
 800996a:	f7fb fc5d 	bl	8005228 <_printf_float>
 800996e:	9004      	str	r0, [sp, #16]
 8009970:	9b04      	ldr	r3, [sp, #16]
 8009972:	3301      	adds	r3, #1
 8009974:	d1d1      	bne.n	800991a <_vfiprintf_r+0x1c6>
 8009976:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009978:	07db      	lsls	r3, r3, #31
 800997a:	d405      	bmi.n	8009988 <_vfiprintf_r+0x234>
 800997c:	89a3      	ldrh	r3, [r4, #12]
 800997e:	059b      	lsls	r3, r3, #22
 8009980:	d402      	bmi.n	8009988 <_vfiprintf_r+0x234>
 8009982:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009984:	f7fe ff3e 	bl	8008804 <__retarget_lock_release_recursive>
 8009988:	89a3      	ldrh	r3, [r4, #12]
 800998a:	065b      	lsls	r3, r3, #25
 800998c:	d500      	bpl.n	8009990 <_vfiprintf_r+0x23c>
 800998e:	e70a      	b.n	80097a6 <_vfiprintf_r+0x52>
 8009990:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009992:	e70a      	b.n	80097aa <_vfiprintf_r+0x56>
 8009994:	ab07      	add	r3, sp, #28
 8009996:	9300      	str	r3, [sp, #0]
 8009998:	0022      	movs	r2, r4
 800999a:	0029      	movs	r1, r5
 800999c:	0030      	movs	r0, r6
 800999e:	4b09      	ldr	r3, [pc, #36]	; (80099c4 <_vfiprintf_r+0x270>)
 80099a0:	f7fb ff00 	bl	80057a4 <_printf_i>
 80099a4:	e7e3      	b.n	800996e <_vfiprintf_r+0x21a>
 80099a6:	46c0      	nop			; (mov r8, r8)
 80099a8:	0800a0c8 	.word	0x0800a0c8
 80099ac:	0800a0e8 	.word	0x0800a0e8
 80099b0:	0800a0a8 	.word	0x0800a0a8
 80099b4:	0800a2e4 	.word	0x0800a2e4
 80099b8:	0800a2ea 	.word	0x0800a2ea
 80099bc:	0800a2ee 	.word	0x0800a2ee
 80099c0:	08005229 	.word	0x08005229
 80099c4:	0800972f 	.word	0x0800972f

080099c8 <nan>:
 80099c8:	2000      	movs	r0, #0
 80099ca:	4901      	ldr	r1, [pc, #4]	; (80099d0 <nan+0x8>)
 80099cc:	4770      	bx	lr
 80099ce:	46c0      	nop			; (mov r8, r8)
 80099d0:	7ff80000 	.word	0x7ff80000

080099d4 <_sbrk_r>:
 80099d4:	2300      	movs	r3, #0
 80099d6:	b570      	push	{r4, r5, r6, lr}
 80099d8:	4d06      	ldr	r5, [pc, #24]	; (80099f4 <_sbrk_r+0x20>)
 80099da:	0004      	movs	r4, r0
 80099dc:	0008      	movs	r0, r1
 80099de:	602b      	str	r3, [r5, #0]
 80099e0:	f7f9 f98e 	bl	8002d00 <_sbrk>
 80099e4:	1c43      	adds	r3, r0, #1
 80099e6:	d103      	bne.n	80099f0 <_sbrk_r+0x1c>
 80099e8:	682b      	ldr	r3, [r5, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d000      	beq.n	80099f0 <_sbrk_r+0x1c>
 80099ee:	6023      	str	r3, [r4, #0]
 80099f0:	bd70      	pop	{r4, r5, r6, pc}
 80099f2:	46c0      	nop			; (mov r8, r8)
 80099f4:	20000334 	.word	0x20000334

080099f8 <__sread>:
 80099f8:	b570      	push	{r4, r5, r6, lr}
 80099fa:	000c      	movs	r4, r1
 80099fc:	250e      	movs	r5, #14
 80099fe:	5f49      	ldrsh	r1, [r1, r5]
 8009a00:	f000 f93a 	bl	8009c78 <_read_r>
 8009a04:	2800      	cmp	r0, #0
 8009a06:	db03      	blt.n	8009a10 <__sread+0x18>
 8009a08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009a0a:	181b      	adds	r3, r3, r0
 8009a0c:	6563      	str	r3, [r4, #84]	; 0x54
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	4a02      	ldr	r2, [pc, #8]	; (8009a1c <__sread+0x24>)
 8009a14:	4013      	ands	r3, r2
 8009a16:	81a3      	strh	r3, [r4, #12]
 8009a18:	e7f9      	b.n	8009a0e <__sread+0x16>
 8009a1a:	46c0      	nop			; (mov r8, r8)
 8009a1c:	ffffefff 	.word	0xffffefff

08009a20 <__swrite>:
 8009a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a22:	001f      	movs	r7, r3
 8009a24:	898b      	ldrh	r3, [r1, #12]
 8009a26:	0005      	movs	r5, r0
 8009a28:	000c      	movs	r4, r1
 8009a2a:	0016      	movs	r6, r2
 8009a2c:	05db      	lsls	r3, r3, #23
 8009a2e:	d505      	bpl.n	8009a3c <__swrite+0x1c>
 8009a30:	230e      	movs	r3, #14
 8009a32:	5ec9      	ldrsh	r1, [r1, r3]
 8009a34:	2200      	movs	r2, #0
 8009a36:	2302      	movs	r3, #2
 8009a38:	f000 f8c0 	bl	8009bbc <_lseek_r>
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	4a05      	ldr	r2, [pc, #20]	; (8009a54 <__swrite+0x34>)
 8009a40:	0028      	movs	r0, r5
 8009a42:	4013      	ands	r3, r2
 8009a44:	81a3      	strh	r3, [r4, #12]
 8009a46:	0032      	movs	r2, r6
 8009a48:	230e      	movs	r3, #14
 8009a4a:	5ee1      	ldrsh	r1, [r4, r3]
 8009a4c:	003b      	movs	r3, r7
 8009a4e:	f000 f83d 	bl	8009acc <_write_r>
 8009a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a54:	ffffefff 	.word	0xffffefff

08009a58 <__sseek>:
 8009a58:	b570      	push	{r4, r5, r6, lr}
 8009a5a:	000c      	movs	r4, r1
 8009a5c:	250e      	movs	r5, #14
 8009a5e:	5f49      	ldrsh	r1, [r1, r5]
 8009a60:	f000 f8ac 	bl	8009bbc <_lseek_r>
 8009a64:	89a3      	ldrh	r3, [r4, #12]
 8009a66:	1c42      	adds	r2, r0, #1
 8009a68:	d103      	bne.n	8009a72 <__sseek+0x1a>
 8009a6a:	4a05      	ldr	r2, [pc, #20]	; (8009a80 <__sseek+0x28>)
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	81a3      	strh	r3, [r4, #12]
 8009a70:	bd70      	pop	{r4, r5, r6, pc}
 8009a72:	2280      	movs	r2, #128	; 0x80
 8009a74:	0152      	lsls	r2, r2, #5
 8009a76:	4313      	orrs	r3, r2
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	6560      	str	r0, [r4, #84]	; 0x54
 8009a7c:	e7f8      	b.n	8009a70 <__sseek+0x18>
 8009a7e:	46c0      	nop			; (mov r8, r8)
 8009a80:	ffffefff 	.word	0xffffefff

08009a84 <__sclose>:
 8009a84:	b510      	push	{r4, lr}
 8009a86:	230e      	movs	r3, #14
 8009a88:	5ec9      	ldrsh	r1, [r1, r3]
 8009a8a:	f000 f851 	bl	8009b30 <_close_r>
 8009a8e:	bd10      	pop	{r4, pc}

08009a90 <strncmp>:
 8009a90:	b530      	push	{r4, r5, lr}
 8009a92:	0005      	movs	r5, r0
 8009a94:	1e10      	subs	r0, r2, #0
 8009a96:	d00b      	beq.n	8009ab0 <strncmp+0x20>
 8009a98:	2400      	movs	r4, #0
 8009a9a:	3a01      	subs	r2, #1
 8009a9c:	5d2b      	ldrb	r3, [r5, r4]
 8009a9e:	5d08      	ldrb	r0, [r1, r4]
 8009aa0:	4283      	cmp	r3, r0
 8009aa2:	d104      	bne.n	8009aae <strncmp+0x1e>
 8009aa4:	4294      	cmp	r4, r2
 8009aa6:	d002      	beq.n	8009aae <strncmp+0x1e>
 8009aa8:	3401      	adds	r4, #1
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1f6      	bne.n	8009a9c <strncmp+0xc>
 8009aae:	1a18      	subs	r0, r3, r0
 8009ab0:	bd30      	pop	{r4, r5, pc}

08009ab2 <__ascii_wctomb>:
 8009ab2:	0003      	movs	r3, r0
 8009ab4:	1e08      	subs	r0, r1, #0
 8009ab6:	d005      	beq.n	8009ac4 <__ascii_wctomb+0x12>
 8009ab8:	2aff      	cmp	r2, #255	; 0xff
 8009aba:	d904      	bls.n	8009ac6 <__ascii_wctomb+0x14>
 8009abc:	228a      	movs	r2, #138	; 0x8a
 8009abe:	2001      	movs	r0, #1
 8009ac0:	601a      	str	r2, [r3, #0]
 8009ac2:	4240      	negs	r0, r0
 8009ac4:	4770      	bx	lr
 8009ac6:	2001      	movs	r0, #1
 8009ac8:	700a      	strb	r2, [r1, #0]
 8009aca:	e7fb      	b.n	8009ac4 <__ascii_wctomb+0x12>

08009acc <_write_r>:
 8009acc:	b570      	push	{r4, r5, r6, lr}
 8009ace:	0004      	movs	r4, r0
 8009ad0:	0008      	movs	r0, r1
 8009ad2:	0011      	movs	r1, r2
 8009ad4:	001a      	movs	r2, r3
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	4d05      	ldr	r5, [pc, #20]	; (8009af0 <_write_r+0x24>)
 8009ada:	602b      	str	r3, [r5, #0]
 8009adc:	f7f9 f8c8 	bl	8002c70 <_write>
 8009ae0:	1c43      	adds	r3, r0, #1
 8009ae2:	d103      	bne.n	8009aec <_write_r+0x20>
 8009ae4:	682b      	ldr	r3, [r5, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d000      	beq.n	8009aec <_write_r+0x20>
 8009aea:	6023      	str	r3, [r4, #0]
 8009aec:	bd70      	pop	{r4, r5, r6, pc}
 8009aee:	46c0      	nop			; (mov r8, r8)
 8009af0:	20000334 	.word	0x20000334

08009af4 <__assert_func>:
 8009af4:	b530      	push	{r4, r5, lr}
 8009af6:	0014      	movs	r4, r2
 8009af8:	001a      	movs	r2, r3
 8009afa:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <__assert_func+0x2c>)
 8009afc:	0005      	movs	r5, r0
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	b085      	sub	sp, #20
 8009b02:	68d8      	ldr	r0, [r3, #12]
 8009b04:	4b07      	ldr	r3, [pc, #28]	; (8009b24 <__assert_func+0x30>)
 8009b06:	2c00      	cmp	r4, #0
 8009b08:	d101      	bne.n	8009b0e <__assert_func+0x1a>
 8009b0a:	4b07      	ldr	r3, [pc, #28]	; (8009b28 <__assert_func+0x34>)
 8009b0c:	001c      	movs	r4, r3
 8009b0e:	9301      	str	r3, [sp, #4]
 8009b10:	9100      	str	r1, [sp, #0]
 8009b12:	002b      	movs	r3, r5
 8009b14:	4905      	ldr	r1, [pc, #20]	; (8009b2c <__assert_func+0x38>)
 8009b16:	9402      	str	r4, [sp, #8]
 8009b18:	f000 f81c 	bl	8009b54 <fiprintf>
 8009b1c:	f000 f8c0 	bl	8009ca0 <abort>
 8009b20:	2000000c 	.word	0x2000000c
 8009b24:	0800a2f5 	.word	0x0800a2f5
 8009b28:	0800a330 	.word	0x0800a330
 8009b2c:	0800a302 	.word	0x0800a302

08009b30 <_close_r>:
 8009b30:	2300      	movs	r3, #0
 8009b32:	b570      	push	{r4, r5, r6, lr}
 8009b34:	4d06      	ldr	r5, [pc, #24]	; (8009b50 <_close_r+0x20>)
 8009b36:	0004      	movs	r4, r0
 8009b38:	0008      	movs	r0, r1
 8009b3a:	602b      	str	r3, [r5, #0]
 8009b3c:	f7f9 f8b4 	bl	8002ca8 <_close>
 8009b40:	1c43      	adds	r3, r0, #1
 8009b42:	d103      	bne.n	8009b4c <_close_r+0x1c>
 8009b44:	682b      	ldr	r3, [r5, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d000      	beq.n	8009b4c <_close_r+0x1c>
 8009b4a:	6023      	str	r3, [r4, #0]
 8009b4c:	bd70      	pop	{r4, r5, r6, pc}
 8009b4e:	46c0      	nop			; (mov r8, r8)
 8009b50:	20000334 	.word	0x20000334

08009b54 <fiprintf>:
 8009b54:	b40e      	push	{r1, r2, r3}
 8009b56:	b503      	push	{r0, r1, lr}
 8009b58:	0001      	movs	r1, r0
 8009b5a:	ab03      	add	r3, sp, #12
 8009b5c:	4804      	ldr	r0, [pc, #16]	; (8009b70 <fiprintf+0x1c>)
 8009b5e:	cb04      	ldmia	r3!, {r2}
 8009b60:	6800      	ldr	r0, [r0, #0]
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	f7ff fdf6 	bl	8009754 <_vfiprintf_r>
 8009b68:	b002      	add	sp, #8
 8009b6a:	bc08      	pop	{r3}
 8009b6c:	b003      	add	sp, #12
 8009b6e:	4718      	bx	r3
 8009b70:	2000000c 	.word	0x2000000c

08009b74 <_fstat_r>:
 8009b74:	2300      	movs	r3, #0
 8009b76:	b570      	push	{r4, r5, r6, lr}
 8009b78:	4d06      	ldr	r5, [pc, #24]	; (8009b94 <_fstat_r+0x20>)
 8009b7a:	0004      	movs	r4, r0
 8009b7c:	0008      	movs	r0, r1
 8009b7e:	0011      	movs	r1, r2
 8009b80:	602b      	str	r3, [r5, #0]
 8009b82:	f7f9 f89b 	bl	8002cbc <_fstat>
 8009b86:	1c43      	adds	r3, r0, #1
 8009b88:	d103      	bne.n	8009b92 <_fstat_r+0x1e>
 8009b8a:	682b      	ldr	r3, [r5, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d000      	beq.n	8009b92 <_fstat_r+0x1e>
 8009b90:	6023      	str	r3, [r4, #0]
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	20000334 	.word	0x20000334

08009b98 <_isatty_r>:
 8009b98:	2300      	movs	r3, #0
 8009b9a:	b570      	push	{r4, r5, r6, lr}
 8009b9c:	4d06      	ldr	r5, [pc, #24]	; (8009bb8 <_isatty_r+0x20>)
 8009b9e:	0004      	movs	r4, r0
 8009ba0:	0008      	movs	r0, r1
 8009ba2:	602b      	str	r3, [r5, #0]
 8009ba4:	f7f9 f898 	bl	8002cd8 <_isatty>
 8009ba8:	1c43      	adds	r3, r0, #1
 8009baa:	d103      	bne.n	8009bb4 <_isatty_r+0x1c>
 8009bac:	682b      	ldr	r3, [r5, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d000      	beq.n	8009bb4 <_isatty_r+0x1c>
 8009bb2:	6023      	str	r3, [r4, #0]
 8009bb4:	bd70      	pop	{r4, r5, r6, pc}
 8009bb6:	46c0      	nop			; (mov r8, r8)
 8009bb8:	20000334 	.word	0x20000334

08009bbc <_lseek_r>:
 8009bbc:	b570      	push	{r4, r5, r6, lr}
 8009bbe:	0004      	movs	r4, r0
 8009bc0:	0008      	movs	r0, r1
 8009bc2:	0011      	movs	r1, r2
 8009bc4:	001a      	movs	r2, r3
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	4d05      	ldr	r5, [pc, #20]	; (8009be0 <_lseek_r+0x24>)
 8009bca:	602b      	str	r3, [r5, #0]
 8009bcc:	f7f9 f88d 	bl	8002cea <_lseek>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	d103      	bne.n	8009bdc <_lseek_r+0x20>
 8009bd4:	682b      	ldr	r3, [r5, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d000      	beq.n	8009bdc <_lseek_r+0x20>
 8009bda:	6023      	str	r3, [r4, #0]
 8009bdc:	bd70      	pop	{r4, r5, r6, pc}
 8009bde:	46c0      	nop			; (mov r8, r8)
 8009be0:	20000334 	.word	0x20000334

08009be4 <memmove>:
 8009be4:	b510      	push	{r4, lr}
 8009be6:	4288      	cmp	r0, r1
 8009be8:	d902      	bls.n	8009bf0 <memmove+0xc>
 8009bea:	188b      	adds	r3, r1, r2
 8009bec:	4298      	cmp	r0, r3
 8009bee:	d303      	bcc.n	8009bf8 <memmove+0x14>
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	e007      	b.n	8009c04 <memmove+0x20>
 8009bf4:	5c8b      	ldrb	r3, [r1, r2]
 8009bf6:	5483      	strb	r3, [r0, r2]
 8009bf8:	3a01      	subs	r2, #1
 8009bfa:	d2fb      	bcs.n	8009bf4 <memmove+0x10>
 8009bfc:	bd10      	pop	{r4, pc}
 8009bfe:	5ccc      	ldrb	r4, [r1, r3]
 8009c00:	54c4      	strb	r4, [r0, r3]
 8009c02:	3301      	adds	r3, #1
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d1fa      	bne.n	8009bfe <memmove+0x1a>
 8009c08:	e7f8      	b.n	8009bfc <memmove+0x18>
	...

08009c0c <__malloc_lock>:
 8009c0c:	b510      	push	{r4, lr}
 8009c0e:	4802      	ldr	r0, [pc, #8]	; (8009c18 <__malloc_lock+0xc>)
 8009c10:	f7fe fdf7 	bl	8008802 <__retarget_lock_acquire_recursive>
 8009c14:	bd10      	pop	{r4, pc}
 8009c16:	46c0      	nop			; (mov r8, r8)
 8009c18:	2000032c 	.word	0x2000032c

08009c1c <__malloc_unlock>:
 8009c1c:	b510      	push	{r4, lr}
 8009c1e:	4802      	ldr	r0, [pc, #8]	; (8009c28 <__malloc_unlock+0xc>)
 8009c20:	f7fe fdf0 	bl	8008804 <__retarget_lock_release_recursive>
 8009c24:	bd10      	pop	{r4, pc}
 8009c26:	46c0      	nop			; (mov r8, r8)
 8009c28:	2000032c 	.word	0x2000032c

08009c2c <_realloc_r>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	0007      	movs	r7, r0
 8009c30:	000d      	movs	r5, r1
 8009c32:	0016      	movs	r6, r2
 8009c34:	2900      	cmp	r1, #0
 8009c36:	d105      	bne.n	8009c44 <_realloc_r+0x18>
 8009c38:	0011      	movs	r1, r2
 8009c3a:	f7ff fba3 	bl	8009384 <_malloc_r>
 8009c3e:	0004      	movs	r4, r0
 8009c40:	0020      	movs	r0, r4
 8009c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c44:	2a00      	cmp	r2, #0
 8009c46:	d103      	bne.n	8009c50 <_realloc_r+0x24>
 8009c48:	f7ff fb52 	bl	80092f0 <_free_r>
 8009c4c:	0034      	movs	r4, r6
 8009c4e:	e7f7      	b.n	8009c40 <_realloc_r+0x14>
 8009c50:	f000 f82d 	bl	8009cae <_malloc_usable_size_r>
 8009c54:	002c      	movs	r4, r5
 8009c56:	42b0      	cmp	r0, r6
 8009c58:	d2f2      	bcs.n	8009c40 <_realloc_r+0x14>
 8009c5a:	0031      	movs	r1, r6
 8009c5c:	0038      	movs	r0, r7
 8009c5e:	f7ff fb91 	bl	8009384 <_malloc_r>
 8009c62:	1e04      	subs	r4, r0, #0
 8009c64:	d0ec      	beq.n	8009c40 <_realloc_r+0x14>
 8009c66:	0029      	movs	r1, r5
 8009c68:	0032      	movs	r2, r6
 8009c6a:	f7fe fe60 	bl	800892e <memcpy>
 8009c6e:	0029      	movs	r1, r5
 8009c70:	0038      	movs	r0, r7
 8009c72:	f7ff fb3d 	bl	80092f0 <_free_r>
 8009c76:	e7e3      	b.n	8009c40 <_realloc_r+0x14>

08009c78 <_read_r>:
 8009c78:	b570      	push	{r4, r5, r6, lr}
 8009c7a:	0004      	movs	r4, r0
 8009c7c:	0008      	movs	r0, r1
 8009c7e:	0011      	movs	r1, r2
 8009c80:	001a      	movs	r2, r3
 8009c82:	2300      	movs	r3, #0
 8009c84:	4d05      	ldr	r5, [pc, #20]	; (8009c9c <_read_r+0x24>)
 8009c86:	602b      	str	r3, [r5, #0]
 8009c88:	f7f8 ffd5 	bl	8002c36 <_read>
 8009c8c:	1c43      	adds	r3, r0, #1
 8009c8e:	d103      	bne.n	8009c98 <_read_r+0x20>
 8009c90:	682b      	ldr	r3, [r5, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d000      	beq.n	8009c98 <_read_r+0x20>
 8009c96:	6023      	str	r3, [r4, #0]
 8009c98:	bd70      	pop	{r4, r5, r6, pc}
 8009c9a:	46c0      	nop			; (mov r8, r8)
 8009c9c:	20000334 	.word	0x20000334

08009ca0 <abort>:
 8009ca0:	2006      	movs	r0, #6
 8009ca2:	b510      	push	{r4, lr}
 8009ca4:	f000 f836 	bl	8009d14 <raise>
 8009ca8:	2001      	movs	r0, #1
 8009caa:	f7f8 ffb8 	bl	8002c1e <_exit>

08009cae <_malloc_usable_size_r>:
 8009cae:	1f0b      	subs	r3, r1, #4
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	1f18      	subs	r0, r3, #4
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	da01      	bge.n	8009cbc <_malloc_usable_size_r+0xe>
 8009cb8:	580b      	ldr	r3, [r1, r0]
 8009cba:	18c0      	adds	r0, r0, r3
 8009cbc:	4770      	bx	lr

08009cbe <_raise_r>:
 8009cbe:	b570      	push	{r4, r5, r6, lr}
 8009cc0:	0004      	movs	r4, r0
 8009cc2:	000d      	movs	r5, r1
 8009cc4:	291f      	cmp	r1, #31
 8009cc6:	d904      	bls.n	8009cd2 <_raise_r+0x14>
 8009cc8:	2316      	movs	r3, #22
 8009cca:	6003      	str	r3, [r0, #0]
 8009ccc:	2001      	movs	r0, #1
 8009cce:	4240      	negs	r0, r0
 8009cd0:	bd70      	pop	{r4, r5, r6, pc}
 8009cd2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d004      	beq.n	8009ce2 <_raise_r+0x24>
 8009cd8:	008a      	lsls	r2, r1, #2
 8009cda:	189b      	adds	r3, r3, r2
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	2a00      	cmp	r2, #0
 8009ce0:	d108      	bne.n	8009cf4 <_raise_r+0x36>
 8009ce2:	0020      	movs	r0, r4
 8009ce4:	f000 f832 	bl	8009d4c <_getpid_r>
 8009ce8:	002a      	movs	r2, r5
 8009cea:	0001      	movs	r1, r0
 8009cec:	0020      	movs	r0, r4
 8009cee:	f000 f81b 	bl	8009d28 <_kill_r>
 8009cf2:	e7ed      	b.n	8009cd0 <_raise_r+0x12>
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	2a01      	cmp	r2, #1
 8009cf8:	d0ea      	beq.n	8009cd0 <_raise_r+0x12>
 8009cfa:	1c51      	adds	r1, r2, #1
 8009cfc:	d103      	bne.n	8009d06 <_raise_r+0x48>
 8009cfe:	2316      	movs	r3, #22
 8009d00:	3001      	adds	r0, #1
 8009d02:	6023      	str	r3, [r4, #0]
 8009d04:	e7e4      	b.n	8009cd0 <_raise_r+0x12>
 8009d06:	2400      	movs	r4, #0
 8009d08:	0028      	movs	r0, r5
 8009d0a:	601c      	str	r4, [r3, #0]
 8009d0c:	4790      	blx	r2
 8009d0e:	0020      	movs	r0, r4
 8009d10:	e7de      	b.n	8009cd0 <_raise_r+0x12>
	...

08009d14 <raise>:
 8009d14:	b510      	push	{r4, lr}
 8009d16:	4b03      	ldr	r3, [pc, #12]	; (8009d24 <raise+0x10>)
 8009d18:	0001      	movs	r1, r0
 8009d1a:	6818      	ldr	r0, [r3, #0]
 8009d1c:	f7ff ffcf 	bl	8009cbe <_raise_r>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	46c0      	nop			; (mov r8, r8)
 8009d24:	2000000c 	.word	0x2000000c

08009d28 <_kill_r>:
 8009d28:	2300      	movs	r3, #0
 8009d2a:	b570      	push	{r4, r5, r6, lr}
 8009d2c:	4d06      	ldr	r5, [pc, #24]	; (8009d48 <_kill_r+0x20>)
 8009d2e:	0004      	movs	r4, r0
 8009d30:	0008      	movs	r0, r1
 8009d32:	0011      	movs	r1, r2
 8009d34:	602b      	str	r3, [r5, #0]
 8009d36:	f7f8 ff62 	bl	8002bfe <_kill>
 8009d3a:	1c43      	adds	r3, r0, #1
 8009d3c:	d103      	bne.n	8009d46 <_kill_r+0x1e>
 8009d3e:	682b      	ldr	r3, [r5, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d000      	beq.n	8009d46 <_kill_r+0x1e>
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	bd70      	pop	{r4, r5, r6, pc}
 8009d48:	20000334 	.word	0x20000334

08009d4c <_getpid_r>:
 8009d4c:	b510      	push	{r4, lr}
 8009d4e:	f7f8 ff50 	bl	8002bf2 <_getpid>
 8009d52:	bd10      	pop	{r4, pc}

08009d54 <_init>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	46c0      	nop			; (mov r8, r8)
 8009d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5a:	bc08      	pop	{r3}
 8009d5c:	469e      	mov	lr, r3
 8009d5e:	4770      	bx	lr

08009d60 <_fini>:
 8009d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d62:	46c0      	nop			; (mov r8, r8)
 8009d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d66:	bc08      	pop	{r3}
 8009d68:	469e      	mov	lr, r3
 8009d6a:	4770      	bx	lr
