Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7679f09581c7470e985c81e06e01abc0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_distance_behav xil_defaultlib.tb_distance -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behave of entity xil_defaultlib.velocity [velocity_default]
Compiling architecture testbench of entity xil_defaultlib.tb_distance
Built simulation snapshot tb_distance_behav
