.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Poll_Timer_TimerUDB */
.set Poll_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Poll_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Poll_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Poll_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Poll_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Poll_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Poll_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Poll_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Poll_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Poll_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Poll_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Poll_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Poll_Timer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Fire_Timer_TimerHW */
.set Fire_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Fire_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Fire_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Fire_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Fire_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Fire_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Fire_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Fire_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Fire_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Fire_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Fire_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Fire_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Fire_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Fire_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Fire_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Fire_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
.set USBUART_1_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ord_int__INTC_MASK, 0x2000000
.set USBUART_1_ord_int__INTC_NUMBER, 25
.set USBUART_1_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_1_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_1_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Fire_Interrupt */
.set Fire_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Fire_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Fire_Interrupt__INTC_MASK, 0x20000
.set Fire_Interrupt__INTC_NUMBER, 17
.set Fire_Interrupt__INTC_PRIOR_NUM, 6
.set Fire_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Fire_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Fire_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_1_bI2C_UDB */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB04_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB04_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB04_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB04_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB04_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB04_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Mode_Interrupt */
.set Mode_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Mode_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Mode_Interrupt__INTC_MASK, 0x01
.set Mode_Interrupt__INTC_NUMBER, 0
.set Mode_Interrupt__INTC_PRIOR_NUM, 5
.set Mode_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Mode_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Mode_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Poll_Interrupt */
.set Poll_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Poll_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Poll_Interrupt__INTC_MASK, 0x02
.set Poll_Interrupt__INTC_NUMBER, 1
.set Poll_Interrupt__INTC_PRIOR_NUM, 6
.set Poll_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Poll_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Poll_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x08
.set USBUART_1_ep_1__INTC_NUMBER, 3
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x10
.set USBUART_1_ep_2__INTC_NUMBER, 4
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x20
.set USBUART_1_ep_3__INTC_NUMBER, 5
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VDAC8_x_viDAC8 */
.set VDAC8_x_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_x_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_x_viDAC8__D, CYREG_DAC3_D
.set VDAC8_x_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_x_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_x_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_x_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_x_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_x_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_x_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_x_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_x_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_x_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_x_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_x_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_x_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_x_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_x_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_x_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_x_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_x_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_x_viDAC8__TST, CYREG_DAC3_TST

/* VDAC8_y_viDAC8 */
.set VDAC8_y_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_y_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_y_viDAC8__D, CYREG_DAC2_D
.set VDAC8_y_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_y_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_y_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_y_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_y_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_y_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_y_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_y_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_y_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_y_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_y_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_y_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_y_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_y_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_y_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_y_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_y_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_y_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_y_viDAC8__TST, CYREG_DAC2_TST

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x04
.set I2C_1_I2C_IRQ__INTC_NUMBER, 2
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN

/* Opamp_x_ABuf */
.set Opamp_x_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_x_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_x_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_x_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_x_ABuf__PM_ACT_MSK, 0x02
.set Opamp_x_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_x_ABuf__PM_STBY_MSK, 0x02
.set Opamp_x_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_x_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_x_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_x_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_y_ABuf */
.set Opamp_y_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_y_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_y_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_y_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_y_ABuf__PM_ACT_MSK, 0x08
.set Opamp_y_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_y_ABuf__PM_STBY_MSK, 0x08
.set Opamp_y_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_y_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_y_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_y_ABuf__TR1, CYREG_OPAMP3_TR1

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* laser_state */
.set laser_state__0__MASK, 0x20
.set laser_state__0__PC, CYREG_PRT3_PC5
.set laser_state__0__PORT, 3
.set laser_state__0__SHIFT, 5
.set laser_state__AG, CYREG_PRT3_AG
.set laser_state__AMUX, CYREG_PRT3_AMUX
.set laser_state__BIE, CYREG_PRT3_BIE
.set laser_state__BIT_MASK, CYREG_PRT3_BIT_MASK
.set laser_state__BYP, CYREG_PRT3_BYP
.set laser_state__CTL, CYREG_PRT3_CTL
.set laser_state__DM0, CYREG_PRT3_DM0
.set laser_state__DM1, CYREG_PRT3_DM1
.set laser_state__DM2, CYREG_PRT3_DM2
.set laser_state__DR, CYREG_PRT3_DR
.set laser_state__INP_DIS, CYREG_PRT3_INP_DIS
.set laser_state__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set laser_state__LCD_EN, CYREG_PRT3_LCD_EN
.set laser_state__MASK, 0x20
.set laser_state__PORT, 3
.set laser_state__PRT, CYREG_PRT3_PRT
.set laser_state__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set laser_state__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set laser_state__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set laser_state__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set laser_state__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set laser_state__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set laser_state__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set laser_state__PS, CYREG_PRT3_PS
.set laser_state__SHIFT, 5
.set laser_state__SLW, CYREG_PRT3_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* Push_Switch */
.set Push_Switch__0__MASK, 0x80
.set Push_Switch__0__PC, CYREG_PRT0_PC7
.set Push_Switch__0__PORT, 0
.set Push_Switch__0__SHIFT, 7
.set Push_Switch__AG, CYREG_PRT0_AG
.set Push_Switch__AMUX, CYREG_PRT0_AMUX
.set Push_Switch__BIE, CYREG_PRT0_BIE
.set Push_Switch__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Push_Switch__BYP, CYREG_PRT0_BYP
.set Push_Switch__CTL, CYREG_PRT0_CTL
.set Push_Switch__DM0, CYREG_PRT0_DM0
.set Push_Switch__DM1, CYREG_PRT0_DM1
.set Push_Switch__DM2, CYREG_PRT0_DM2
.set Push_Switch__DR, CYREG_PRT0_DR
.set Push_Switch__INP_DIS, CYREG_PRT0_INP_DIS
.set Push_Switch__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Push_Switch__LCD_EN, CYREG_PRT0_LCD_EN
.set Push_Switch__MASK, 0x80
.set Push_Switch__PORT, 0
.set Push_Switch__PRT, CYREG_PRT0_PRT
.set Push_Switch__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Push_Switch__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Push_Switch__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Push_Switch__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Push_Switch__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Push_Switch__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Push_Switch__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Push_Switch__PS, CYREG_PRT0_PS
.set Push_Switch__SHIFT, 7
.set Push_Switch__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* RST_1 */
.set RST_1__0__MASK, 0x08
.set RST_1__0__PC, CYREG_PRT4_PC3
.set RST_1__0__PORT, 4
.set RST_1__0__SHIFT, 3
.set RST_1__AG, CYREG_PRT4_AG
.set RST_1__AMUX, CYREG_PRT4_AMUX
.set RST_1__BIE, CYREG_PRT4_BIE
.set RST_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RST_1__BYP, CYREG_PRT4_BYP
.set RST_1__CTL, CYREG_PRT4_CTL
.set RST_1__DM0, CYREG_PRT4_DM0
.set RST_1__DM1, CYREG_PRT4_DM1
.set RST_1__DM2, CYREG_PRT4_DM2
.set RST_1__DR, CYREG_PRT4_DR
.set RST_1__INP_DIS, CYREG_PRT4_INP_DIS
.set RST_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RST_1__LCD_EN, CYREG_PRT4_LCD_EN
.set RST_1__MASK, 0x08
.set RST_1__PORT, 4
.set RST_1__PRT, CYREG_PRT4_PRT
.set RST_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RST_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RST_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RST_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RST_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RST_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RST_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RST_1__PS, CYREG_PRT4_PS
.set RST_1__SHIFT, 3
.set RST_1__SLW, CYREG_PRT4_SLW

/* SCL_1 */
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT4_PC0
.set SCL_1__0__PORT, 4
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT4_AG
.set SCL_1__AMUX, CYREG_PRT4_AMUX
.set SCL_1__BIE, CYREG_PRT4_BIE
.set SCL_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SCL_1__BYP, CYREG_PRT4_BYP
.set SCL_1__CTL, CYREG_PRT4_CTL
.set SCL_1__DM0, CYREG_PRT4_DM0
.set SCL_1__DM1, CYREG_PRT4_DM1
.set SCL_1__DM2, CYREG_PRT4_DM2
.set SCL_1__DR, CYREG_PRT4_DR
.set SCL_1__INP_DIS, CYREG_PRT4_INP_DIS
.set SCL_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT4_LCD_EN
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 4
.set SCL_1__PRT, CYREG_PRT4_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SCL_1__PS, CYREG_PRT4_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SLW, CYREG_PRT4_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT4_PC1
.set SDA_1__0__PORT, 4
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT4_AG
.set SDA_1__AMUX, CYREG_PRT4_AMUX
.set SDA_1__BIE, CYREG_PRT4_BIE
.set SDA_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SDA_1__BYP, CYREG_PRT4_BYP
.set SDA_1__CTL, CYREG_PRT4_CTL
.set SDA_1__DM0, CYREG_PRT4_DM0
.set SDA_1__DM1, CYREG_PRT4_DM1
.set SDA_1__DM2, CYREG_PRT4_DM2
.set SDA_1__DR, CYREG_PRT4_DR
.set SDA_1__INP_DIS, CYREG_PRT4_INP_DIS
.set SDA_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT4_LCD_EN
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 4
.set SDA_1__PRT, CYREG_PRT4_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SDA_1__PS, CYREG_PRT4_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SLW, CYREG_PRT4_SLW

/* x_out */
.set x_out__0__MASK, 0x40
.set x_out__0__PC, CYREG_PRT3_PC6
.set x_out__0__PORT, 3
.set x_out__0__SHIFT, 6
.set x_out__AG, CYREG_PRT3_AG
.set x_out__AMUX, CYREG_PRT3_AMUX
.set x_out__BIE, CYREG_PRT3_BIE
.set x_out__BIT_MASK, CYREG_PRT3_BIT_MASK
.set x_out__BYP, CYREG_PRT3_BYP
.set x_out__CTL, CYREG_PRT3_CTL
.set x_out__DM0, CYREG_PRT3_DM0
.set x_out__DM1, CYREG_PRT3_DM1
.set x_out__DM2, CYREG_PRT3_DM2
.set x_out__DR, CYREG_PRT3_DR
.set x_out__INP_DIS, CYREG_PRT3_INP_DIS
.set x_out__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set x_out__LCD_EN, CYREG_PRT3_LCD_EN
.set x_out__MASK, 0x40
.set x_out__PORT, 3
.set x_out__PRT, CYREG_PRT3_PRT
.set x_out__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set x_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set x_out__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set x_out__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set x_out__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set x_out__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set x_out__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set x_out__PS, CYREG_PRT3_PS
.set x_out__SHIFT, 6
.set x_out__SLW, CYREG_PRT3_SLW

/* y_out */
.set y_out__0__MASK, 0x80
.set y_out__0__PC, CYREG_PRT3_PC7
.set y_out__0__PORT, 3
.set y_out__0__SHIFT, 7
.set y_out__AG, CYREG_PRT3_AG
.set y_out__AMUX, CYREG_PRT3_AMUX
.set y_out__BIE, CYREG_PRT3_BIE
.set y_out__BIT_MASK, CYREG_PRT3_BIT_MASK
.set y_out__BYP, CYREG_PRT3_BYP
.set y_out__CTL, CYREG_PRT3_CTL
.set y_out__DM0, CYREG_PRT3_DM0
.set y_out__DM1, CYREG_PRT3_DM1
.set y_out__DM2, CYREG_PRT3_DM2
.set y_out__DR, CYREG_PRT3_DR
.set y_out__INP_DIS, CYREG_PRT3_INP_DIS
.set y_out__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set y_out__LCD_EN, CYREG_PRT3_LCD_EN
.set y_out__MASK, 0x80
.set y_out__PORT, 3
.set y_out__PRT, CYREG_PRT3_PRT
.set y_out__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set y_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set y_out__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set y_out__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set y_out__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set y_out__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set y_out__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set y_out__PS, CYREG_PRT3_PS
.set y_out__SHIFT, 7
.set y_out__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
