[05/10 18:15:35      0s] 
[05/10 18:15:35      0s] Cadence Innovus(TM) Implementation System.
[05/10 18:15:35      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/10 18:15:35      0s] 
[05/10 18:15:35      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[05/10 18:15:35      0s] Options:	
[05/10 18:15:35      0s] Date:		Thu May 10 18:15:35 2018
[05/10 18:15:35      0s] Host:		enicsw08 (x86_64 w/Linux 2.6.32-696.6.3.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz 25600KB)
[05/10 18:15:35      0s] OS:		CentOS release 6.9 (Final)
[05/10 18:15:35      0s] 
[05/10 18:15:35      0s] License:
[05/10 18:15:35      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[05/10 18:15:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/10 18:15:44      8s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[05/10 18:15:44      8s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[05/10 18:15:44      8s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[05/10 18:15:44      8s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[05/10 18:15:44      8s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[05/10 18:15:44      8s] @(#)CDS: CPE v17.12-s076
[05/10 18:15:44      8s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[05/10 18:15:44      8s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[05/10 18:15:44      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/10 18:15:44      8s] @(#)CDS: RCDB 11.10
[05/10 18:15:44      8s] --- Running on enicsw08 (x86_64 w/Linux 2.6.32-696.6.3.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz 25600KB) ---
[05/10 18:15:44      8s] Create and set the environment variable TMPDIR to /tmp/732097.1.all.q/innovus_temp_50147_enicsw08_marinbh_tMddUW.

[05/10 18:15:44      8s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[05/10 18:15:44      9s] 
[05/10 18:15:44      9s] **INFO:  MMMC transition support version v31-84 
[05/10 18:15:44      9s] 
[05/10 18:15:44      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/10 18:15:44      9s] <CMD> suppressMessage ENCEXT-2799
[05/10 18:15:44      9s] <CMD> getVersion
[05/10 18:15:45      9s] <CMD> getDrawView
[05/10 18:15:45      9s] <CMD> loadWorkspace -name Physical
[05/10 18:15:45      9s] <CMD> win
[05/10 18:15:51      9s] <CMD> setDesignMode -process 65
[05/10 18:15:51      9s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/10 18:15:51      9s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[05/10 18:15:51      9s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/10 18:15:51      9s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/10 18:15:51      9s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/10 18:15:51      9s] Updating process node dependent CCOpt properties for the 65nm process node.
[05/10 18:15:51      9s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[05/10 18:15:51      9s] <CMD> set init_gnd_net gnd
[05/10 18:15:51      9s] <CMD> set init_pwr_net vdd
[05/10 18:15:51      9s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[05/10 18:15:51      9s] <CMD> set init_verilog ../../export/scm65.post_py.v
[05/10 18:15:51      9s] <CMD> set init_mmmc_file ../scm65.mmmc
[05/10 18:15:51      9s] <CMD> suppressMessage ENCLF-200
[05/10 18:15:51      9s] <CMD> suppressMessage TECHLIB-436
[05/10 18:15:51      9s] <CMD> suppressMessage TECHLIB-302
[05/10 18:15:51      9s] <CMD> suppressMessage ENCLF-58
[05/10 18:15:51      9s] <CMD> suppressMessage LEFPARS-2001
[05/10 18:15:51      9s] <CMD> suppressMessage ENCTS-282
[05/10 18:15:51      9s] <CMD> set init_design_uniquify 1
[05/10 18:15:51      9s] <CMD> init_design
[05/10 18:15:51      9s] #% Begin Load MMMC data ... (date=05/10 18:15:51, mem=464.6M)
[05/10 18:15:51      9s] #% End Load MMMC data ... (date=05/10 18:15:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=464.7M, current mem=464.7M)
[05/10 18:15:51      9s] 
[05/10 18:15:51      9s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[05/10 18:15:51      9s] 
[05/10 18:15:51      9s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[05/10 18:15:51      9s] Set DBUPerIGU to M2 pitch 400.
[05/10 18:15:51      9s] **WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
[05/10 18:15:51      9s] 
[05/10 18:15:51      9s] viaInitial starts at Thu May 10 18:15:51 2018
viaInitial ends at Thu May 10 18:15:51 2018
Loading view definition file from ../scm65.mmmc
[05/10 18:15:51      9s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[05/10 18:15:52     10s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313034)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313028)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313385)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313379)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313736)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313730)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314087)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314081)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314438)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314432)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314789)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314783)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315140)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315134)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315491)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315485)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315842)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315836)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023019)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023013)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/10 18:15:53     11s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[05/10 18:15:53     11s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[05/10 18:15:55     13s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[05/10 18:15:55     13s] *** End library_loading (cpu=0.06min, real=0.07min, mem=65.9M, fe_cpu=0.22min, fe_real=0.33min, fe_mem=532.2M) ***
[05/10 18:15:55     13s] #% Begin Load netlist data ... (date=05/10 18:15:55, mem=651.2M)
[05/10 18:15:55     13s] *** Begin netlist parsing (mem=532.2M) ***
[05/10 18:15:55     13s] Created 950 new cells from 2 timing libraries.
[05/10 18:15:55     13s] Reading netlist ...
[05/10 18:15:55     13s] Backslashed names will retain backslash and a trailing blank character.
[05/10 18:15:55     13s] Reading verilog netlist '../../export/scm65.post_py.v'
[05/10 18:15:55     13s] 
[05/10 18:15:55     13s] *** Memory Usage v#1 (Current mem = 532.176M, initial mem = 167.637M) ***
[05/10 18:15:55     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=532.2M) ***
[05/10 18:15:55     13s] #% End Load netlist data ... (date=05/10 18:15:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=651.2M, current mem=530.7M)
[05/10 18:15:55     13s] Top level cell is scm65.
[05/10 18:15:55     13s] Hooked 1900 DB cells to tlib cells.
[05/10 18:15:55     13s] 2 empty module found.
[05/10 18:15:55     13s] Starting recursive module instantiation check.
[05/10 18:15:55     13s] No recursion found.
[05/10 18:15:55     13s] Building hierarchical netlist for Cell scm65 ...
[05/10 18:15:55     13s] *** Netlist is NOT unique.
[05/10 18:15:55     13s] ** info: there are 1928 modules.
[05/10 18:15:55     13s] ** info: there are 1009 stdCell insts.
[05/10 18:15:55     13s] 
[05/10 18:15:55     13s] *** Memory Usage v#1 (Current mem = 579.898M, initial mem = 167.637M) ***
[05/10 18:15:55     13s] Set Default Net Delay as 1000 ps.
[05/10 18:15:55     13s] Set Default Net Load as 0.5 pF. 
[05/10 18:15:55     13s] Set Default Input Pin Transition as 0.1 ps.
[05/10 18:15:56     13s] Extraction setup Delayed 
[05/10 18:15:56     13s] *Info: initialize multi-corner CTS.
[05/10 18:15:56     13s] Reading timing constraints file '../scm65.sdc' ...
[05/10 18:15:56     14s] Current (total cpu=0:00:14.0, real=0:00:21.0, peak res=722.0M, current mem=722.0M)
[05/10 18:15:56     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[05/10 18:15:56     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=723.4M, current mem=723.4M)
[05/10 18:15:56     14s] Current (total cpu=0:00:14.0, real=0:00:21.0, peak res=723.4M, current mem=723.4M)
[05/10 18:15:56     14s] Creating Cell Server ...(0, 1, 1, 1)
[05/10 18:15:56     14s] Summary for sequential cells identification: 
[05/10 18:15:56     14s]   Identified SBFF number: 148
[05/10 18:15:56     14s]   Identified MBFF number: 0
[05/10 18:15:56     14s]   Identified SB Latch number: 0
[05/10 18:15:56     14s]   Identified MB Latch number: 0
[05/10 18:15:56     14s]   Not identified SBFF number: 0
[05/10 18:15:56     14s]   Not identified MBFF number: 0
[05/10 18:15:56     14s]   Not identified SB Latch number: 0
[05/10 18:15:56     14s]   Not identified MB Latch number: 0
[05/10 18:15:56     14s]   Number of sequential cells which are not FFs: 106
[05/10 18:15:56     14s] Total number of combinational cells: 687
[05/10 18:15:56     14s] Total number of sequential cells: 254
[05/10 18:15:56     14s] Total number of tristate cells: 9
[05/10 18:15:56     14s] Total number of level shifter cells: 0
[05/10 18:15:56     14s] Total number of power gating cells: 0
[05/10 18:15:56     14s] Total number of isolation cells: 0
[05/10 18:15:56     14s] Total number of power switch cells: 0
[05/10 18:15:56     14s] Total number of pulse generator cells: 0
[05/10 18:15:56     14s] Total number of always on buffers: 0
[05/10 18:15:56     14s] Total number of retention cells: 0
[05/10 18:15:56     14s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[05/10 18:15:56     14s] Total number of usable buffers: 56
[05/10 18:15:56     14s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[05/10 18:15:56     14s] Total number of unusable buffers: 20
[05/10 18:15:56     14s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[05/10 18:15:56     14s] Total number of usable inverters: 40
[05/10 18:15:56     14s] List of unusable inverters:
[05/10 18:15:56     14s] Total number of unusable inverters: 0
[05/10 18:15:56     14s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[05/10 18:15:56     14s] Total number of identified usable delay cells: 6
[05/10 18:15:56     14s] List of identified unusable delay cells:
[05/10 18:15:56     14s] Total number of identified unusable delay cells: 0
[05/10 18:15:56     14s] Creating Cell Server, finished. 
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] Deleting Cell Server ...
[05/10 18:15:56     14s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/10 18:15:56     14s] Type 'man IMPSYC-2' for more detail.
[05/10 18:15:56     14s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[05/10 18:15:56     14s] Extraction setup Started 
[05/10 18:15:56     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/10 18:15:56     14s] **WARN: (EMS-42):	Message (IMPEXT-6202) has been suppressed from output.
[05/10 18:15:56     14s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[05/10 18:15:56     14s] Cap table was created using Encounter 08.10-s372_1.
[05/10 18:15:56     14s] Process name: cln65lp_1p09m+alrdl_rcworst.
[05/10 18:15:56     14s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[05/10 18:15:56     14s] Cap table was created using Encounter 08.10-s372_1.
[05/10 18:15:56     14s] Process name: cln65lp_1p09m+alrdl_rcbest.
[05/10 18:15:56     14s] Importing multi-corner RC tables ... 
[05/10 18:15:56     14s] Summary of Active RC-Corners : 
[05/10 18:15:56     14s]  
[05/10 18:15:56     14s]  Analysis View: wc_analysis_view
[05/10 18:15:56     14s]     RC-Corner Name        : wc_rc_corner
[05/10 18:15:56     14s]     RC-Corner Index       : 0
[05/10 18:15:56     14s]     RC-Corner Temperature : 125 Celsius
[05/10 18:15:56     14s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[05/10 18:15:56     14s]     RC-Corner PreRoute Res Factor         : 1
[05/10 18:15:56     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/10 18:15:56     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[05/10 18:15:56     14s]  
[05/10 18:15:56     14s]  Analysis View: bc_analysis_view
[05/10 18:15:56     14s]     RC-Corner Name        : bc_rc_corner
[05/10 18:15:56     14s]     RC-Corner Index       : 1
[05/10 18:15:56     14s]     RC-Corner Temperature : -40 Celsius
[05/10 18:15:56     14s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[05/10 18:15:56     14s]     RC-Corner PreRoute Res Factor         : 1
[05/10 18:15:56     14s]     RC-Corner PreRoute Cap Factor         : 1
[05/10 18:15:56     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/10 18:15:56     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/10 18:15:56     14s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[05/10 18:15:56     14s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[05/10 18:15:56     14s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[05/10 18:15:56     14s] 
[05/10 18:15:56     14s] *** Summary of all messages that are not suppressed in this session:
[05/10 18:15:56     14s] Severity  ID               Count  Summary                                  
[05/10 18:15:56     14s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[05/10 18:15:56     14s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[05/10 18:15:56     14s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[05/10 18:15:56     14s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[05/10 18:15:56     14s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[05/10 18:15:56     14s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[05/10 18:15:56     14s] *** Message Summary: 5 warning(s), 28 error(s)
[05/10 18:15:56     14s] 
[05/10 18:16:00     14s] <CMD> floorPlan -site sc12_cln65lp -adjustToSite -s 79.8 43.2 0 0 0 0
[05/10 18:16:00     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_6 34.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_5 34.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_7 34.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_13 34.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_2 34.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_15 34.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_12 34.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_1 34.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_4 34.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_11 34.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_10 34.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_9 34.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_3 34.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_14 34.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_0 34.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_8 34.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_3 25.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_1 25.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_2 25.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_6 24.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/inv_out 25.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_0 25.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_14 24.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_13 24.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_15 24.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_5_0 25.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_12 24.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_4_0 25.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_7 24.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_7 25.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_10 24.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_6 25.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_5 24.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_1 24.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_4 25.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_4_1 25.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_0 24.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_9 24.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_8 24.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_11 24.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_3_3 25.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_3_1 25.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_3 24.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_4 24.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_1_2 24.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_3_0 25.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_3_2 25.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/read_mux/level_2_5 25.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_14 22.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_15 22.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_7 22.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/GDIN_reg 21.6 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_3 22.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_11 22.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_0 22.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_2 22.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_8 22.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_9 22.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_1 22.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_6 22.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_5 22.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_12 22.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_10 22.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_4 22.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_13 22.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_15 34.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_6 34.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_8 34.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_17 34.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_16 34.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_3 34.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_0 34.0 0.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_1 34.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_9 34.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_12 34.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_10 34.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_14 34.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_7 34.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_13 34.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_4 34.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_2 34.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_5 34.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_1/welltap_11 34.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_3 70.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_1 70.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_2 70.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_6 69.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/inv_out 70.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_0 70.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_14 69.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_13 69.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_15 69.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_5_0 70.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_12 69.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_4_0 70.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_7 69.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_7 70.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_10 69.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_6 70.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_5 69.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_1 69.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_4 70.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_4_1 70.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_0 69.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_9 69.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_8 69.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_11 69.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_3_3 70.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_3_1 70.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_3 69.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_4 69.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_1_2 69.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_3_0 70.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_3_2 70.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/read_mux/level_2_5 70.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_14 67.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_15 67.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_7 67.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/GDIN_reg 67.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_3 67.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_11 67.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_0 67.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_2 67.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_8 67.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_9 67.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_1 67.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_6 67.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_5 67.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_12 67.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_10 67.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_4 67.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_13 67.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_3 74.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_11 73.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_1 74.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_2 74.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_6 73.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/inv_out 74.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_0 74.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_13 73.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_4_1 74.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_5_0 74.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_12 73.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_4_0 74.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_7 73.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_7 74.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_10 73.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_6 74.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_5 73.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_1 73.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_4 74.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_15 73.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_0 73.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_9 73.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_8 73.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_14 73.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_3_3 74.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_3_1 74.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_3 73.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_4 73.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_1_2 73.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_3_0 74.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_3_2 74.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/read_mux/level_2_5 74.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_14 71.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_11 71.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_10 71.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_7 71.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/GDIN_reg 71.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_3 71.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_9 71.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_2 71.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_8 71.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_1 71.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_15 71.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_6 71.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_12 71.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_13 71.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_0 71.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_4 71.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_5 71.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance GWCLK_gate 38.4 2.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_6 16.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_5 16.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_7 16.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_13 16.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_2 16.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_15 16.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_12 16.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_1 16.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_4 16.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_11 16.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_10 16.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_9 16.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_3 16.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_14 16.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_0 16.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_8 16.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_6 61.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_5 61.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_7 61.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_13 61.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_2 61.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_15 61.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_12 61.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_1 61.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_4 61.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_11 61.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_10 61.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_9 61.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_3 61.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_14 61.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_0 61.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_8 61.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_15 0.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_6 0.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_8 0.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_17 0.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_16 0.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_3 0.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_0 0.0 0.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_1 0.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_9 0.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_12 0.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_10 0.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_14 0.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_7 0.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_13 0.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_4 0.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_2 0.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_5 0.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_0/welltap_11 0.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_3 7.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_1 7.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_2 7.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_6 6.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/inv_out 7.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_0 7.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_14 6.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_13 6.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_15 6.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_5_0 7.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_12 6.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_4_0 7.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_7 6.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_7 7.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_10 6.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_6 7.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_5 6.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_1 6.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_4 7.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_4_1 7.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_0 6.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_9 6.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_8 6.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_11 6.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_3_3 7.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_3_1 7.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_3 6.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_4 6.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_1_2 6.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_3_0 7.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_3_2 7.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/read_mux/level_2_5 7.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_14 4.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_15 4.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_7 4.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/GDIN_reg 4.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_3 4.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_11 4.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_0 4.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_2 4.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_8 4.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_9 4.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_1 4.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_6 4.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_5 4.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_12 4.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_10 4.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_4 4.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_13 4.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_3 57.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_11 56.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_1 57.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_2 57.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_6 56.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/inv_out 57.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_0 57.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_13 56.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_4_1 57.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_5_0 57.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_12 56.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_4_0 57.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_7 56.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_7 57.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_10 56.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_6 57.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_5 56.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_1 56.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_4 57.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_15 56.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_0 56.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_9 56.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_8 56.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_14 56.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_3_3 57.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_3_1 57.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_3 56.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_4 56.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_1_2 56.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_3_0 57.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_3_2 57.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/read_mux/level_2_5 57.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_14 53.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_11 53.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_10 53.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_7 53.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/GDIN_reg 53.8 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_3 53.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_9 53.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_2 53.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_8 53.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_1 53.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_15 53.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_6 53.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_12 53.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_13 53.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_0 53.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_4 53.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_5 53.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_3 15.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_1 15.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_2 15.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_6 14.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/inv_out 15.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_0 15.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_14 14.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_13 14.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_15 14.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_5_0 15.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_12 14.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_4_0 15.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_7 14.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_7 15.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_10 14.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_6 15.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_5 14.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_1 14.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_4 15.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_4_1 15.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_0 14.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_9 14.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_8 14.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_11 14.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_3_3 15.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_3_1 15.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_3 14.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_4 14.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_1_2 14.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_3_0 15.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_3_2 15.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/read_mux/level_2_5 15.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_14 12.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_15 12.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_7 12.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/GDIN_reg 12.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_3 12.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_11 12.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_0 12.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_2 12.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_8 12.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_9 12.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_1 12.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_6 12.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_5 12.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_12 12.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_10 12.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_4 12.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_13 12.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_3 33.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_1 33.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_2 33.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_6 32.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/inv_out 33.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_0 33.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_14 32.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_13 32.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_15 32.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_5_0 33.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_12 32.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_4_0 33.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_7 32.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_7 33.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_10 32.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_6 33.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_5 32.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_1 32.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_4 33.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_4_1 33.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_0 32.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_9 32.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_8 32.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_11 32.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_3_3 33.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_3_1 33.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_3 32.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_4 32.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_1_2 32.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_3_0 33.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_3_2 33.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/read_mux/level_2_5 33.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_14 30.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_15 30.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_7 30.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/GDIN_reg 29.6 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_3 30.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_11 30.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_0 30.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_2 30.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_8 30.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_9 30.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_1 30.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_6 30.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_5 30.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_12 30.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_10 30.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_4 30.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_13 30.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_3 49.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_11 48.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_1 49.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_2 49.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_6 48.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/inv_out 49.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_0 49.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_13 48.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_4_1 49.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_5_0 49.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_12 48.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_4_0 49.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_7 48.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_7 49.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_10 48.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_6 49.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_5 48.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_1 48.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_4 49.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_15 48.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_0 48.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_9 48.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_8 48.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_14 48.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_3_3 49.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_3_1 49.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_3 48.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_4 48.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_1_2 48.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_3_0 49.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_3_2 49.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/read_mux/level_2_5 49.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_14 45.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_11 45.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_10 45.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_7 45.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/GDIN_reg 45.8 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_3 45.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_9 45.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_2 45.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_8 45.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_1 45.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_15 45.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_6 45.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_12 45.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_13 45.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_0 45.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_4 45.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_5 45.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_7 38.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_11 38.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_12 38.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_14 41.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_1 36.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_3 38.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_15 41.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_13 36.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_14 38.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_12 41.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_3 41.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_11 41.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_8 36.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_5 38.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_0 38.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_6 36.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_7 36.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_5 41.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_13 41.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_4 38.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_10 38.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_8 41.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_7 41.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_1 41.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_5 36.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_0 41.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_9 41.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_2 38.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_15 38.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_6 41.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_2 36.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_11 36.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_15 36.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_10 41.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_12 36.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_6 38.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_9 38.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_9 36.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_0 36.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_8 38.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_13 38.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_3 36.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_4 41.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_14 36.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_1 38.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_4 36.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_2 41.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_10 36.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_3 78.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_1 78.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_2 78.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_6 77.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/inv_out 78.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_0 78.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_14 77.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_13 77.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_15 77.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_5_0 78.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_12 77.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_4_0 78.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_7 77.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_7 78.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_10 77.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_6 78.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_5 77.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_1 77.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_4 78.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_4_1 78.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_0 77.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_9 77.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_8 77.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_11 77.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_3_3 78.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_3_1 78.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_3 77.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_4 77.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_1_2 77.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_3_0 78.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_3_2 78.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/read_mux/level_2_5 78.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_14 75.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_15 75.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_7 75.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/GDIN_reg 75.0 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_3 75.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_11 75.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_0 75.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_2 75.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_8 75.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_9 75.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_1 75.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_6 75.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_5 75.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_12 75.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_10 75.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_4 75.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_13 75.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance GRCLK_gate 38.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance GDINCLK_gate 38.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_9 36.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_1 36.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_7 36.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_3 38.0 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_0 35.6 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/in_0_not 34.4 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/in_1_not 35.0 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_1 36.4 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_2 37.2 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_0 36.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_3 36.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_8 36.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_5 36.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_3 38.0 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_0 35.6 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/in_0_not 34.4 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/in_1_not 35.0 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_1 36.4 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_2 37.2 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_14 36.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_6 36.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_11 36.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_13 36.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_10 36.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_12 36.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_15 36.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_4 36.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance read_decoder/PostDec_2 36.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_3 53.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_1 53.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_2 53.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_6 52.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/inv_out 53.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_0 53.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_14 52.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_13 52.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_15 52.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_5_0 53.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_12 52.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_4_0 53.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_7 52.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_7 53.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_10 52.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_6 53.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_5 52.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_1 52.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_4 53.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_4_1 53.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_0 52.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_9 52.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_8 52.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_11 52.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_3_3 53.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_3_1 53.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_3 52.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_4 52.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_1_2 52.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_3_0 53.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_3_2 53.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/read_mux/level_2_5 53.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_14 49.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_15 49.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_7 49.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/GDIN_reg 49.4 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_3 49.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_11 49.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_0 49.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_2 49.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_8 49.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_9 49.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_1 49.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_6 49.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_5 49.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_12 49.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_10 49.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_4 49.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_13 49.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_3 66.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_11 65.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_1 66.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_2 66.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_6 65.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/inv_out 66.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_0 66.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_13 65.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_4_1 66.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_5_0 66.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_12 65.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_4_0 66.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_7 65.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_7 66.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_10 65.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_6 66.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_5 65.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_1 65.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_4 66.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_15 65.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_0 65.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_9 65.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_8 65.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_14 65.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_3_3 66.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_3_1 66.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_3 65.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_4 65.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_1_2 65.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_3_0 66.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_3_2 66.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/read_mux/level_2_5 66.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_14 63.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_11 63.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_10 63.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_7 63.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/GDIN_reg 63.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_3 63.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_9 63.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_2 63.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_8 63.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_1 63.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_15 63.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_6 63.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_12 63.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_13 63.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_0 63.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_4 63.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_5 63.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_3 21.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_11 20.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_1 21.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_2 21.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_6 20.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/inv_out 21.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_0 21.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_13 20.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_4_1 21.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_5_0 21.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_12 20.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_4_0 21.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_7 20.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_7 21.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_10 20.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_6 21.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_5 20.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_1 20.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_4 21.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_15 20.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_0 20.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_9 20.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_8 20.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_14 20.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_3_3 21.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_3_1 21.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_3 20.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_4 20.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_1_2 20.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_3_0 21.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_3_2 21.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/read_mux/level_2_5 21.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_14 18.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_11 18.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_10 18.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_7 18.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/GDIN_reg 18.0 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_3 18.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_9 18.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_2 18.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_8 18.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_1 18.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_15 18.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_6 18.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_12 18.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_13 18.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_0 18.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_4 18.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_5 18.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_6 44.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_5 44.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_7 44.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_13 44.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_2 44.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_15 44.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_12 44.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_1 44.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_4 44.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_11 44.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_10 44.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_9 44.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_3 44.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_14 44.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_0 44.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_8 44.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_15 79.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_6 79.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_8 79.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_17 79.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_16 79.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_3 79.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_0 79.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_1 79.4 2.4
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_9 79.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_12 79.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_10 79.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_14 79.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_7 79.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_13 79.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_4 79.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_2 79.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_5 79.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance welltap_strip_2/welltap_11 79.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_9 43.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_1 43.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_7 43.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_3 45.4 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_0 43.0 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/in_0_not 41.8 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/in_1_not 42.4 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_1 43.8 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_2 44.6 2.4 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_0 43.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_3 43.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_8 43.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_5 43.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_3 45.4 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_0 43.0 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/in_0_not 41.8 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/in_1_not 42.4 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_1 43.8 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_2 44.6 0.0 -placed
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_14 43.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_6 43.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_11 43.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_13 43.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_10 43.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_12 43.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_15 43.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_4 43.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance write_decoder/PostDec_2 43.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_3 29.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_11 28.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_1 29.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_2 29.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_6 28.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/inv_out 29.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_0 29.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_13 28.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_4_1 29.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_5_0 29.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_12 28.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_4_0 29.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_7 28.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_7 29.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_10 28.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_6 29.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_5 28.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_1 28.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_4 29.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_15 28.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_0 28.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_9 28.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_8 28.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_14 28.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_3_3 29.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_3_1 29.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_3 28.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_4 28.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_1_2 28.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_3_0 29.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_3_2 29.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/read_mux/level_2_5 29.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_14 26.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_11 26.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_10 26.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_7 26.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/GDIN_reg 26.0 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_3 26.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_9 26.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_2 26.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_8 26.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_1 26.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_15 26.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_6 26.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_12 26.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_13 26.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_0 26.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_4 26.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_5 26.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_3 3.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_11 2.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_1 3.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_2 3.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_6 2.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/inv_out 3.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_0 3.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_13 2.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_4_1 3.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_5_0 3.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_12 2.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_4_0 3.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_7 2.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_7 3.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_10 2.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_6 3.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_5 2.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_1 2.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_4 3.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_15 2.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_0 2.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_9 2.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_8 2.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_14 2.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_3_3 3.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_3_1 3.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_3 2.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_4 2.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_1_2 2.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_3_0 3.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_3_2 3.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/read_mux/level_2_5 3.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_14 0.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_11 0.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_10 0.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_7 0.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/GDIN_reg 0.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_3 0.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_9 0.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_2 0.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_8 0.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_1 0.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_15 0.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_6 0.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_12 0.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_13 0.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_0 0.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_4 0.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_5 0.4 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_3 61.0 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_1 61.0 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_2 61.0 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_6 60.2 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/inv_out 61.0 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_0 61.0 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_14 60.2 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_13 60.2 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_15 60.2 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_5_0 61.0 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_12 60.2 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_4_0 61.0 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_7 60.2 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_7 61.0 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_10 60.2 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_6 61.0 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_5 60.2 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_1 60.2 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_4 61.0 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_4_1 61.0 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_0 60.2 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_9 60.2 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_8 60.2 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_11 60.2 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_3_3 61.0 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_3_1 61.0 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_3 60.2 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_4 60.2 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_1_2 60.2 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_3_0 61.0 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_3_2 61.0 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/read_mux/level_2_5 61.0 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_14 57.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_15 57.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_7 57.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/GDIN_reg 57.4 2.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_3 57.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_11 57.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_0 57.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_2 57.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_8 57.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_9 57.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_1 57.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_6 57.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_5 57.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_12 57.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_10 57.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_4 57.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_13 57.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_3 11.6 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_11 10.8 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_1 11.6 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_2 11.6 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_6 10.8 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/inv_out 11.6 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_0 11.6 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_13 10.8 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_4_1 11.6 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_5_0 11.6 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_12 10.8 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_4_0 11.6 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_7 10.8 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_7 11.6 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_10 10.8 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_6 11.6 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_5 10.8 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_1 10.8 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_4 11.6 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_15 10.8 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_0 10.8 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_9 10.8 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_8 10.8 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_14 10.8 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_3_3 11.6 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_3_1 11.6 16.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_3 10.8 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_4 10.8 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_1_2 10.8 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_3_0 11.6 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_3_2 11.6 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/read_mux/level_2_5 11.6 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_14 8.4 38.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_11 8.4 31.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_10 8.4 28.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_7 8.4 21.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/GDIN_reg 8.4 0.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_3 8.4 12.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_9 8.4 26.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_2 8.4 9.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_8 8.4 24.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_1 8.4 7.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_15 8.4 40.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_6 8.4 19.2
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_12 8.4 33.6
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_13 8.4 36.0
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_0 8.4 4.8
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_4 8.4 14.4
[05/10 18:16:00     14s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_5 8.4 16.8
[05/10 18:16:00     14s] <CMD> editPin -pin CLK -layer 2 -side BOTTOM -assign 40.5 4.8 -snap TRACK -fixOverlap
[05/10 18:16:00     14s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     14s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.5 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[0]} -layer 2 -side BOTTOM -assign 3.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[10]} -layer 2 -side BOTTOM -assign 57.3 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[11]} -layer 2 -side BOTTOM -assign 60.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[12]} -layer 2 -side BOTTOM -assign 66.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[13]} -layer 2 -side BOTTOM -assign 70.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[14]} -layer 2 -side BOTTOM -assign 74.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[15]} -layer 2 -side BOTTOM -assign 78.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[1]} -layer 2 -side BOTTOM -assign 7.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[2]} -layer 2 -side BOTTOM -assign 11.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[3]} -layer 2 -side BOTTOM -assign 15.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[4]} -layer 2 -side BOTTOM -assign 21.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[5]} -layer 2 -side BOTTOM -assign 25.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[6]} -layer 2 -side BOTTOM -assign 29.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[7]} -layer 2 -side BOTTOM -assign 33.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[8]} -layer 2 -side BOTTOM -assign 49.3 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DIN[9]} -layer 2 -side BOTTOM -assign 52.9 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[0]} -layer 2 -side TOP -assign 4.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[10]} -layer 2 -side TOP -assign 57.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[11]} -layer 2 -side TOP -assign 61.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[12]} -layer 2 -side TOP -assign 67.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[13]} -layer 2 -side TOP -assign 71.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[14]} -layer 2 -side TOP -assign 75.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[15]} -layer 2 -side TOP -assign 79.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[1]} -layer 2 -side TOP -assign 8.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[2]} -layer 2 -side TOP -assign 12.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[3]} -layer 2 -side TOP -assign 16.1 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[4]} -layer 2 -side TOP -assign 21.7 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[5]} -layer 2 -side TOP -assign 25.7 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[6]} -layer 2 -side TOP -assign 29.7 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[7]} -layer 2 -side TOP -assign 33.7 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[8]} -layer 2 -side TOP -assign 49.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {DOUT[9]} -layer 2 -side TOP -assign 53.5 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {RADDR[0]} -layer 2 -side BOTTOM -assign 36.2 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 800.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {RADDR[1]} -layer 2 -side BOTTOM -assign 36.6 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {RADDR[2]} -layer 2 -side BOTTOM -assign 37.0 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {RADDR[3]} -layer 2 -side BOTTOM -assign 37.4 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin RE -layer 2 -side BOTTOM -assign 37.8 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin SE -layer 2 -side TOP -assign 40.5 4.8 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {WADDR[0]} -layer 2 -side BOTTOM -assign 43.6 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {WADDR[1]} -layer 2 -side BOTTOM -assign 44.0 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {WADDR[2]} -layer 2 -side BOTTOM -assign 44.4 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin {WADDR[3]} -layer 2 -side BOTTOM -assign 44.8 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:00     15s] <CMD> editPin -pin WE -layer 2 -side BOTTOM -assign 38.8 0.0 -snap TRACK -fixOverlap
[05/10 18:16:00     15s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[05/10 18:16:00     15s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[05/10 18:16:00     15s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.7M).
[05/10 18:16:02     15s] <CMD> fit
[05/10 18:16:07     15s] <CMD> fit
[05/10 18:16:27     16s] <CMD> fit
[05/10 18:16:34     16s] <CMD> sroute -connect { corePin } -nets { vdd gnd } -layerChangeRange { M1(1) AP(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(8) } -allowLayerChange 1 -targetViaLayerRange { M1(1) AP(8) }
[05/10 18:16:34     16s] #% Begin sroute (date=05/10 18:16:34, mem=837.2M)
[05/10 18:16:34     16s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/10 18:16:34     16s] *** Begin SPECIAL ROUTE on Thu May 10 18:16:34 2018 ***
[05/10 18:16:34     16s] SPECIAL ROUTE ran on directory: /project/test_project/users/marinbh/ws/scm_compiler/innovus/workspace
[05/10 18:16:34     16s] SPECIAL ROUTE ran on machine: enicsw08 (Linux 2.6.32-696.6.3.el6.x86_64 Xeon 3.20Ghz)
[05/10 18:16:34     16s] 
[05/10 18:16:34     16s] Begin option processing ...
[05/10 18:16:34     16s] srouteConnectPowerBump set to false
[05/10 18:16:34     16s] routeSelectNet set to "vdd gnd"
[05/10 18:16:34     16s] routeSpecial set to true
[05/10 18:16:34     16s] srouteBottomLayerLimit set to 1
[05/10 18:16:34     16s] srouteBottomTargetLayerLimit set to 1
[05/10 18:16:34     16s] srouteConnectBlockPin set to false
[05/10 18:16:34     16s] srouteConnectConverterPin set to false
[05/10 18:16:34     16s] srouteConnectPadPin set to false
[05/10 18:16:34     16s] srouteConnectStripe set to false
[05/10 18:16:34     16s] srouteCrossoverViaBottomLayer set to 1
[05/10 18:16:34     16s] srouteCrossoverViaTopLayer set to 10
[05/10 18:16:34     16s] srouteFollowCorePinEnd set to 3
[05/10 18:16:34     16s] srouteFollowPadPin set to false
[05/10 18:16:34     16s] srouteJogControl set to "preferWithChanges differentLayer"
[05/10 18:16:34     16s] sroutePadPinAllPorts set to true
[05/10 18:16:34     16s] sroutePreserveExistingRoutes set to true
[05/10 18:16:34     16s] srouteRoutePowerBarPortOnBothDir set to true
[05/10 18:16:34     16s] srouteStopBlockPin set to "nearestTarget"
[05/10 18:16:34     16s] srouteTopLayerLimit set to 10
[05/10 18:16:34     16s] srouteTopTargetLayerLimit set to 10
[05/10 18:16:34     16s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1627.00 megs.
[05/10 18:16:34     16s] 
[05/10 18:16:34     16s] Reading DB technology information...
[05/10 18:16:35     16s] Finished reading DB technology information.
[05/10 18:16:35     16s] Reading floorplan and netlist information...
[05/10 18:16:35     16s] Finished reading floorplan and netlist information.
[05/10 18:16:35     16s] **WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
[05/10 18:16:35     16s] Read in 20 layers, 10 routing layers, 1 overlap layer
[05/10 18:16:35     16s] Read in 1917 macros, 10 used
[05/10 18:16:35     16s] Read in 1009 components
[05/10 18:16:35     16s]   1009 core components: 0 unplaced, 24 placed, 985 fixed
[05/10 18:16:35     16s] Read in 44 physical pins
[05/10 18:16:35     16s]   44 physical pins: 0 unplaced, 44 placed, 0 fixed
[05/10 18:16:35     16s] Read in 44 nets
[05/10 18:16:35     16s] Read in 2 special nets
[05/10 18:16:35     16s] Read in 44 terminals
[05/10 18:16:35     16s] 2 nets selected.
[05/10 18:16:35     16s] 
[05/10 18:16:35     16s] Begin power routing ...
[05/10 18:16:35     16s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[05/10 18:16:35     16s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/10 18:16:35     16s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[05/10 18:16:35     16s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[05/10 18:16:35     16s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[05/10 18:16:35     16s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/10 18:16:35     16s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[05/10 18:16:35     16s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/10 18:16:35     16s] CPU time for FollowPin 0 seconds
[05/10 18:16:35     16s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[05/10 18:16:35     16s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/10 18:16:35     16s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[05/10 18:16:35     16s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[05/10 18:16:35     16s] CPU time for FollowPin 0 seconds
[05/10 18:16:35     16s]   Number of Core ports routed: 0
[05/10 18:16:35     16s]   Number of Followpin connections: 19
[05/10 18:16:35     16s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1653.00 megs.
[05/10 18:16:35     16s] 
[05/10 18:16:35     16s] 
[05/10 18:16:35     16s] 
[05/10 18:16:35     16s]  Begin updating DB with routing results ...
[05/10 18:16:35     16s]  Updating DB with 44 io pins ...
[05/10 18:16:35     16s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/10 18:16:35     16s] Pin and blockage extraction finished
[05/10 18:16:35     16s] 
[05/10 18:16:35     16s] sroute created 19 wires.
[05/10 18:16:35     16s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/10 18:16:35     16s] +--------+----------------+----------------+
[05/10 18:16:35     16s] |  Layer |     Created    |     Deleted    |
[05/10 18:16:35     16s] +--------+----------------+----------------+
[05/10 18:16:35     16s] |   M1   |       19       |       NA       |
[05/10 18:16:35     16s] +--------+----------------+----------------+
[05/10 18:16:35     16s] #% End sroute (date=05/10 18:16:35, total cpu=0:00:00.3, real=0:00:01.0, peak res=862.8M, current mem=862.8M)
[05/10 18:16:37     16s] <CMD> refinePlace
[05/10 18:16:37     16s] #spOpts: N=65 
[05/10 18:16:37     16s] Core basic site is sc12_cln65lp
[05/10 18:16:37     16s] Estimated cell power/ground rail width = 0.300 um
[05/10 18:16:37     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/10 18:16:37     16s] Mark StBox On SiteArr starts
[05/10 18:16:37     16s] Mark StBox On SiteArr ends
[05/10 18:16:37     16s] spiAuditVddOnBottomForRows for llg="default" starts
[05/10 18:16:37     16s] spiAuditVddOnBottomForRows ends
[05/10 18:16:37     16s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=840.6MB).
[05/10 18:16:37     16s] *** Starting refinePlace (0:00:16.9 mem=840.6M) ***
[05/10 18:16:37     16s] Total net bbox length = 6.567e+03 (3.547e+03 3.020e+03) (ext = 9.759e+01)
[05/10 18:16:37     16s] Starting refinePlace ...
[05/10 18:16:37     16s] default core: bins with density >  0.75 =    0 % ( 0 / 8 )
[05/10 18:16:37     16s] Density distribution unevenness ratio = 0.000%
[05/10 18:16:37     16s]   Spread Effort: high, standalone mode, useDDP on.
[05/10 18:16:37     16s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=840.6MB) @(0:00:16.9 - 0:00:17.0).
[05/10 18:16:37     16s] Move report: preRPlace moves 13 insts, mean move: 0.95 um, max move: 2.80 um
[05/10 18:16:37     16s] 	Max move on inst (read_decoder/PreDec_1/in_1_not): (35.00, 2.40) --> (34.60, 0.00)
[05/10 18:16:37     16s] 	Length: 3 sites, height: 1 rows, site name: sc12_cln65lp, cell type: INV_X1B_A12TR
[05/10 18:16:37     16s] wireLenOptFixPriorityInst 0 inst fixed
[05/10 18:16:37     16s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/10 18:16:37     16s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=840.6MB) @(0:00:17.0 - 0:00:17.0).
[05/10 18:16:37     16s] Move report: Detail placement moves 13 insts, mean move: 0.95 um, max move: 2.80 um
[05/10 18:16:37     16s] 	Max move on inst (read_decoder/PreDec_1/in_1_not): (35.00, 2.40) --> (34.60, 0.00)
[05/10 18:16:37     16s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 840.6MB
[05/10 18:16:37     16s] Statistics of distance of Instance movement in refine placement:
[05/10 18:16:37     16s]   maximum (X+Y) =         2.80 um
[05/10 18:16:37     16s]   inst (read_decoder/PreDec_1/in_1_not) with max move: (35, 2.4) -> (34.6, 0)
[05/10 18:16:37     16s]   mean    (X+Y) =         0.95 um
[05/10 18:16:37     16s] Summary Report:
[05/10 18:16:37     16s] Instances move: 13 (out of 24 movable)
[05/10 18:16:37     16s] Instances flipped: 0
[05/10 18:16:37     16s] Mean displacement: 0.95 um
[05/10 18:16:37     16s] Max displacement: 2.80 um (Instance: read_decoder/PreDec_1/in_1_not) (35, 2.4) -> (34.6, 0)
[05/10 18:16:37     16s] 	Length: 3 sites, height: 1 rows, site name: sc12_cln65lp, cell type: INV_X1B_A12TR
[05/10 18:16:37     16s] Total instances moved : 13
[05/10 18:16:37     16s] Total net bbox length = 6.577e+03 (3.553e+03 3.024e+03) (ext = 9.480e+01)
[05/10 18:16:37     16s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 840.6MB
[05/10 18:16:37     16s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=840.6MB) @(0:00:16.9 - 0:00:17.0).
[05/10 18:16:37     16s] *** Finished refinePlace (0:00:17.0 mem=840.6M) ***
[05/10 18:16:37     16s] #spOpts: N=65 
[05/10 18:16:37     16s] Core basic site is sc12_cln65lp
[05/10 18:16:37     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/10 18:16:37     16s] Mark StBox On SiteArr starts
[05/10 18:16:37     16s] Mark StBox On SiteArr ends
[05/10 18:16:37     16s] default core: bins with density >  0.75 =   75 % ( 6 / 8 )
[05/10 18:16:37     16s] Density distribution unevenness ratio = 2.036%
[05/10 18:16:39     17s] <CMD> fit
[05/10 18:16:49     17s] <CMD> routeDesign
[05/10 18:16:49     17s] #% Begin routeDesign (date=05/10 18:16:49, mem=866.0M)
[05/10 18:16:49     17s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 865.97 (MB), peak = 865.97 (MB)
[05/10 18:16:49     17s] #**INFO: setDesignMode -flowEffort standard
[05/10 18:16:49     17s] #**INFO: multi-cut via swapping will be performed after routing.
[05/10 18:16:49     17s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/10 18:16:49     17s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[05/10 18:16:49     17s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[05/10 18:16:49     17s] #spOpts: N=65 
[05/10 18:16:49     17s] Core basic site is sc12_cln65lp
[05/10 18:16:49     17s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/10 18:16:49     17s] Mark StBox On SiteArr starts
[05/10 18:16:49     17s] Mark StBox On SiteArr ends
[05/10 18:16:49     17s] Begin checking placement ... (start mem=840.6M, init mem=840.6M)
[05/10 18:16:49     17s] Overlapping with other instance:	2
[05/10 18:16:49     17s] *info: Placed = 1009           (Fixed = 985)
[05/10 18:16:49     17s] *info: Unplaced = 0           
[05/10 18:16:49     17s] Placement Density:21.15%(42/200)
[05/10 18:16:49     17s] Placement Density (including fixed std cells):95.44%(3298/3456)
[05/10 18:16:49     17s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=840.6M)
[05/10 18:16:49     17s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[05/10 18:16:49     17s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[05/10 18:16:49     17s] #**INFO: auto set of routeWithTimingDriven to true
[05/10 18:16:49     17s] #**INFO: auto set of routeWithSiDriven to true
[05/10 18:16:49     17s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/10 18:16:49     17s] 
[05/10 18:16:49     17s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/10 18:16:49     17s] *** Changed status on (0) nets in Clock.
[05/10 18:16:49     17s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=840.6M) ***
[05/10 18:16:49     17s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/10 18:16:49     17s] % Begin globalDetailRoute (date=05/10 18:16:49, mem=866.2M)
[05/10 18:16:49     17s] 
[05/10 18:16:49     17s] globalDetailRoute
[05/10 18:16:49     17s] 
[05/10 18:16:49     17s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[05/10 18:16:49     17s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/10 18:16:49     17s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/10 18:16:49     17s] #setNanoRouteMode -routeWithSiDriven true
[05/10 18:16:49     17s] #setNanoRouteMode -routeWithTimingDriven true
[05/10 18:16:49     17s] #setNanoRouteMode -routeWithViaInPin "true"
[05/10 18:16:49     17s] #Start globalDetailRoute on Thu May 10 18:16:49 2018
[05/10 18:16:49     17s] #
[05/10 18:16:49     17s] #Generating timing data, please wait...
[05/10 18:16:49     17s] #983 total nets, 0 already routed, 0 will ignore in trialRoute
[05/10 18:16:49     17s] **ERROR: Design must be placed before running earlyGlobalRoute
[05/10 18:16:49     17s] #Reporting timing...
[05/10 18:16:49     17s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (48000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/10 18:16:49     17s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (96000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/10 18:16:49     17s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (0,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/10 18:16:49     17s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (144000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[05/10 18:16:50     17s] AAE DB initialization (MEM=901.746 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/10 18:16:50     18s] Start AAE Lib Loading. (MEM=901.746)
[05/10 18:16:50     18s] End AAE Lib Loading. (MEM=1104.03 CPU=0:00:00.1 Real=0:00:00.0)
[05/10 18:16:50     18s] End AAE Lib Interpolated Model. (MEM=1104.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/10 18:16:50     18s] First Iteration Infinite Tw... 
[05/10 18:16:50     18s] Total number of fetched objects 1002
[05/10 18:16:50     18s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/10 18:16:50     18s] End delay calculation. (MEM=1153.19 CPU=0:00:00.1 REAL=0:00:00.0)
[05/10 18:16:51     18s] #Normalized TNS: 1000.00 10.00 -14.37 -1.44 0.00 0.00
[05/10 18:16:51     18s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 950.66 (MB), peak = 1004.38 (MB)
[05/10 18:16:51     18s] #Library Standard Delay: 0.00ps
[05/10 18:16:51     18s] #Slack threshold: 0.00ps
[05/10 18:16:51     18s] #*** Analyzed 0 timing critical paths
[05/10 18:16:51     18s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.98 (MB), peak = 1004.38 (MB)
[05/10 18:16:57     24s] #Stage 3: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 967.27 (MB), peak = 1004.38 (MB)
[05/10 18:16:57     24s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/10 18:16:57     24s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.41 (MB), peak = 1004.38 (MB)
[05/10 18:16:57     24s] #
[05/10 18:16:57     24s] #*** Enable low timing-driven effort with mode 0.
[05/10 18:16:57     24s] #Dump tif for version 2.1
[05/10 18:16:57     25s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 917.50 (MB), peak = 1004.38 (MB)
[05/10 18:16:57     25s] #Done generating timing data.
[05/10 18:16:57     25s] ### Net info: total nets: 1017
[05/10 18:16:57     25s] ### Net info: dirty nets: 0
[05/10 18:16:57     25s] ### Net info: marked as disconnected nets: 0
[05/10 18:16:57     25s] ### Net info: fully routed nets: 0
[05/10 18:16:57     25s] ### Net info: trivial (single pin) nets: 0
[05/10 18:16:57     25s] ### Net info: unrouted nets: 1017
[05/10 18:16:57     25s] ### Net info: re-extraction nets: 0
[05/10 18:16:57     25s] ### Net info: ignored nets: 0
[05/10 18:16:57     25s] ### Net info: skip routing nets: 0
[05/10 18:16:57     25s] ### import route signature (0) = 1580990094
[05/10 18:16:57     25s] ### import violation signature (0) = 1905142130
[05/10 18:16:57     25s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/10 18:16:57     25s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[05/10 18:16:57     25s] #Start reading timing information from file .timing_file_50147.tif.gz ...
[05/10 18:16:57     25s] #Read in timing information for 44 ports, 1009 instances from timing file .timing_file_50147.tif.gz.
[05/10 18:16:57     25s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[05/10 18:16:57     25s] #RTESIG:78da8d94cd6ec32010847bee53ac9c1c5ca9b1590c06aead7aec8fa226ed0d390d492cd9
[05/10 18:16:57     25s] #       26b57123e5e94bd56b62e086f8343b3bbb62365f3f2d214191215d0c44718df0b2448148
[05/10 18:16:57     25s] #       e8021516390aed9f560fc9ed6cfefaf6ceb884a41d1b573f8e2e8174707dddedef611c4c
[05/10 18:16:57     25s] #       0f8371cedfeefed15220ecaa6630906eac6d2e32827270fd3889140a92dcb5c75c149428
[05/10 18:16:57     25s] #       ef34ab9a26fbceebaeb33fe3a09d698f9a1364429baefe1a4e44eab6f2b63607ed9eb7db
[05/10 18:16:57     25s] #       d547de559dedede88cf63afaf4b93e57e73c7375ebcbe8de1c6def30db4eb72364012423
[05/10 18:16:57     25s] #       9cf803e9aeb195bbc849422139d4fbc3b49c24224e8e6228212954306829193048ebce99
[05/10 18:16:57     25s] #       bde9af20021694785324644af91e7914c700331ee650008dd1a345280c5544202c889424
[05/10 18:16:57     25s] #       8cd020220844c529c3d51481a4b1a7e9a5524a063701890f3b500d9196314b8c0c55508b
[05/10 18:16:57     25s] #       89322a05e4189c8b674404e37f8c3fe8aaf99b5f48b08312
[05/10 18:16:57     25s] #
[05/10 18:16:57     25s] #RTESIG:78da8d94cd6ec32010847bee53ac9c1c5ca9b1590c06aead7aec8fa226ed0d390d492cd9
[05/10 18:16:57     25s] #       26b57123e5e94bd56b62e086f8343b3bbb62365f3f2d214191215d0c44718df0b2448148
[05/10 18:16:57     25s] #       e8021516390aed9f560fc9ed6cfefaf6ceb884a41d1b573f8e2e8174707dddedef611c4c
[05/10 18:16:57     25s] #       0f8371cedfeefed15220ecaa6630906eac6d2e32827270fd3889140a92dcb5c75c149428
[05/10 18:16:57     25s] #       ef34ab9a26fbceebaeb33fe3a09d698f9a1364429baefe1a4e44eab6f2b63607ed9eb7db
[05/10 18:16:57     25s] #       d547de559dedede88cf63afaf4b93e57e73c7375ebcbe8de1c6def30db4eb72364012423
[05/10 18:16:57     25s] #       9cf803e9aeb195bbc849422139d4fbc3b49c24224e8e6228212954306829193048ebce99
[05/10 18:16:57     25s] #       bde9af20021694785324644af91e7914c700331ee650008dd1a345280c5544202c889424
[05/10 18:16:57     25s] #       8cd020220844c529c3d51481a4b1a7e9a5524a063701890f3b500d9196314b8c0c55508b
[05/10 18:16:57     25s] #       89322a05e4189c8b674404e37f8c3fe8aaf99b5f48b08312
[05/10 18:16:57     25s] #
[05/10 18:16:57     25s] #Start routing data preparation on Thu May 10 18:16:57 2018
[05/10 18:16:57     25s] #
[05/10 18:16:57     25s] #Minimum voltage of a net in the design = 0.000.
[05/10 18:16:57     25s] #Maximum voltage of a net in the design = 1.320.
[05/10 18:16:57     25s] #Voltage range [0.000 - 0.000] has 1 net.
[05/10 18:16:57     25s] #Voltage range [0.900 - 1.320] has 1 net.
[05/10 18:16:57     25s] #Voltage range [0.000 - 1.320] has 1015 nets.
[05/10 18:16:58     25s] # M1           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
[05/10 18:16:58     25s] # M2           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M3           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M4           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M5           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M6           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M7           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[05/10 18:16:58     25s] # M8           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/10 18:16:58     25s] # M9           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[05/10 18:16:58     25s] # AP           V   Track-Pitch = 5.0000    Line-2-Via Pitch = 6.5000
[05/10 18:16:58     25s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/10 18:16:58     25s] #WARNING (NRDB-2111) Found overlapping instances GRCLK_gate MidGap_DGWCLK/DGWCLK_gate_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[05/10 18:16:58     25s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[05/10 18:16:58     25s] #WARNING (NRDB-2110) Found 1 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[05/10 18:16:58     25s] #Regenerating Ggrids automatically.
[05/10 18:16:58     25s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.2000.
[05/10 18:16:58     25s] #Using automatically generated G-grids.
[05/10 18:16:58     25s] #Done routing data preparation.
[05/10 18:16:58     25s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 973.87 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Summary of active signal nets routing constraints set by OPT:
[05/10 18:16:58     25s] #	preferred routing layers      : 0
[05/10 18:16:58     25s] #	preferred routing layer effort: 0
[05/10 18:16:58     25s] #	preferred extra space         : 0
[05/10 18:16:58     25s] #	preferred multi-cut via       : 0
[05/10 18:16:58     25s] #	avoid detour                  : 0
[05/10 18:16:58     25s] #	expansion ratio               : 0
[05/10 18:16:58     25s] #	net priority                  : 0
[05/10 18:16:58     25s] #	s2s control                   : 0
[05/10 18:16:58     25s] #	avoid chaining                : 0
[05/10 18:16:58     25s] #	inst-based stacking via       : 0
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Summary of active signal nets routing constraints set by USER:
[05/10 18:16:58     25s] #	preferred routing layers      : 0
[05/10 18:16:58     25s] #	preferred routing layer effort     : 0
[05/10 18:16:58     25s] #	preferred extra space              : 0
[05/10 18:16:58     25s] #	preferred multi-cut via            : 0
[05/10 18:16:58     25s] #	avoid detour                       : 0
[05/10 18:16:58     25s] #	net weight                         : 0
[05/10 18:16:58     25s] #	avoid chaining                     : 0
[05/10 18:16:58     25s] #	cell-based stacking via (required) : 0
[05/10 18:16:58     25s] #	cell-based stacking via (optional) : 0
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Start timing driven prevention iteration
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #--------------------------------------------------------
[05/10 18:16:58     25s] # Summary of active signal nets routing constraints
[05/10 18:16:58     25s] #  Avoid Detour             : 0
[05/10 18:16:58     25s] #  Max Expansion Ratio      : 0
[05/10 18:16:58     25s] #  Cell-based Stacking Via  : 0
[05/10 18:16:58     25s] #  Inst-based Stacking Via  : 0
[05/10 18:16:58     25s] #  Prefer Extra Space       : 0
[05/10 18:16:58     25s] #  Prefer Multi-cut Via     : 0
[05/10 18:16:58     25s] #  S2s Control              : 0
[05/10 18:16:58     25s] #  Preferred Layer Effort   : 0
[05/10 18:16:58     25s] #  Bottom Preferred Layer
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #--------------------------------------------------------
[05/10 18:16:58     25s] #Done timing-driven prevention
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.15 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #Merging special wires...
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '176' on M1. As a result, an RC of wire width '180' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M5. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M6. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M7. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Finished routing data preparation on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Cpu time = 00:00:00
[05/10 18:16:58     25s] #Elapsed time = 00:00:00
[05/10 18:16:58     25s] #Increased memory = 0.21 (MB)
[05/10 18:16:58     25s] #Total memory = 974.38 (MB)
[05/10 18:16:58     25s] #Peak memory = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Start global routing on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Number of eco nets is 1
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Start global routing data preparation on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Start routing resource analysis on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Routing resource analysis is done on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #  Resource Analysis:
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/10 18:16:58     25s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/10 18:16:58     25s] #  --------------------------------------------------------------
[05/10 18:16:58     25s] #  M1             H         114         102         378    98.15%
[05/10 18:16:58     25s] #  M2             V         399           0         378     0.00%
[05/10 18:16:58     25s] #  M3             H         216           0         378     0.00%
[05/10 18:16:58     25s] #  M4             V         399           0         378     0.00%
[05/10 18:16:58     25s] #  M5             H         216           0         378     0.00%
[05/10 18:16:58     25s] #  M6             V         399           0         378     0.00%
[05/10 18:16:58     25s] #  M7             H         216           0         378     0.00%
[05/10 18:16:58     25s] #  M8             V          99           0         378     0.00%
[05/10 18:16:58     25s] #  M9             H          54           0         378     0.00%
[05/10 18:16:58     25s] #  AP             V          16           0         378    40.74%
[05/10 18:16:58     25s] #  --------------------------------------------------------------
[05/10 18:16:58     25s] #  Total                   2128       4.72%        3780    13.89%
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Global routing data preparation is done on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.67 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.79 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Skip 1/2 round for no nets in the round...
[05/10 18:16:58     25s] #Route nets in 2/2 round...
[05/10 18:16:58     25s] #start global routing iteration 1...
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.95 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #start global routing iteration 2...
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.73 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[05/10 18:16:58     25s] #Total number of routable nets = 982.
[05/10 18:16:58     25s] #Total number of nets in the design = 1017.
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #982 routable nets have only global wires.
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Routed nets constraints summary:
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #        Rules   Unconstrained  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #      Default             982  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #        Total             982  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Routing constraints summary of the whole design:
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #        Rules   Unconstrained  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #      Default             982  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #        Total             982  
[05/10 18:16:58     25s] #-----------------------------
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #                 OverCon       OverCon          
[05/10 18:16:58     25s] #                  #Gcell        #Gcell    %Gcell
[05/10 18:16:58     25s] #     Layer           (1)           (2)   OverCon
[05/10 18:16:58     25s] #  ----------------------------------------------
[05/10 18:16:58     25s] #  M1            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M2            0(0.00%)      3(0.79%)   (0.79%)
[05/10 18:16:58     25s] #  M3            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M4            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M5            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M6            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M7            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M8            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  M9            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  AP            0(0.00%)      0(0.00%)   (0.00%)
[05/10 18:16:58     25s] #  ----------------------------------------------
[05/10 18:16:58     25s] #     Total      0(0.00%)      3(0.09%)   (0.09%)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[05/10 18:16:58     25s] #  Overflow after GR: 0.00% H + 0.09% V
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] Global router needs be called before using this command...
[05/10 18:16:58     25s] #Complete Global Routing.
[05/10 18:16:58     25s] #Total wire length = 5958 um.
[05/10 18:16:58     25s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M1 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M2 = 2476 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M3 = 3348 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M4 = 134 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER AP = 0 um.
[05/10 18:16:58     25s] #Total number of vias = 3874
[05/10 18:16:58     25s] #Up-Via Summary (total 3874):
[05/10 18:16:58     25s] #           
[05/10 18:16:58     25s] #-----------------------
[05/10 18:16:58     25s] # M1               2498
[05/10 18:16:58     25s] # M2               1358
[05/10 18:16:58     25s] # M3                 18
[05/10 18:16:58     25s] #-----------------------
[05/10 18:16:58     25s] #                  3874 
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Total number of involved regular nets 129
[05/10 18:16:58     25s] #Maximum src to sink distance  46.9
[05/10 18:16:58     25s] #Average of max src_to_sink distance  29.4
[05/10 18:16:58     25s] #Average of ave src_to_sink distance  18.6
[05/10 18:16:58     25s] #Max overcon = 2 tracks.
[05/10 18:16:58     25s] #Total overcon = 0.09%.
[05/10 18:16:58     25s] #Worst layer Gcell overcon rate = 0.00%.
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Global routing statistics:
[05/10 18:16:58     25s] #Cpu time = 00:00:00
[05/10 18:16:58     25s] #Elapsed time = 00:00:00
[05/10 18:16:58     25s] #Increased memory = 4.46 (MB)
[05/10 18:16:58     25s] #Total memory = 978.84 (MB)
[05/10 18:16:58     25s] #Peak memory = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Finished global routing on Thu May 10 18:16:58 2018
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] ### route signature (4) =  611460735
[05/10 18:16:58     25s] ### violation signature (3) = 1905142130
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.02 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #Start Track Assignment.
[05/10 18:16:58     25s] #Done with 1009 horizontal wires in 1 hboxes and 701 vertical wires in 1 hboxes.
[05/10 18:16:58     25s] #Done with 127 horizontal wires in 1 hboxes and 79 vertical wires in 1 hboxes.
[05/10 18:16:58     25s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Track assignment summary:
[05/10 18:16:58     25s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/10 18:16:58     25s] #------------------------------------------------------------------------
[05/10 18:16:58     25s] # M1             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M2          2509.43 	  0.05%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M3          3396.40 	  0.26%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M4           135.15 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # M9             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[05/10 18:16:58     25s] #------------------------------------------------------------------------
[05/10 18:16:58     25s] # All        6040.98  	  0.17% 	  0.00% 	  0.00%
[05/10 18:16:58     25s] #Complete Track Assignment.
[05/10 18:16:58     25s] #Total wire length = 6938 um.
[05/10 18:16:58     25s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M1 = 681 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M2 = 2465 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M3 = 3656 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M4 = 136 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:16:58     25s] #Total wire length on LAYER AP = 0 um.
[05/10 18:16:58     25s] #Total number of vias = 3874
[05/10 18:16:58     25s] #Up-Via Summary (total 3874):
[05/10 18:16:58     25s] #           
[05/10 18:16:58     25s] #-----------------------
[05/10 18:16:58     25s] # M1               2498
[05/10 18:16:58     25s] # M2               1358
[05/10 18:16:58     25s] # M3                 18
[05/10 18:16:58     25s] #-----------------------
[05/10 18:16:58     25s] #                  3874 
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] ### route signature (8) = 1053877204
[05/10 18:16:58     25s] ### violation signature (7) = 1905142130
[05/10 18:16:58     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.32 (MB), peak = 1004.38 (MB)
[05/10 18:16:58     25s] #
[05/10 18:16:58     25s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/10 18:16:58     25s] #Cpu time = 00:00:01
[05/10 18:16:58     25s] #Elapsed time = 00:00:01
[05/10 18:16:58     25s] #Increased memory = 57.50 (MB)
[05/10 18:16:58     25s] #Total memory = 978.17 (MB)
[05/10 18:16:58     25s] #Peak memory = 1004.38 (MB)
[05/10 18:16:58     26s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:02     29s] #
[05/10 18:17:02     29s] #Start Detail Routing..
[05/10 18:17:02     29s] #start initial detail routing ...
[05/10 18:17:04     31s] #   number of violations = 4
[05/10 18:17:04     31s] #
[05/10 18:17:04     31s] #    By Layer and Type :
[05/10 18:17:04     31s] #	          Short   CutSpc   CShort   Totals
[05/10 18:17:04     31s] #	M1            1        1        1        3
[05/10 18:17:04     31s] #	M2            1        0        0        1
[05/10 18:17:04     31s] #	Totals        2        1        1        4
[05/10 18:17:04     31s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1038.84 (MB), peak = 1038.84 (MB)
[05/10 18:17:04     31s] #start 1st optimization iteration ...
[05/10 18:17:04     31s] #   number of violations = 2
[05/10 18:17:04     31s] #
[05/10 18:17:04     31s] #    By Layer and Type :
[05/10 18:17:04     31s] #	          Short   CutSpc   Totals
[05/10 18:17:04     31s] #	M1            0        1        1
[05/10 18:17:04     31s] #	M2            1        0        1
[05/10 18:17:04     31s] #	Totals        1        1        2
[05/10 18:17:04     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.07 (MB), peak = 1039.07 (MB)
[05/10 18:17:04     31s] #start 2nd optimization iteration ...
[05/10 18:17:04     31s] #   number of violations = 1
[05/10 18:17:04     31s] #
[05/10 18:17:04     31s] #    By Layer and Type :
[05/10 18:17:04     31s] #	         MetSpc   Totals
[05/10 18:17:04     31s] #	M1            0        0
[05/10 18:17:04     31s] #	M2            1        1
[05/10 18:17:04     31s] #	Totals        1        1
[05/10 18:17:04     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.09 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     31s] #start 3rd optimization iteration ...
[05/10 18:17:04     31s] #   number of violations = 1
[05/10 18:17:04     31s] #
[05/10 18:17:04     31s] #    By Layer and Type :
[05/10 18:17:04     31s] #	         MetSpc   Totals
[05/10 18:17:04     31s] #	M1            0        0
[05/10 18:17:04     31s] #	M2            1        1
[05/10 18:17:04     31s] #	Totals        1        1
[05/10 18:17:04     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.03 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     31s] #start 4th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.94 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 5th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.88 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 6th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.73 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 7th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.42 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 8th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.11 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 9th optimization iteration ...
[05/10 18:17:04     32s] #   number of violations = 1
[05/10 18:17:04     32s] #
[05/10 18:17:04     32s] #    By Layer and Type :
[05/10 18:17:04     32s] #	         MetSpc   Totals
[05/10 18:17:04     32s] #	M1            0        0
[05/10 18:17:04     32s] #	M2            1        1
[05/10 18:17:04     32s] #	Totals        1        1
[05/10 18:17:04     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.11 (MB), peak = 1039.09 (MB)
[05/10 18:17:04     32s] #start 10th optimization iteration ...
[05/10 18:17:05     32s] #   number of violations = 1
[05/10 18:17:05     32s] #
[05/10 18:17:05     32s] #    By Layer and Type :
[05/10 18:17:05     32s] #	         MetSpc   Totals
[05/10 18:17:05     32s] #	M1            0        0
[05/10 18:17:05     32s] #	M2            1        1
[05/10 18:17:05     32s] #	Totals        1        1
[05/10 18:17:05     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.74 (MB), peak = 1039.09 (MB)
[05/10 18:17:05     32s] #start 11th optimization iteration ...
[05/10 18:17:05     32s] #   number of violations = 1
[05/10 18:17:05     32s] #
[05/10 18:17:05     32s] #    By Layer and Type :
[05/10 18:17:05     32s] #	         MetSpc   Totals
[05/10 18:17:05     32s] #	M1            0        0
[05/10 18:17:05     32s] #	M2            1        1
[05/10 18:17:05     32s] #	Totals        1        1
[05/10 18:17:05     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.29 (MB), peak = 1056.69 (MB)
[05/10 18:17:05     32s] #start 12th optimization iteration ...
[05/10 18:17:05     32s] #   number of violations = 1
[05/10 18:17:05     32s] #
[05/10 18:17:05     32s] #    By Layer and Type :
[05/10 18:17:05     32s] #	         MetSpc   Totals
[05/10 18:17:05     32s] #	M1            0        0
[05/10 18:17:05     32s] #	M2            1        1
[05/10 18:17:05     32s] #	Totals        1        1
[05/10 18:17:05     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.22 (MB), peak = 1056.69 (MB)
[05/10 18:17:05     32s] #Complete Detail Routing.
[05/10 18:17:05     32s] #Total wire length = 6858 um.
[05/10 18:17:05     32s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M2 = 2805 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M3 = 3449 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M4 = 536 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:05     32s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:05     32s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:05     32s] #Total number of vias = 4304
[05/10 18:17:05     32s] #Up-Via Summary (total 4304):
[05/10 18:17:05     32s] #           
[05/10 18:17:05     32s] #-----------------------
[05/10 18:17:05     32s] # M1               2617
[05/10 18:17:05     32s] # M2               1585
[05/10 18:17:05     32s] # M3                102
[05/10 18:17:05     32s] #-----------------------
[05/10 18:17:05     32s] #                  4304 
[05/10 18:17:05     32s] #
[05/10 18:17:05     32s] #Total number of DRC violations = 1
[05/10 18:17:05     32s] #Total number of overlapping instance violations = 1
[05/10 18:17:05     32s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:05     32s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:05     32s] #Total number of violations on LAYER AP = 0
[05/10 18:17:05     32s] ### route signature (37) = 2130715457
[05/10 18:17:05     32s] ### violation signature (36) = 1739098028
[05/10 18:17:05     32s] #Cpu time = 00:00:07
[05/10 18:17:05     32s] #Elapsed time = 00:00:07
[05/10 18:17:05     32s] #Increased memory = 9.55 (MB)
[05/10 18:17:05     32s] #Total memory = 987.73 (MB)
[05/10 18:17:05     32s] #Peak memory = 1056.69 (MB)
[05/10 18:17:05     32s] #
[05/10 18:17:05     32s] #Start Post Routing Optimization.
[05/10 18:17:05     32s] #start 1st post routing optimization iteration ...
[05/10 18:17:09     36s] #    number of DRC violations = 1
[05/10 18:17:09     36s] #
[05/10 18:17:09     36s] #    By Layer and Type :
[05/10 18:17:09     36s] #	         MetSpc   Totals
[05/10 18:17:09     36s] #	M1            0        0
[05/10 18:17:09     36s] #	M2            1        1
[05/10 18:17:09     36s] #	Totals        1        1
[05/10 18:17:09     36s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 986.27 (MB), peak = 1056.69 (MB)
[05/10 18:17:09     36s] #Complete Post Routing Optimization.
[05/10 18:17:09     36s] #Cpu time = 00:00:04
[05/10 18:17:09     36s] #Elapsed time = 00:00:04
[05/10 18:17:09     36s] #Increased memory = -1.46 (MB)
[05/10 18:17:09     36s] #Total memory = 986.27 (MB)
[05/10 18:17:09     36s] #Peak memory = 1056.69 (MB)
[05/10 18:17:09     36s] #Total wire length = 6858 um.
[05/10 18:17:09     36s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M2 = 2805 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M3 = 3449 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M4 = 536 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:09     36s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:09     36s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:09     36s] #Total number of vias = 4304
[05/10 18:17:09     36s] #Up-Via Summary (total 4304):
[05/10 18:17:09     36s] #           
[05/10 18:17:09     36s] #-----------------------
[05/10 18:17:09     36s] # M1               2617
[05/10 18:17:09     36s] # M2               1585
[05/10 18:17:09     36s] # M3                102
[05/10 18:17:09     36s] #-----------------------
[05/10 18:17:09     36s] #                  4304 
[05/10 18:17:09     36s] #
[05/10 18:17:09     36s] #Total number of DRC violations = 1
[05/10 18:17:09     36s] #Total number of overlapping instance violations = 1
[05/10 18:17:09     36s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:09     36s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:09     36s] #Total number of violations on LAYER AP = 0
[05/10 18:17:09     36s] #
[05/10 18:17:09     36s] #start routing for process antenna violation fix ...
[05/10 18:17:09     36s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '176' on M1. As a result, an RC of wire width '180' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M5. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M6. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M7. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #    By Layer and Type :
[05/10 18:17:13     40s] #	         MetSpc   Totals
[05/10 18:17:13     40s] #	M1            0        0
[05/10 18:17:13     40s] #	M2            1        1
[05/10 18:17:13     40s] #	Totals        1        1
[05/10 18:17:13     40s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 988.41 (MB), peak = 1056.69 (MB)
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #Total wire length = 6858 um.
[05/10 18:17:13     40s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M2 = 2805 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M3 = 3449 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M4 = 536 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:13     40s] #Total number of vias = 4304
[05/10 18:17:13     40s] #Up-Via Summary (total 4304):
[05/10 18:17:13     40s] #           
[05/10 18:17:13     40s] #-----------------------
[05/10 18:17:13     40s] # M1               2617
[05/10 18:17:13     40s] # M2               1585
[05/10 18:17:13     40s] # M3                102
[05/10 18:17:13     40s] #-----------------------
[05/10 18:17:13     40s] #                  4304 
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #Total number of DRC violations = 1
[05/10 18:17:13     40s] #Total number of overlapping instance violations = 1
[05/10 18:17:13     40s] #Total number of net violated process antenna rule = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:13     40s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER AP = 0
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] ### route signature (45) = 2130715457
[05/10 18:17:13     40s] ### violation signature (44) = 1739098028
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #Total wire length = 6858 um.
[05/10 18:17:13     40s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M2 = 2805 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M3 = 3449 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M4 = 536 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:13     40s] #Total number of vias = 4304
[05/10 18:17:13     40s] #Up-Via Summary (total 4304):
[05/10 18:17:13     40s] #           
[05/10 18:17:13     40s] #-----------------------
[05/10 18:17:13     40s] # M1               2617
[05/10 18:17:13     40s] # M2               1585
[05/10 18:17:13     40s] # M3                102
[05/10 18:17:13     40s] #-----------------------
[05/10 18:17:13     40s] #                  4304 
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #Total number of DRC violations = 1
[05/10 18:17:13     40s] #Total number of overlapping instance violations = 1
[05/10 18:17:13     40s] #Total number of net violated process antenna rule = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:13     40s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER AP = 0
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #Start Post Route via swapping...
[05/10 18:17:13     40s] #99.74% of area are rerouted by ECO routing.
[05/10 18:17:13     40s] #   number of violations = 1
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] #    By Layer and Type :
[05/10 18:17:13     40s] #	         MetSpc   Totals
[05/10 18:17:13     40s] #	M1            0        0
[05/10 18:17:13     40s] #	M2            1        1
[05/10 18:17:13     40s] #	Totals        1        1
[05/10 18:17:13     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.86 (MB), peak = 1056.69 (MB)
[05/10 18:17:13     40s] #CELL_VIEW scm65,init has 1 DRC violations
[05/10 18:17:13     40s] #Total number of DRC violations = 1
[05/10 18:17:13     40s] #Total number of overlapping instance violations = 1
[05/10 18:17:13     40s] #Total number of net violated process antenna rule = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:13     40s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:13     40s] #Total number of violations on LAYER AP = 0
[05/10 18:17:13     40s] #Post Route via swapping is done.
[05/10 18:17:13     40s] #Total wire length = 6858 um.
[05/10 18:17:13     40s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M2 = 2805 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M3 = 3449 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M4 = 536 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:13     40s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:13     40s] #Total number of vias = 4304
[05/10 18:17:13     40s] #Total number of multi-cut vias = 1775 ( 41.2%)
[05/10 18:17:13     40s] #Total number of single cut vias = 2529 ( 58.8%)
[05/10 18:17:13     40s] #Up-Via Summary (total 4304):
[05/10 18:17:13     40s] #                   single-cut          multi-cut      Total
[05/10 18:17:13     40s] #-----------------------------------------------------------
[05/10 18:17:13     40s] # M1              2491 ( 95.2%)       126 (  4.8%)       2617
[05/10 18:17:13     40s] # M2                38 (  2.4%)      1547 ( 97.6%)       1585
[05/10 18:17:13     40s] # M3                 0 (  0.0%)       102 (100.0%)        102
[05/10 18:17:13     40s] #-----------------------------------------------------------
[05/10 18:17:13     40s] #                 2529 ( 58.8%)      1775 ( 41.2%)       4304 
[05/10 18:17:13     40s] #
[05/10 18:17:13     40s] ### route signature (52) = 1848904248
[05/10 18:17:13     40s] ### violation signature (51) = 1739098028
[05/10 18:17:13     40s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Start Post Route wire spreading..
[05/10 18:17:17     44s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Start DRC checking..
[05/10 18:17:17     44s] #   number of violations = 1
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #    By Layer and Type :
[05/10 18:17:17     44s] #	         MetSpc   Totals
[05/10 18:17:17     44s] #	M1            0        0
[05/10 18:17:17     44s] #	M2            1        1
[05/10 18:17:17     44s] #	Totals        1        1
[05/10 18:17:17     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1010.77 (MB), peak = 1056.69 (MB)
[05/10 18:17:17     44s] #CELL_VIEW scm65,init has 1 DRC violations
[05/10 18:17:17     44s] #Total number of DRC violations = 1
[05/10 18:17:17     44s] #Total number of overlapping instance violations = 1
[05/10 18:17:17     44s] #Total number of net violated process antenna rule = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:17     44s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:17     44s] #Total number of violations on LAYER AP = 0
[05/10 18:17:17     44s] ### route signature (58) =   81808763
[05/10 18:17:17     44s] ### violation signature (57) = 2146536799
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Start data preparation for wire spreading...
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Data preparation is done on Thu May 10 18:17:17 2018
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Start Post Route Wire Spread.
[05/10 18:17:17     44s] #Done with 221 horizontal wires in 1 hboxes and 137 vertical wires in 1 hboxes.
[05/10 18:17:17     44s] #Complete Post Route Wire Spread.
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Total wire length = 6997 um.
[05/10 18:17:17     44s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M2 = 2851 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M3 = 3530 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M4 = 548 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:17     44s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:17     44s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:17     44s] #Total number of vias = 4304
[05/10 18:17:17     44s] #Total number of multi-cut vias = 1775 ( 41.2%)
[05/10 18:17:17     44s] #Total number of single cut vias = 2529 ( 58.8%)
[05/10 18:17:17     44s] #Up-Via Summary (total 4304):
[05/10 18:17:17     44s] #                   single-cut          multi-cut      Total
[05/10 18:17:17     44s] #-----------------------------------------------------------
[05/10 18:17:17     44s] # M1              2491 ( 95.2%)       126 (  4.8%)       2617
[05/10 18:17:17     44s] # M2                38 (  2.4%)      1547 ( 97.6%)       1585
[05/10 18:17:17     44s] # M3                 0 (  0.0%)       102 (100.0%)        102
[05/10 18:17:17     44s] #-----------------------------------------------------------
[05/10 18:17:17     44s] #                 2529 ( 58.8%)      1775 ( 41.2%)       4304 
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] ### route signature (61) = 1244152935
[05/10 18:17:17     44s] ### violation signature (60) = 2146536799
[05/10 18:17:17     44s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[05/10 18:17:17     44s] #
[05/10 18:17:17     44s] #Start DRC checking..
[05/10 18:17:17     45s] #   number of violations = 1
[05/10 18:17:17     45s] #
[05/10 18:17:17     45s] #    By Layer and Type :
[05/10 18:17:17     45s] #	         MetSpc   Totals
[05/10 18:17:17     45s] #	M1            0        0
[05/10 18:17:17     45s] #	M2            1        1
[05/10 18:17:17     45s] #	Totals        1        1
[05/10 18:17:17     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.57 (MB), peak = 1056.69 (MB)
[05/10 18:17:17     45s] #CELL_VIEW scm65,init has 1 DRC violations
[05/10 18:17:17     45s] #Total number of DRC violations = 1
[05/10 18:17:17     45s] #Total number of overlapping instance violations = 1
[05/10 18:17:17     45s] #Total number of net violated process antenna rule = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:17     45s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER AP = 0
[05/10 18:17:17     45s] ### route signature (66) =   64644686
[05/10 18:17:17     45s] ### violation signature (65) = 2146536799
[05/10 18:17:17     45s] #   number of violations = 1
[05/10 18:17:17     45s] #
[05/10 18:17:17     45s] #    By Layer and Type :
[05/10 18:17:17     45s] #	         MetSpc   Totals
[05/10 18:17:17     45s] #	M1            0        0
[05/10 18:17:17     45s] #	M2            1        1
[05/10 18:17:17     45s] #	Totals        1        1
[05/10 18:17:17     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.23 (MB), peak = 1056.69 (MB)
[05/10 18:17:17     45s] #CELL_VIEW scm65,init has 1 DRC violations
[05/10 18:17:17     45s] #Total number of DRC violations = 1
[05/10 18:17:17     45s] #Total number of overlapping instance violations = 1
[05/10 18:17:17     45s] #Total number of net violated process antenna rule = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M1 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M2 = 1
[05/10 18:17:17     45s] #Total number of violations on LAYER M3 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M4 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M5 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M6 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M7 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M8 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER M9 = 0
[05/10 18:17:17     45s] #Total number of violations on LAYER AP = 0
[05/10 18:17:17     45s] #Post Route wire spread is done.
[05/10 18:17:17     45s] #Total wire length = 6997 um.
[05/10 18:17:17     45s] #Total half perimeter of net bounding box = 7774 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M1 = 68 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M2 = 2851 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M3 = 3530 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M4 = 548 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M5 = 0 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M6 = 0 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M7 = 0 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M8 = 0 um.
[05/10 18:17:17     45s] #Total wire length on LAYER M9 = 0 um.
[05/10 18:17:17     45s] #Total wire length on LAYER AP = 0 um.
[05/10 18:17:17     45s] #Total number of vias = 4304
[05/10 18:17:17     45s] #Total number of multi-cut vias = 1775 ( 41.2%)
[05/10 18:17:17     45s] #Total number of single cut vias = 2529 ( 58.8%)
[05/10 18:17:17     45s] #Up-Via Summary (total 4304):
[05/10 18:17:17     45s] #                   single-cut          multi-cut      Total
[05/10 18:17:17     45s] #-----------------------------------------------------------
[05/10 18:17:17     45s] # M1              2491 ( 95.2%)       126 (  4.8%)       2617
[05/10 18:17:17     45s] # M2                38 (  2.4%)      1547 ( 97.6%)       1585
[05/10 18:17:17     45s] # M3                 0 (  0.0%)       102 (100.0%)        102
[05/10 18:17:17     45s] #-----------------------------------------------------------
[05/10 18:17:17     45s] #                 2529 ( 58.8%)      1775 ( 41.2%)       4304 
[05/10 18:17:17     45s] #
[05/10 18:17:17     45s] ### route signature (68) =   64644686
[05/10 18:17:17     45s] ### violation signature (67) = 2146536799
[05/10 18:17:17     45s] #detailRoute Statistics:
[05/10 18:17:17     45s] #Cpu time = 00:00:19
[05/10 18:17:17     45s] #Elapsed time = 00:00:19
[05/10 18:17:17     45s] #Increased memory = 6.62 (MB)
[05/10 18:17:17     45s] #Total memory = 984.79 (MB)
[05/10 18:17:17     45s] #Peak memory = 1056.69 (MB)
[05/10 18:17:17     45s] ### export route signature (69) =   64644686
[05/10 18:17:17     45s] ### export violation signature (68) = 2146536799
[05/10 18:17:17     45s] #
[05/10 18:17:17     45s] #globalDetailRoute statistics:
[05/10 18:17:17     45s] #Cpu time = 00:00:28
[05/10 18:17:17     45s] #Elapsed time = 00:00:28
[05/10 18:17:17     45s] #Increased memory = 101.67 (MB)
[05/10 18:17:17     45s] #Total memory = 967.89 (MB)
[05/10 18:17:17     45s] #Peak memory = 1056.69 (MB)
[05/10 18:17:17     45s] #Number of warnings = 5
[05/10 18:17:17     45s] #Total number of warnings = 7
[05/10 18:17:17     45s] #Number of fails = 0
[05/10 18:17:17     45s] #Total number of fails = 0
[05/10 18:17:17     45s] #Complete globalDetailRoute on Thu May 10 18:17:17 2018
[05/10 18:17:17     45s] #
[05/10 18:17:17     45s] % End globalDetailRoute (date=05/10 18:17:17, total cpu=0:00:27.6, real=0:00:28.0, peak res=1056.7M, current mem=968.1M)
[05/10 18:17:17     45s] #routeDesign: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 968.08 (MB), peak = 1056.69 (MB)
[05/10 18:17:17     45s] 
[05/10 18:17:17     45s] *** Summary of all messages that are not suppressed in this session:
[05/10 18:17:17     45s] Severity  ID               Count  Summary                                  
[05/10 18:17:17     45s] WARNING   IMPEXT-7040          4  A %s wire, passing through or close to l...
[05/10 18:17:17     45s] WARNING   IMPEXT-6140         14  The RC table is not interpolated for wir...
[05/10 18:17:17     45s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/10 18:17:17     45s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/10 18:17:17     45s] *** Message Summary: 20 warning(s), 0 error(s)
[05/10 18:17:17     45s] 
[05/10 18:17:17     45s] ### 
[05/10 18:17:17     45s] ###   Scalability Statistics
[05/10 18:17:17     45s] ### 
[05/10 18:17:17     45s] ### --------------------------------+----------------+----------------+----------------+
[05/10 18:17:17     45s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/10 18:17:17     45s] ### --------------------------------+----------------+----------------+----------------+
[05/10 18:17:17     45s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Timing Data Generation        |        00:00:08|        00:00:08|             1.0|
[05/10 18:17:17     45s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/10 18:17:17     45s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[05/10 18:17:17     45s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[05/10 18:17:17     45s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[05/10 18:17:17     45s] ###   Entire Command                |        00:00:28|        00:00:28|             1.0|
[05/10 18:17:17     45s] ### --------------------------------+----------------+----------------+----------------+
[05/10 18:17:17     45s] ### 
[05/10 18:17:17     45s] #% End routeDesign (date=05/10 18:17:17, total cpu=0:00:27.7, real=0:00:28.0, peak res=1056.7M, current mem=968.1M)
[05/10 18:18:06     46s] <CMD> setLayerPreference allM1 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM2 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM3 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM4 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM5 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM6 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM7 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM8 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM9 -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/10 18:18:06     46s] <CMD> setLayerPreference allM10 -isVisible 0
[05/10 18:20:02     49s] <CMD> setLayerPreference allM1 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM2 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM3 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM4 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM5 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM6 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM7 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM8 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM9 -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/10 18:20:02     49s] <CMD> setLayerPreference allM10 -isVisible 1
[05/10 18:20:04     50s] <CMD> setLayerPreference allM1 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM2 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM3 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM4 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM5 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM6 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM7 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM8 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM9 -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/10 18:20:04     50s] <CMD> setLayerPreference allM10 -isVisible 0
[05/13 10:12:16   6911s] <CMD> fit
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM1 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM2Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM2 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM3Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM3 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM4Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM4 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM5Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM5 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM6Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM6 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM7Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM7 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM8Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM8 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM9Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM9 -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM10Cont -isVisible 1
[05/13 10:50:10   6964s] <CMD> setLayerPreference allM10 -isVisible 1
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM1 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM2Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM2 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM3Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM3 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM4Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM4 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM5Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM5 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM6Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM6 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM7Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM7 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM8Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM8 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM9Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM9 -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM10Cont -isVisible 0
[05/13 10:50:11   6964s] <CMD> setLayerPreference allM10 -isVisible 0
[05/13 10:56:43   6974s] <CMD> fit
[05/13 13:49:23   7257s] <CMD> fit
[05/13 15:59:27   7477s] <CMD> fit
[05/13 15:59:29   7477s] <CMD> fit
[05/13 15:59:30   7477s] <CMD> fit
[05/13 15:59:30   7477s] <CMD> fit
[05/13 16:00:19   7479s] <CMD> gui_select -rect {-1.185 44.056 81.853 -1.237}
[05/13 16:00:19   7479s] Set RLRP Inst: welltap_strip_2/welltap_9
[05/13 16:00:20   7479s] <CMD> deselectAll
[05/13 16:01:35   7482s] <CMD> selectMarker 38.4000 4.8000 41.8000 7.2000 -1 12 88
[05/13 16:01:36   7482s] <CMD> deleteSelectedFromFPlan
[05/13 16:01:37   7482s] <CMD> selectMarker 38.4000 4.8000 41.8000 7.2000 -1 12 88
[05/13 16:01:38   7482s] <CMD> deselectAll
[05/13 16:01:38   7482s] <CMD> selectInst MidGap_DGWCLK/DGWCLK_gate_2
[05/13 16:01:38   7482s] Set RLRP Inst: MidGap_DGWCLK/DGWCLK_gate_2
[05/13 16:01:38   7482s] <CMD> deselectAll
[05/13 16:01:38   7482s] <CMD> selectMarker 38.4000 4.8000 41.8000 7.2000 -1 12 88
[05/13 16:01:39   7482s] <CMD> deleteSelectedFromFPlan
[05/13 16:01:42   7482s] <CMD> selectInst GRCLK_gate
[05/13 16:01:42   7482s] Set RLRP Inst: GRCLK_gate
[05/13 16:01:42   7483s] <CMD> deleteSelectedFromFPlan
[05/13 16:01:42   7483s] Set RLRP Inst: GRCLK_gate
[05/13 16:01:43   7483s] <CMD> deselectAll
[05/13 16:01:46   7483s] <CMD> fit
[05/13 16:01:49   7483s] <CMD> fit
[05/13 16:01:52   7483s] <CMD> fit
[05/13 17:29:04   7635s] <CMD> fit
[05/13 17:29:05   7635s] <CMD> fit
[05/13 17:29:08   7635s] <CMD> fit
[05/13 18:12:15   7715s] <CMD> selectInst bitslice_0/GDIN_reg
[05/13 18:12:15   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:16   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:23   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:23   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:23   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:25   7715s] <CMD> panPage 0 -1
[05/13 18:12:25   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:27   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:29   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:30   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:30   7715s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:12:32   7716s] <CMD> deselectAll
[05/13 18:26:18   7740s] <CMD> selectInst bitslice_0/GDIN_reg
[05/13 18:26:18   7740s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:26:19   7740s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:26:20   7740s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/13 18:26:20   7740s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/16 16:01:10  16117s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/16 19:08:30  16469s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/17 12:57:38  18617s] Set RLRP Inst: bitslice_0/GDIN_reg
[05/17 12:57:53  18617s] <CMD> deselectAll
[05/17 12:57:56  18618s] <CMD> fit
[05/17 12:57:57  18618s] <CMD> fit
[05/17 12:57:57  18618s] <CMD> fit
[05/17 12:57:59  18618s] <CMD> fit
[06/06 16:32:05  82362s] <CMD> fit
[06/06 16:46:21  82391s] <CMD> panPage 0 -1
[06/06 16:46:22  82391s] <CMD> panPage 0 -1
[06/06 16:46:22  82391s] <CMD> panPage 0 1
[06/06 16:46:23  82391s] <CMD> panPage 0 1
[06/06 16:46:24  82391s] <CMD> panPage 0 -1
[06/06 16:51:19  82403s] <CMD> zoomBox 48.508 6.013 47.748 8.402
[06/06 16:51:21  82403s] <CMD> fit
[06/06 18:18:17  82582s] <CMD> selectInst bitslice_8/MemoryLatch_reg_6
[06/06 18:18:17  82582s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_6
[06/06 18:18:18  82582s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_6
[06/06 18:18:23  82582s] <CMD> deselectAll
[06/06 18:18:23  82582s] <CMD> selectInst write_decoder/PreDec_1/NAND2_0
[06/06 18:18:23  82582s] Set RLRP Inst: write_decoder/PreDec_1/NAND2_0
[06/06 18:18:24  82582s] <CMD> deselectAll
[06/06 18:18:24  82582s] <CMD> selectInst write_decoder/PreDec_1/NAND2_2
[06/06 18:18:24  82582s] Set RLRP Inst: write_decoder/PreDec_1/NAND2_2
[06/06 18:18:25  82582s] Set RLRP Inst: write_decoder/PreDec_1/NAND2_2
[06/06 19:01:16  82678s] <CMD> deselectAll
[06/06 19:01:16  82678s] <CMD> selectInst bitslice_14/MemoryLatch_reg_8
[06/06 19:01:16  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:18  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:19  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:19  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:20  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:20  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:20  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:24  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:24  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:25  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:26  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:26  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:27  82678s] Set RLRP Inst: bitslice_14/MemoryLatch_reg_8
[06/06 19:01:27  82679s] <CMD> deselectAll
[06/06 19:01:27  82679s] <CMD> selectInst read_decoder/PostDec_2
[06/06 19:01:27  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:29  82679s] <CMD> panPage 0 -1
[06/06 19:01:29  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:29  82679s] <CMD> panPage 0 -1
[06/06 19:01:29  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:30  82679s] <CMD> panPage 0 -1
[06/06 19:01:30  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:31  82679s] <CMD> panPage 0 1
[06/06 19:01:31  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:31  82679s] <CMD> panPage 0 1
[06/06 19:01:31  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:31  82679s] <CMD> panPage 0 1
[06/06 19:01:31  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:32  82679s] <CMD> panPage 0 -1
[06/06 19:01:32  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:32  82679s] <CMD> panPage 0 -1
[06/06 19:01:32  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:32  82679s] <CMD> panPage 0 -1
[06/06 19:01:32  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:33  82679s] <CMD> panPage 0 1
[06/06 19:01:33  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:33  82679s] <CMD> panPage 0 1
[06/06 19:01:33  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:33  82679s] <CMD> panPage 0 1
[06/06 19:01:33  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:33  82679s] <CMD> panPage 0 1
[06/06 19:01:33  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:34  82679s] <CMD> panPage 0 1
[06/06 19:01:34  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:35  82679s] <CMD> deselectAll
[06/06 19:01:35  82679s] <CMD> selectInst read_decoder/PostDec_2
[06/06 19:01:35  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:35  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/06 19:01:41  82679s] <CMD> fit
[06/06 19:01:41  82679s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 11:24:38 101917s] **ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
[06/12 17:25:16 102715s] <CMD> fit
[06/12 17:25:16 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:23 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:25 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:27 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:27 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:29 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:30 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:30 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:30 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:31 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:31 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:31 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:32 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:32 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:33 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:33 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:33 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:34 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:36 102715s] Set RLRP Inst: read_decoder/PostDec_2
[06/12 17:25:40 102716s] <CMD> uiSetTool move
[06/12 17:25:41 102716s] <CMD> deselectAll
[06/12 17:25:41 102716s] <CMD> selectInst bitslice_15/MemoryLatch_reg_13
[06/12 17:25:41 102716s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_13
[06/12 17:25:46 102716s] <CMD> uiSetTool select
[06/12 17:25:49 102716s] <CMD> gui_select -rect {76.206 44.274 78.812 3.380}
[06/12 17:25:49 102716s] Set RLRP Inst: bitslice_15/read_mux/level_1_7
[06/12 17:25:54 102716s] <CMD> uiSetTool move
[06/12 17:25:55 102716s] <CMD> deselectAll
[06/12 17:25:55 102716s] <CMD> selectInst bitslice_15/GDIN_reg
[06/12 17:25:55 102716s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:25:57 102717s] <CMD> setObjFPlanBox Instance bitslice_15/GDIN_reg 74.9455 2.3455 79.3455 4.7455
[06/12 17:25:57 102717s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:26 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:28 102718s] <CMD> setObjFPlanBox Instance bitslice_15/GDIN_reg -8.418 -3.4655 -4.018 -1.0655
[06/12 17:26:28 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:31 102718s] <CMD> setObjFPlanBox Instance bitslice_15/GDIN_reg 80.105 -31.8795 84.505 -29.4795
[06/12 17:26:31 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:33 102718s] <CMD> uiSetTool select
[06/12 17:26:35 102718s] <CMD> zoomSelected
[06/12 17:26:35 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:36 102718s] <CMD> zoomSelected
[06/12 17:26:36 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:38 102718s] <CMD> undo
[06/12 17:26:38 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:38 102718s] <CMD> undo
[06/12 17:26:38 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:40 102718s] <CMD> fit
[06/12 17:26:40 102718s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:42 102719s] <CMD> panPage 0 -1
[06/12 17:26:42 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:43 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:43 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:56 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:57 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:57 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:59 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:26:59 102719s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:27:01 102720s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:28:07 102722s] <CMD> selectModule bitslice_9
[06/12 17:28:07 102722s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:28:11 102722s] <CMD> selectModule bitslice_8
[06/12 17:28:11 102722s] Set RLRP Inst: bitslice_15/GDIN_reg
[06/12 17:28:20 102723s] <CMD> uiSetTool move
[06/12 17:28:21 102723s] <CMD> deselectAll
[06/12 17:28:21 102723s] <CMD> selectInst bitslice_8/MemoryLatch_reg_0
[06/12 17:28:21 102723s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_0
[06/12 17:28:23 102723s] <CMD> setObjFPlanBox Instance bitslice_8/MemoryLatch_reg_0 45.715 4.8285 48.115 7.2285
[06/12 17:28:23 102723s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_0
[06/12 17:28:27 102723s] <CMD> uiSetTool select
[06/12 17:28:45 102724s] <CMD> selectModule bitslice_6
[06/12 17:28:45 102724s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_0
[06/12 17:28:52 102724s] <CMD> selectModule bitslice_10
[06/12 17:28:52 102724s] Set RLRP Inst: bitslice_8/MemoryLatch_reg_0
[06/12 17:29:09 102724s] <CMD> gui_select -rect {54.672 8.056 55.381 6.355}
[06/12 17:29:10 102724s] <CMD> deselectAll
[06/12 17:29:10 102724s] <CMD> selectInst bitslice_10/MemoryLatch_reg_0
[06/12 17:29:10 102724s] Set RLRP Inst: bitslice_10/MemoryLatch_reg_0
[06/12 17:29:10 102724s] <CMD> deselectAll
[06/12 17:29:10 102724s] <CMD> selectInst bitslice_10/GDIN_reg
[06/12 17:29:10 102724s] Set RLRP Inst: bitslice_10/GDIN_reg
[06/12 17:29:12 102725s] <CMD> selectInst bitslice_10/MemoryLatch_reg_0
[06/12 17:29:12 102725s] Set RLRP Inst: bitslice_10/MemoryLatch_reg_0
[06/12 17:29:14 102725s] <CMD> uiSetTool move
[06/12 17:29:16 102725s] <CMD> setObjFPlanBox Instance bitslice_10/MemoryLatch_reg_0 53.97 4.715 56.37 7.115
[06/12 17:29:16 102725s] <CMD> setObjFPlanBox Instance bitslice_10/GDIN_reg 53.97 -0.085 58.37 2.315
[06/12 17:29:16 102725s] Set RLRP Inst: bitslice_10/MemoryLatch_reg_0
[06/12 17:29:17 102725s] <CMD> zoomSelected
[06/12 17:29:17 102725s] Set RLRP Inst: bitslice_10/MemoryLatch_reg_0
[06/12 17:29:21 102725s] <CMD> uiSetTool select
[06/12 17:29:23 102725s] <CMD> gui_select -rect {65.124 3.859 67.617 18.596}
[06/12 17:29:23 102725s] Set RLRP Inst: bitslice_12/read_mux/level_2_1
[06/12 17:29:24 102725s] Set RLRP Inst: bitslice_12/read_mux/level_2_1
[06/12 17:29:24 102725s] Set RLRP Inst: bitslice_12/read_mux/level_2_1
[06/12 17:29:25 102725s] <CMD> fit
[06/12 17:29:25 102725s] Set RLRP Inst: bitslice_12/read_mux/level_2_1
[06/12 17:29:26 102725s] <CMD> deselectAll
[06/12 17:29:29 102726s] <CMD> gui_select -rect {81.419 44.111 76.422 5.552}
[06/12 17:29:29 102726s] Set RLRP Inst: welltap_strip_2/welltap_9
[06/12 17:29:31 102726s] <CMD> uiSetTool move
[06/12 17:29:32 102726s] <CMD> deselectAll
[06/12 17:29:32 102726s] <CMD> selectInst bitslice_15/MemoryLatch_reg_0
[06/12 17:29:32 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_0
[06/12 17:29:36 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_0
[06/12 17:29:45 102726s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_0 74.9655 8.0585 77.3655 10.4585
[06/12 17:29:45 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_0
[06/12 17:29:46 102726s] <CMD> deselectAll
[06/12 17:29:46 102726s] <CMD> selectInst bitslice_15/MemoryLatch_reg_2
[06/12 17:29:46 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_2
[06/12 17:29:47 102726s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_2 75.4 11.338 77.8 13.738
[06/12 17:29:47 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_2
[06/12 17:29:47 102726s] <CMD> deselectAll
[06/12 17:29:47 102726s] <CMD> selectInst bitslice_15/MemoryLatch_reg_1
[06/12 17:29:47 102726s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_1
[06/12 17:29:49 102726s] <CMD> get_visible_nets
[06/12 17:29:50 102727s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_1 75.4 9.318 77.8 11.718
[06/12 17:29:50 102727s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_1
[06/12 17:29:51 102727s] <CMD> deselectAll
[06/12 17:29:51 102727s] <CMD> selectInst bitslice_15/MemoryLatch_reg_0
[06/12 17:29:51 102727s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_0
[06/12 17:29:54 102727s] <CMD> uiSetTool select
[06/12 17:29:55 102727s] <CMD> deselectAll
[06/12 17:29:55 102727s] <CMD> selectInst bitslice_15/MemoryLatch_reg_6
[06/12 17:29:55 102727s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_6
[06/12 17:29:55 102727s] <CMD> selectInst bitslice_15/MemoryLatch_reg_5
[06/12 17:29:55 102727s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_5
[06/12 17:29:56 102727s] <CMD> selectInst bitslice_15/MemoryLatch_reg_4
[06/12 17:29:56 102727s] Set RLRP Inst: bitslice_15/MemoryLatch_reg_4
[06/12 17:29:57 102727s] <CMD> uiSetTool move
[06/12 17:29:59 102727s] <CMD> uiSetTool select
[06/12 17:30:01 102727s] <CMD> gui_select -rect {76.531 45.034 77.889 34.336}
[06/12 17:30:03 102727s] <CMD> gui_select -rect {74.739 44.274 79.029 34.010}
[06/12 17:30:03 102727s] Set RLRP Inst: bitslice_15/read_mux/level_1_15
[06/12 17:30:05 102727s] <CMD> uiSetTool move
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_15 78.0715 40.8 78.8715 43.2
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_15 75.6715 40.8 78.0715 43.2
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_14 78.0715 38.4 78.8715 40.8
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_13 78.0715 36.0 78.8715 38.4
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_14 75.6715 38.4 78.0715 40.8
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_13 75.6715 36.0 78.0715 38.4
[06/12 17:30:09 102728s] <CMD> setObjFPlanBox IO_Pin {DOUT[14]} 75.3215 43.2 75.4215 43.4
[06/12 17:30:09 102728s] Set RLRP Inst: bitslice_15/read_mux/level_1_15
[06/12 17:30:10 102728s] <CMD> undo
[06/12 17:30:10 102728s] Set RLRP Inst: bitslice_15/read_mux/level_1_15
[06/12 17:30:11 102728s] <CMD> uiSetTool select
[06/12 17:30:13 102728s] <CMD> gui_select -rect {81.419 44.220 73.761 3.869}
[06/12 17:30:13 102728s] Set RLRP Inst: welltap_strip_2/welltap_9
[06/12 17:30:15 102728s] <CMD> uiSetTool move
[06/12 17:30:17 102728s] Set RLRP Inst: welltap_strip_2/welltap_9
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_9 87.601 21.6 88.001 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_8 87.601 19.2 88.001 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_7 87.601 16.8 88.001 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_6 87.601 14.4 88.001 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_5 87.601 12.0 88.001 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_4 87.601 9.6 88.001 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_3 87.601 7.2 88.001 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_2 87.601 4.8 88.001 7.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_17 87.601 40.8 88.001 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_16 87.601 38.4 88.001 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_15 87.601 36.0 88.001 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_14 87.601 33.6 88.001 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_13 87.601 31.2 88.001 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_12 87.601 28.8 88.001 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_11 87.601 26.4 88.001 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance welltap_strip_2/welltap_10 87.601 24.0 88.001 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_5_0 86.801 21.6 87.601 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_3 86.801 19.2 87.601 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_7 86.001 21.6 86.801 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_6 86.001 19.2 86.801 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_7 83.601 21.6 86.001 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_6 83.601 19.2 86.001 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_5_0 82.801 21.6 83.601 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_3 82.801 19.2 83.601 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_7 82.001 21.6 82.801 24.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_6 82.001 19.2 82.801 21.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_1 83.601 9.6 86.001 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_1 86.801 9.6 87.601 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_2 86.001 9.6 86.801 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_1 82.801 9.6 83.601 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_2 82.001 9.6 82.801 12.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_0 83.201 7.2 85.601 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_3_0 86.801 7.2 87.601 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_0 86.801 4.8 87.601 7.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_1 86.001 7.2 86.801 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_0 86.001 4.8 86.801 7.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_3_0 82.801 7.2 83.601 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_0 82.801 4.8 83.601 7.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_1 82.001 7.2 82.801 9.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_0 82.001 4.8 82.801 7.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_2 83.601 12.0 86.001 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_4_0 86.801 12.0 87.601 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_3_1 86.801 16.8 87.601 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_2 86.801 14.4 87.601 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_5 86.001 16.8 86.801 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_4 86.001 14.4 86.801 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_3 86.001 12.0 86.801 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_5 83.601 16.8 86.001 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_4 83.601 14.4 86.001 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_3 83.601 12.0 86.001 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_4_0 82.801 12.0 83.601 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_3_1 82.801 16.8 83.601 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_2 82.801 14.4 83.601 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_5 82.001 16.8 82.801 19.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_4 82.001 14.4 82.801 16.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_3 82.001 12.0 82.801 14.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_15 86.001 40.8 86.801 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_15 83.601 40.8 86.001 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/inv_out 86.801 40.8 87.401 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_15 82.001 40.8 82.801 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/inv_out 82.801 40.8 83.401 43.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_4_1 86.801 31.2 87.601 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_11 86.001 31.2 86.801 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_11 83.601 31.2 86.001 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_4_1 82.801 31.2 83.601 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_11 82.001 31.2 82.801 33.6
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_3_2 86.801 26.4 87.601 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_5 86.801 28.8 87.601 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_4 86.801 24.0 87.601 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_9 86.001 26.4 86.801 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_8 86.001 24.0 86.801 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_10 86.001 28.8 86.801 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_9 83.601 26.4 86.001 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_8 83.601 24.0 86.001 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_10 83.601 28.8 86.001 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_3_2 82.801 26.4 83.601 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_5 82.801 28.8 83.601 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_4 82.801 24.0 83.601 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_9 82.001 26.4 82.801 28.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_8 82.001 24.0 82.801 26.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_10 82.001 28.8 82.801 31.2
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_14 86.001 38.4 86.801 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_13 86.001 36.0 86.801 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_14 83.601 38.4 86.001 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_13 83.601 36.0 86.001 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_3_3 86.801 36.0 87.601 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_7 86.801 38.4 87.601 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_2_6 86.801 33.6 87.601 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/read_mux/level_1_12 86.001 33.6 86.801 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_15/MemoryLatch_reg_12 83.601 33.6 86.001 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_3_3 82.801 36.0 83.601 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_7 82.801 38.4 83.601 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_2_6 82.801 33.6 83.601 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_14 82.001 38.4 82.801 40.8
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_13 82.001 36.0 82.801 38.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox Instance bitslice_14/read_mux/level_1_12 82.001 33.6 82.801 36.0
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox IO_Pin {DOUT[14]} 83.251 43.2 83.351 43.4
[06/12 17:30:18 102728s] <CMD> setObjFPlanBox IO_Pin {DOUT[15]} 87.251 43.2 87.351 43.4
[06/12 17:30:18 102728s] Set RLRP Inst: welltap_strip_2/welltap_9
[06/12 17:30:22 102729s] <CMD> uiSetTool select
[06/12 17:30:22 102729s] <CMD> deselectAll
[06/12 17:30:26 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:27 102729s] <CMD> undo
[06/12 17:30:30 102729s] <CMD> redo
[06/12 17:30:31 102729s] <CMD> redo
[06/12 17:39:49 102749s] <CMD> selectModule bitslice_11
[06/12 17:39:55 102749s] <CMD> uiSetTool move
[06/12 17:39:56 102749s] <CMD> deselectAll
[06/12 17:39:56 102749s] <CMD> selectInst bitslice_11/MemoryLatch_reg_14
[06/12 17:39:56 102749s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_14
[06/12 17:40:02 102749s] <CMD> uiSetTool select
[06/12 17:40:03 102749s] <CMD> gui_select -rect {-2.054 43.079 10.003 29.556}
[06/12 17:40:03 102749s] Set RLRP Inst: welltap_strip_0/welltap_16
[06/12 17:40:04 102750s] <CMD> uiSetTool move
[06/12 17:40:09 102750s] <CMD> uiSetTool select
[06/12 17:40:16 102750s] <CMD> deselectAll
[06/12 17:40:16 102750s] <CMD> redraw
[06/12 17:40:18 102750s] <CMD> selectModule bitslice_11
[06/12 17:40:31 102751s] Loading bitslice_11 (bitslice_odd_SPC_1)
[06/12 17:40:31 102751s] Traverse HInst bitslice_11(bitslice_odd_SPC_1)
[06/12 17:40:47 102751s] <CMD> uiSetTool move
[06/12 17:40:49 102751s] <CMD> deselectAll
[06/12 17:40:49 102751s] <CMD> selectInst bitslice_11/MemoryLatch_reg_12
[06/12 17:40:49 102751s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_12
[06/12 17:40:57 102752s] <CMD> deselectAll
[06/12 17:40:57 102752s] <CMD> selectInst bitslice_11/MemoryLatch_reg_13
[06/12 17:40:57 102752s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:00 102752s] <CMD> uiSetTool copy
[06/12 17:41:01 102752s] <CMD> uiSetTool copy
[06/12 17:41:03 102752s] <CMD> uiSetTool move
[06/12 17:41:13 102752s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:14 102752s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:14 102752s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:16 102753s] <CMD> selectModule bitslice_12
[06/12 17:41:16 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:17 102753s] <CMD> deselect_obj hinst:scm65/bitslice_12
[06/12 17:41:17 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:18 102753s] <CMD> selectModule bitslice_12
[06/12 17:41:18 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:19 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:20 102753s] <CMD> selectModule bitslice_11
[06/12 17:41:20 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:20 102753s] <CMD> deselect_obj hinst:scm65/bitslice_11
[06/12 17:41:20 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:21 102753s] <CMD> deselect_obj hinst:scm65/bitslice_11
[06/12 17:41:21 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:22 102753s] <CMD> selectModule bitslice_11
[06/12 17:41:22 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:35 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:37 102753s] <CMD> selectModule bitslice_12
[06/12 17:41:37 102753s] Set RLRP Inst: bitslice_11/MemoryLatch_reg_13
[06/12 17:41:53 102754s] <CMD> uiSetTool move
[06/12 17:41:55 102754s] <CMD> deselectAll
[06/12 17:41:55 102754s] <CMD> selectInst bitslice_12/MemoryLatch_reg_15
[06/12 17:41:55 102754s] Set RLRP Inst: bitslice_12/MemoryLatch_reg_15
[06/12 17:41:57 102754s] <CMD> setObjFPlanBox Instance bitslice_12/MemoryLatch_reg_15 62.531 40.6915 64.931 43.0915
[06/12 17:41:57 102754s] Set RLRP Inst: bitslice_12/MemoryLatch_reg_15
[06/12 17:42:00 102754s] <CMD> undo
[06/12 17:42:00 102754s] Set RLRP Inst: bitslice_12/MemoryLatch_reg_15
[06/12 17:42:07 102755s] <CMD> uiSetTool select
[06/12 17:42:19 102755s] <CMD> deselectAll
[06/12 17:42:37 102756s] <CMD> get_visible_nets
[06/12 17:42:43 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_15
[06/12 17:42:43 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_15
[06/12 17:42:45 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_14
[06/12 17:42:45 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_14
[06/12 17:42:45 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_13
[06/12 17:42:45 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_13
[06/12 17:42:46 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_12
[06/12 17:42:46 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_12
[06/12 17:42:46 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_11
[06/12 17:42:46 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_11
[06/12 17:42:47 102756s] <CMD> selectInst bitslice_0/MemoryLatch_reg_10
[06/12 17:42:47 102756s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 17:42:49 102756s] <CMD> uiSetTool move
[06/12 17:42:52 102756s] <CMD> uiSetTool select
[06/12 17:42:55 102757s] <CMD> uiSetTool move
[06/12 17:43:05 102757s] <CMD> setDrawView fplan
[06/12 17:43:05 102757s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 17:43:06 102757s] <CMD> setDrawView ameba
[06/12 17:43:06 102757s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 17:43:06 102757s] <CMD> setDrawView ameba
[06/12 17:43:06 102757s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 17:43:07 102757s] <CMD> setDrawView place
[06/12 17:43:07 102757s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 18:00:30 102793s] Set RLRP Inst: bitslice_0/MemoryLatch_reg_10
[06/12 18:00:35 102793s] 
[06/12 18:00:35 102793s] *** Memory Usage v#1 (Current mem = 1028.438M, initial mem = 167.637M) ***
[06/12 18:00:35 102793s] 
[06/12 18:00:35 102793s] *** Summary of all messages that are not suppressed in this session:
[06/12 18:00:35 102793s] Severity  ID               Count  Summary                                  
[06/12 18:00:35 102793s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/12 18:00:35 102793s] WARNING   IMPEXT-7040          4  A %s wire, passing through or close to l...
[06/12 18:00:35 102793s] WARNING   IMPEXT-6140         14  The RC table is not interpolated for wir...
[06/12 18:00:35 102793s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[06/12 18:00:35 102793s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/12 18:00:35 102793s] WARNING   IMPSR-4302           1  Cap-table is found in the design, so the...
[06/12 18:00:35 102793s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[06/12 18:00:35 102793s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[06/12 18:00:35 102793s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[06/12 18:00:35 102793s] ERROR     IMPLIC-11            6  Unable to validate license feature(s). A...
[06/12 18:00:35 102793s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[06/12 18:00:35 102793s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/12 18:00:35 102793s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[06/12 18:00:35 102793s] WARNING   TCLCMD-1403          1  '%s'                                     
[06/12 18:00:35 102793s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[06/12 18:00:35 102793s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/12 18:00:35 102793s] *** Message Summary: 34 warning(s), 34 error(s)
[06/12 18:00:35 102793s] 
[06/12 18:00:35 102793s] --- Ending "Innovus" (totcpu=28:33:14, real=791:45:00, mem=1028.4M) ---
