/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [27:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [26:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[181] ? celloutsig_1_1z : celloutsig_1_2z;
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_14z[4] : celloutsig_1_1z;
  assign celloutsig_0_35z = ~((celloutsig_0_14z | celloutsig_0_22z) & (celloutsig_0_11z[0] | celloutsig_0_33z[2]));
  assign celloutsig_1_1z = ~((in_data[160] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_6z[0]) & (celloutsig_1_5z | celloutsig_1_7z[2]));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_10z[2]) & (celloutsig_1_10z[0] | celloutsig_1_4z[4]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[8] | celloutsig_0_3z[7]) & (celloutsig_0_1z[13] | celloutsig_0_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_14z[5] | celloutsig_1_12z[0]) & (celloutsig_1_15z | celloutsig_1_11z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_5z) & (celloutsig_0_4z | celloutsig_0_2z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_3z[1]) & (celloutsig_0_3z[1] | _00_));
  assign celloutsig_0_31z = { celloutsig_0_1z[3:2], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_9z[9], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_0z } + in_data[23:12];
  assign celloutsig_0_33z = celloutsig_0_32z + celloutsig_0_1z[21:19];
  assign celloutsig_1_12z = { celloutsig_1_6z[5:2], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } + celloutsig_1_6z;
  assign celloutsig_0_1z = { in_data[61:36], celloutsig_0_0z, celloutsig_0_0z } + in_data[43:16];
  reg [3:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 4'h0;
    else _16_ <= { celloutsig_0_3z[6:4], celloutsig_0_0z };
  assign { _01_[3:1], _00_ } = _16_;
  assign celloutsig_0_4z = { celloutsig_0_3z[8:3], celloutsig_0_2z } <= celloutsig_0_1z[20:11];
  assign celloutsig_1_0z = ! in_data[131:127];
  assign celloutsig_1_15z = ! { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_13z = ! celloutsig_0_3z[5:1];
  assign celloutsig_0_14z = ! in_data[42:38];
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[68:60] : in_data[29:21];
  assign celloutsig_1_4z = celloutsig_1_0z ? { 2'h3, celloutsig_1_1z, 1'h1, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } : in_data[155:149];
  assign celloutsig_1_7z[26:1] = celloutsig_1_4z[2] ? { in_data[105:101], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } : in_data[149:124];
  assign celloutsig_1_14z[5:1] = celloutsig_1_7z[14] ? { in_data[160:157], celloutsig_1_0z } : celloutsig_1_4z[5:1];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z } != { in_data[149], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], celloutsig_1_3z } != { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_12z = { _01_[2:1], _00_, celloutsig_0_2z } != { celloutsig_0_2z[1:0], celloutsig_0_4z, _01_[3:1], _00_ };
  assign celloutsig_0_34z = - { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z[9], celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_27z = - celloutsig_0_1z[27:24];
  assign celloutsig_0_0z = in_data[19] & in_data[82];
  assign celloutsig_0_18z = celloutsig_0_2z[3] & celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_8z[5] & celloutsig_0_5z;
  assign celloutsig_0_32z = celloutsig_0_11z << { celloutsig_0_31z[11], celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_1_8z = { in_data[99:96], celloutsig_1_0z } << { celloutsig_1_6z[6:4], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_8z[5:0], celloutsig_0_7z, celloutsig_0_8z } << in_data[27:13];
  assign celloutsig_0_11z = { _01_[3:2], celloutsig_0_5z } << _01_[3:1];
  assign celloutsig_1_6z = { in_data[183:178], celloutsig_1_3z, celloutsig_1_3z } - { celloutsig_1_4z[5:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[4:1], celloutsig_1_1z } - celloutsig_1_7z[19:15];
  assign celloutsig_0_8z = { celloutsig_0_3z[7:1], celloutsig_0_5z } - { in_data[51:48], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[10:7] - in_data[16:13];
  assign _01_[0] = _00_;
  assign celloutsig_1_14z[0] = celloutsig_1_1z;
  assign celloutsig_1_7z[0] = celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
