//#D should modulo correctly
//#! R15 R7 W1
//#! R30 R5 W0
//#! R100 R1 W0

read
read
mod
write
halt