../../config/global_defines.sv
../../rtl/project_pkg.sv

../../COMMON_LIB/rtl/common_lib_pkg.sv
../../COMMON_LIB/rtl/clk_reset_if.sv
../../COMMON_LIB/rtl/elip_if.sv
../../COMMON_LIB/rtl/sync_edge.sv
../../COMMON_LIB/rtl/sync_pad.sv
../../COMMON_LIB/rtl/sync.sv
../../COMMON_LIB/rtl/deb_long.sv
../../COMMON_LIB/rtl/sync_deb_long.sv
../../COMMON_LIB/rtl/deb.sv
../../COMMON_LIB/rtl/sync_deb.sv
../../COMMON_LIB/rtl/clock_switch.sv
../../COMMON_LIB/rtl/reset_syncro.sv
../../COMMON_LIB/rtl/clk_gate.v
../../COMMON_LIB/models/rtl/DW_ecc.v
../../COMMON_LIB/rtl_sv/syncro.sv

../../DATA_STORAGE/rtl/buffer_if_pkg.sv
../../DATA_STORAGE/rtl/ram_wrapper.sv
../../DATA_STORAGE/rtl/buffer_reader_if.sv
../../DATA_STORAGE/rtl/buffer_writer_if.sv
../../DATA_STORAGE/rtl/buffer_reader_demux.sv
../../DATA_STORAGE/rtl/buffer_writer_demux.sv
../../DATA_STORAGE/rtl/buffer.sv
../../DATA_STORAGE/rtl/buffers.sv
../../DATA_STORAGE/rtl/data_storage.sv
../../DATA_STORAGE/rtl/elip_system_arbiter.sv
../../DATA_STORAGE/rtl/elip_ram_access_arbiter.sv
../../DATA_STORAGE/rtl/elip_full_to_elip.sv
../../DATA_STORAGE/rtl/data_storage.sv
../../DSI3_MASTER/rtl/dsi3_pkg.sv
../../DSI3_MASTER/rtl/dsi3_if.sv
../../DSI3_MASTER/rtl/dsi3_common_config_if.sv
../../DSI3_MASTER/rtl/dsi3_io_if.sv
../../DSI3_MASTER/rtl/dsi3_chip_converter.sv
../../DSI3_MASTER/rtl/dsi3_chip_filter_counter.sv
../../DSI3_MASTER/rtl/dsi3_crc_parallel_symbol.sv
../../DSI3_MASTER/rtl/dsi3_crc_parallel.sv
../../DSI3_MASTER/rtl/dsi3_filter.sv
../../DSI3_MASTER/rtl/dsi3_receive_filter.sv
../../DSI3_MASTER/rtl/dsi3_receive_counter.sv
../../DSI3_MASTER/rtl/dsi3_receive_sample_counter.sv
../../DSI3_MASTER/rtl/dsi3_receive_sampling.sv
../../DSI3_MASTER/rtl/dsi3_receive.sv
../../DSI3_MASTER/rtl/dsi3_symbol_builder.sv
../../DSI3_MASTER/rtl/dsi3_symbol_lut.sv
../../DSI3_MASTER/rtl/dsi3_transmit.sv
../../DSI3_MASTER/rtl/dsi3_wave_shaping.sv
../../DSI3_MASTER/rtl/dsi3_core.sv
../../DSI3_MASTER/rtl/dsi3_block.sv
../../DSI3_MASTER/rtl/dsi3.sv
../../edf_registers/supply_registers.sv
../../edf_registers/DSI3_channel_registers.sv
../../edf_registers/common_DSI3_block_registers.sv
../../edf_registers/Interrupt_Registers.sv
../../edf_registers/time_base_registers.sv
../../edf_registers/SPI_interrupt_registers.sv
../../edf_registers/buffer_interrupt_registers.sv
../../edf_registers/ring_buffer_registers.sv
../../edf_registers/IC_status_word.sv
../../edf_registers/IC_revision_and_ID_registers.sv

../../MAIN_CONTROL/rtl/main_control_pkg.sv
../../MAIN_CONTROL/rtl/supply_io_if.sv
../../MAIN_CONTROL/rtl/otp_ip_bus_if.sv
../../MAIN_CONTROL/rtl/otp_io_if.sv
../../MAIN_CONTROL/rtl/hamming_decoder.sv
../../MAIN_CONTROL/rtl/main_fsm.sv
../../MAIN_CONTROL/rtl/main_control.sv

../../SPI/rtl/spi.sv
../../SPI/rtl/spi_core.sv
../../SPI/rtl/spi_int_if.sv
../../SPI/rtl/spi_sync.sv
../../SPI/rtl/spi_tx_fifo.sv

../../TIMEBASE/rtl/timebase_info_if.sv
../../TIMEBASE/rtl/timebase_io_if.sv
../../edf_registers/time_base_registers.sv
../../TIMEBASE/rtl/clk_div.sv
../../TIMEBASE/rtl/clkref_monitor.sv
../../TIMEBASE/rtl/pll_monitor.sv
../../TIMEBASE/rtl/tick_div.sv
../../TIMEBASE/rtl/tick_gen.sv
../../TIMEBASE/rtl/timebase.sv

../../rtl/elip_full_if.sv
../../rtl/pad_if.sv
../../rtl/pad_int_if.sv
../../rtl/elip_splitter.sv
../../rtl/command_control.sv
../../rtl/logic_top.sv
../../rtl/digtop.sv
