// Seed: 1741642274
module module_0 ();
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    output tri  id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input wand id_7
    , id_16,
    output tri0 id_8,
    output wand id_9,
    output wire id_10,
    input uwire id_11,
    output wand id_12,
    input wand id_13,
    output tri1 id_14
    , id_17
);
  wire id_18;
  and (id_0, id_11, id_13, id_16, id_17, id_18, id_2, id_4, id_5, id_7);
  assign id_8 = 1;
  module_0();
endmodule
