{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751613278589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751613278591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 04 12:44:38 2025 " "Processing started: Fri Jul 04 12:44:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751613278591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751613278591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Voting_Machine -c Voting_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Voting_Machine -c Voting_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751613278591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751613279294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751613279294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voting_machine.v 4 4 " "Found 4 design units, including 4 entities, in source file voting_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonControl " "Found entity 1: buttonControl" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751613291087 ""} { "Info" "ISGN_ENTITY_NAME" "2 voteLogger " "Found entity 2: voteLogger" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751613291087 ""} { "Info" "ISGN_ENTITY_NAME" "3 modeControl " "Found entity 3: modeControl" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751613291087 ""} { "Info" "ISGN_ENTITY_NAME" "4 Voting_Machine " "Found entity 4: Voting_Machine" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751613291087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751613291087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Voting_Machine " "Elaborating entity \"Voting_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751613291143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "anyValidVote voting_machine.v(159) " "Verilog HDL or VHDL warning at voting_machine.v(159): object \"anyValidVote\" assigned a value but never read" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751613291144 "|Voting_Machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonControl buttonControl:bc1 " "Elaborating entity \"buttonControl\" for hierarchy \"buttonControl:bc1\"" {  } { { "voting_machine.v" "bc1" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751613291161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 voting_machine.v(18) " "Verilog HDL assignment warning at voting_machine.v(18): truncated value with size 32 to match size of target (26)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291163 "|Voting_Machine|buttonControl:bc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voteLogger voteLogger:VL " "Elaborating entity \"voteLogger\" for hierarchy \"voteLogger:VL\"" {  } { { "voting_machine.v" "VL" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751613291185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voting_machine.v(60) " "Verilog HDL assignment warning at voting_machine.v(60): truncated value with size 32 to match size of target (8)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291185 "|Voting_Machine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voting_machine.v(62) " "Verilog HDL assignment warning at voting_machine.v(62): truncated value with size 32 to match size of target (8)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291186 "|Voting_Machine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voting_machine.v(64) " "Verilog HDL assignment warning at voting_machine.v(64): truncated value with size 32 to match size of target (8)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291186 "|Voting_Machine|voteLogger:VL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 voting_machine.v(66) " "Verilog HDL assignment warning at voting_machine.v(66): truncated value with size 32 to match size of target (8)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291186 "|Voting_Machine|voteLogger:VL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modeControl modeControl:MC " "Elaborating entity \"modeControl\" for hierarchy \"modeControl:MC\"" {  } { { "voting_machine.v" "MC" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751613291207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 voting_machine.v(102) " "Verilog HDL assignment warning at voting_machine.v(102): truncated value with size 32 to match size of target (26)" {  } { { "voting_machine.v" "" { Text "C:/Users/anuka/Desktop/6th Sem/EE 6205 Hardware Description Language/Voting_Machine/FPGA/voting_machine.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751613291208 "|Voting_Machine|modeControl:MC"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751613292458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751613293257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751613293257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751613293624 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751613293624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751613293624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751613293624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751613293660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 04 12:44:53 2025 " "Processing ended: Fri Jul 04 12:44:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751613293660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751613293660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751613293660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751613293660 ""}
