diff --git a/board/microchip/sam9x/post_build.sh b/board/microchip/sam9x/post_build.sh
index 96b92b2..662f339 100755
--- a/board/microchip/sam9x/post_build.sh
+++ b/board/microchip/sam9x/post_build.sh
@@ -17,6 +17,8 @@ elif grep -Eq "^BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X60_CURIOSITY=y$" ${BR2_CONFIG}; t
 	sed -i "s/interface = .*/interface = i2c,0x6A,0/" ${TARGET_DIR}/var/lib/cryptoauthlib/0.conf
 elif grep -Eq "^BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_CURIOSITY=y$" ${BR2_CONFIG}; then
 	sed -i "s/interface = .*/interface = i2c,0x6A,1/" ${TARGET_DIR}/var/lib/cryptoauthlib/0.conf
+elif grep -Eq "^BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER=y$" ${BR2_CONFIG}; then
+	sed -i "s/interface = .*/interface = i2c,0x6A,1/" ${TARGET_DIR}/var/lib/cryptoauthlib/0.conf
 fi
 
 if grep -Eq "^BR2_PACKAGE_GREENGRASS_CORE=y$" ${BR2_CONFIG}; then
diff --git a/board/microchip/sam9x75_master/fs-overlay/etc/udev/rules.d/local.rules b/board/microchip/sam9x75_master/fs-overlay/etc/udev/rules.d/local.rules
new file mode 100644
index 0000000..b68e947
--- /dev/null
+++ b/board/microchip/sam9x75_master/fs-overlay/etc/udev/rules.d/local.rules
@@ -0,0 +1,2 @@
+# Create a symlink for the panel keyboard input which is has a platform parent
+SUBSYSTEM=="input", SUBSYSTEMS=="platform", KERNEL=="event[0-9]*", ENV{ID_INPUT_KEY}=="1", SYMLINK+="input/keyboard0"
diff --git a/board/microchip/sam9x75_master/fs-overlay/root/Start_AP.sh b/board/microchip/sam9x75_master/fs-overlay/root/Start_AP.sh
new file mode 100755
index 0000000..0f68199
--- /dev/null
+++ b/board/microchip/sam9x75_master/fs-overlay/root/Start_AP.sh
@@ -0,0 +1,138 @@
+#!/bin/sh
+echo "---------------------------------------------------"
+echo " #     #                                           "
+echo " #  #  # ###### #       ####   ####  #    # ###### "
+echo " #  #  # #      #      #    # #    # ##  ## #      "
+echo " #  #  # #####  #      #      #    # # ## # #####  "
+echo " #  #  # #      #      #      #    # #    # #      "
+echo " #  #  # #      #      #    # #    # #    # #      "
+echo "  ## ##  ###### ######  ####   ####  #    # ###### "
+echo "---------------------------------------------------"
+echo "    #    ######     ######                         "
+echo "   # #   #     #    #     # ###### #    #  ####    "
+echo "  #   #  #     #    #     # #      ##  ## #    #   "
+echo " #     # ######     #     # #####  # ## # #    #   "
+echo " ####### #          #     # #      #    # #    #   "
+echo " #     # #          #     # #      #    # #    #   "
+echo " #     # #          ######  ###### #    #  ####    "
+echo "---------------------------------------------------"
+
+#check wlan0 interface
+check_wlan_interface() {
+	if ifconfig | grep -q "wlan0" ; then
+		echo "Wireless LAN interface is UP!"
+	else
+		echo "Wireless LAN interface has FAILED"
+		echo "Reloading the wilc-sdio module"
+		modprobe -r wilc-sdio
+		modprobe wilc-sdio
+		if lsmod | grep -q "wilc_sdio";  then
+			echo "WILC-SDIO module inserted successfully"
+		else
+			echo "WILC-SDIO module insert failed"
+			exit 1
+		fi
+	fi
+}
+
+# Requesting user choice for AP mode
+echo "Please select AP mode:"
+echo "1) Open AP"
+echo "2) WPA-secured AP"
+echo "Enter your choice (1/2): "
+read -r ap_choice
+
+if [ "$ap_choice" -ne 1 ] && [ "$ap_choice" -ne 2 ]; then
+	echo "Invalid choice. Exiting."
+	exit 2
+fi
+
+if lsmod | grep -q "wilc_sdio" ; then
+	echo "1.############## WILC-SDIO module is available ##############"
+else
+	echo "1. Inserting the wilc-sdio module"
+	modprobe wilc-sdio
+	if lsmod | grep -q "wilc_sdio";  then
+		echo "WILC-SDIO module insterted successfully"
+	else
+		echo "WILC-SDIO module insert failed"
+		exit 3
+	fi
+fi
+
+echo "2.############## Bringing up the wlan0 interface ##############"
+check_wlan_interface
+
+echo "3.############# Stopping wpa_supplicant service if any ####"
+systemctl stop wpa_supplicant.service
+
+killall -9 dhcpd
+sleep 2
+
+echo "4.############# Loading network configuration  #######"
+cp /usr/lib/systemd/system/hostapd@.service.example /etc/systemd/system/hostapd@.service
+cp /usr/lib/systemd/network/80-wifi-softap.network.example /etc/systemd/network/wlan0.network
+networkctl reload
+
+echo "5.############## Starting the Host AP deamon ##############"
+case $ap_choice in
+	1)
+		if systemctl is-active hostapd@wpa --quiet; then
+			systemctl stop hostapd@wpa
+		fi
+		sleep 2
+		check_wlan_interface
+		sleep 4
+		echo "Starting Open AP..."
+		systemctl start hostapd@open.service
+		AP_NAME="microchip-SoftAP"
+		echo "This is an open network - no password"
+		;;
+	2)
+		if systemctl is-active hostapd@open --quiet; then
+			systemctl stop hostapd@open
+		fi
+		sleep 2
+		check_wlan_interface
+		sleep 4
+		echo "Starting WPA-secured AP..."
+		systemctl start hostapd@wpa.service
+		AP_NAME="microchip-WpaAP"
+		if grep -q "wpa_passphrase" /etc/network/wilc_hostapd_wpa.conf; then
+			AP_PSK=$(sed -n 's/wpa_passphrase=//p' /etc/network/wilc_hostapd_wpa.conf)
+			echo "Secured network with password: $AP_PSK"
+		fi
+		;;
+esac
+
+if ps | grep -q "hostapd" ;
+then
+	echo "hostapd process has started successfully"
+else
+	echo "hostapd has failed to start"
+	exit 4
+fi
+
+echo "6.############## Start DHCP server##################"
+cat > /etc/dhcp/dhcpd.conf << EOF
+subnet 192.168.1.0 netmask 255.255.255.0 {
+   range 192.168.1.2 192.168.1.110;
+   option broadcast-address 192.168.1.255;
+   option routers 192.168.1.1;
+}
+EOF
+
+sleep 5
+dhcpd wlan0 &
+
+cd /root/
+./websocket &
+
+nohup python3 -m http.server 80 -d /var/www/html &
+echo "Now, The device comes up as an Access Point(AP) and host a webpage to provision"
+echo "WiFi station interface"
+echo ""
+echo "Use a Phone/Laptop and connect to the '$AP_NAME' WiFi AP using '$AP_PSK'"
+echo "Using the web browser open http://192.168.1.1"
+echo "---------------------------------------------------"
+echo "---------------------------------------------------"
diff --git a/board/microchip/sam9x75_master/fs-overlay/root/Start_STA.sh b/board/microchip/sam9x75_master/fs-overlay/root/Start_STA.sh
new file mode 100755
index 0000000..1262025
--- /dev/null
+++ b/board/microchip/sam9x75_master/fs-overlay/root/Start_STA.sh
@@ -0,0 +1,104 @@
+#!/bin/sh
+echo "---------------------------------------------------"
+echo "  #####  #######    #            "
+echo " #     #    #      # #           "
+echo " #          #     #   #         "
+echo "  #####     #    #     #         "
+echo "       #    #    #######         "
+echo " #     #    #    #     #         "
+echo "  #####     #    #     #         "
+echo "---------------------------------------------------"
+echo " ######  ####### #     # ####### "
+echo " #     # #       ##   ## #     # "
+echo " #     # #       # # # # #     # "
+echo " #     # #####   #  #  # #     # "
+echo " #     # #       #     # #     # "
+echo " #     # #       #     # #     # "
+echo " ######  ####### #     # ####### "
+echo "---------------------------------------------------"
+echo "---------------------------------------------------"
+
+if lsmod | grep -q "wilc_sdio" ; then
+	echo "1.############## WILC-SDIO module is available ##############"
+else
+	echo "1.############## Inserting the wilc-sdio module ##############"
+	modprobe wilc-sdio
+	if lsmod | grep -q "wilc_sdio";  then
+		echo "WILC-SDIO module insterted successfully"
+	else
+		echo "WILC-SDIO module insert failed"
+		exit 1
+	fi
+fi
+
+cat << 'EOT' > /etc/wpa_supplicant.conf
+ctrl_interface=/var/run/wpa_supplicant
+ctrl_interface_group=0
+update_config=1
+
+network={
+	key_mgmt=NONE
+}
+EOT
+
+if grep -q "ssid" /etc/wpa_supplicant.conf; then
+	echo "Connecting to router:-"
+	sed -n "/ssid/p" /etc/wpa_supplicant.conf
+	sleep 2
+else
+	echo "Input the SSID of the router/AP"
+	read -r newSsid
+	echo "New SSID ""$newSsid"
+	sed -i "s/{.*/& \n\tssid=\"$newSsid\"/gI" /etc/wpa_supplicant.conf
+	echo "Input the passphrase(if non-secured, press Carriage Return(Enter)"
+	read -r passPhrase
+	if [ "$passPhrase" = "" ]; then
+		echo "Connecting to Non-Secured AP"
+		sed -i "s/\bkey_mgmt\b.*/key_mgmt=NONE/gI" /etc/wpa_supplicant.conf
+	else
+		echo "New Passphrase ""$passPhrase"
+		sed -i "s/ssid.*/& \n\tpsk=\"$passPhrase\"/gI" /etc/wpa_supplicant.conf
+		sed -i "/key_mgmt/d" /etc/wpa_supplicant.conf
+	fi
+
+fi
+echo "2.########### Stopping AP mode services if running any ###########"
+
+if systemctl is-active hostapd@open --quiet; then
+	systemctl stop hostapd@open
+fi
+
+if systemctl is-active hostapd@wpa --quiet; then
+	systemctl stop hostapd@wpa
+fi
+
+sleep 2
+killall -9 dhcpd
+
+echo "3.############# Loading network configuration  #######"
+cp /usr/lib/systemd/system/wpa_supplicant.service.example /etc/systemd/system/wpa_supplicant.service
+cp /usr/lib/systemd/network/80-wifi-station.network.example /etc/systemd/network/wlan0.network
+networkctl reload
+
+echo "4.############## Bringing up wlan0 interface ##############"
+if ifconfig | grep -q "wlan0" ; then
+	echo "Wireless LAN interface is UP!"
+else
+	echo "Wireless LAN interface has FAILED"
+	echo "2. Reloading the wilc-sdio module"
+	modprobe -r wilc-sdio
+	modprobe wilc-sdio
+	if lsmod | grep -q "wilc_sdio";  then
+		echo "WILC-SDIO module insterted successfully"
+	else
+		echo "WILC-SDIO module insert failed"
+		exit 2
+	fi
+fi
+
+sleep 4
+echo "5.############## Starting WPA Supplicant  ##################"
+systemctl restart wpa_supplicant.service
+
+echo "6.############## Restart systemd-networkd service ##########"
+systemctl restart systemd-networkd.service
diff --git a/board/microchip/sam9x75_master/genimage.cfg b/board/microchip/sam9x75_master/genimage.cfg
new file mode 100644
index 0000000..8b053d7
--- /dev/null
+++ b/board/microchip/sam9x75_master/genimage.cfg
@@ -0,0 +1,33 @@
+# Image for SD card boot on Microchip SAM9X75 Master board
+#
+image boot.vfat {
+	vfat {
+		files = {
+			"sam9x75_master.itb",
+			"boot.bin",
+			"u-boot.bin"
+		}
+
+		file uboot.env {
+			image = "uboot-env.bin"
+		}
+	}
+	size = 16M
+}
+
+image sdcard.img {
+	hdimage {
+	}
+
+	partition boot {
+		partition-type = 0xC
+		bootable = "true"
+		image = "boot.vfat"
+		offset = 1M
+	}
+
+	partition rootfs {
+		partition-type = 0x83
+		image = "rootfs.ext4"
+	}
+}
diff --git a/board/microchip/sam9x75_master/uboot-env.txt b/board/microchip/sam9x75_master/uboot-env.txt
new file mode 100644
index 0000000..6196a05
--- /dev/null
+++ b/board/microchip/sam9x75_master/uboot-env.txt
@@ -0,0 +1,17 @@
+video_mode_mipi=Unknown-1:720x1280-16
+video_mode_lvds=Unknown-1:800x480-16
+eth_phy=lan8840
+wilc_S02=wilc
+at91_display_detect=run lvdstest; run mipitest; run at91_prepare_bootargs; run at91_prepare_display_overlay
+lvdstest=test -n $display && test $display = ST7262 && setenv display_var 'lvds' && setenv at91_video_bootargs video=${video_mode_lvds}
+mipitest=test -n $display && test $display = HX8394 && setenv display_var 'mipi' && setenv at91_video_bootargs video=${video_mode_mipi}
+at91_prepare_bootargs=test -n $at91_video_bootargs && setenv bootargs ${bootargs} ${at91_video_bootargs}
+at91_prepare_display_overlay=test -n $display_var && setenv at91_overlays_config ${at91_overlays_config}'#'${display_var}
+bootcmd=run at91_display_detect; run bootcmd_boot;
+bootargs=console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait atmel.pm_modes=standby,ulp0 cma=128m
+bootcmd_boot=fatload mmc 0:1 0x24000000 sam9x75_master.itb; bootm 0x24000000#kernel_dtb${at91_overlays_config}#${eth_phy}#${wilc_S02}
+bootdelay=1
+ethact=gmac0
+stderr=serial
+stdin=serial
+stdout=serial
diff --git a/board/microchip/sam9x75_master/uboot-nf-env.txt b/board/microchip/sam9x75_master/uboot-nf-env.txt
new file mode 100644
index 0000000..f1e6ae9
--- /dev/null
+++ b/board/microchip/sam9x75_master/uboot-nf-env.txt
@@ -0,0 +1,18 @@
+video_mode_mipi=Unknown-1:720x1280-16
+video_mode_lvds=Unknown-1:800x480-16
+eth_phy=lan8840
+wilc_S02=wilc
+at91_display_detect=run lvdstest; run mipitest; run at91_prepare_bootargs; run at91_prepare_display_overlay
+lvdstest=test -n $display && test $display = ST7262 && setenv display_var 'lvds' && setenv at91_video_bootargs video=${video_mode_lvds}
+mipitest=test -n $display && test $display = HX8394 && setenv display_var 'mipi' && setenv at91_video_bootargs video=${video_mode_mipi}
+at91_prepare_bootargs=test -n $at91_video_bootargs && setenv bootargs ${bootargs} ${at91_video_bootargs}
+at91_prepare_display_overlay=test -n $display_var && setenv at91_overlays_config ${at91_overlays_config}'#'${display_var}
+bootcmd=run at91_display_detect; run bootcmd_boot;
+bootargs=console=ttyS0,115200 mtdparts=atmel_nand:256k(bootstrap)ro,768k(uboot)ro,256k(env_redundant),256k(env),6656k(itb)ro,-(rootfs) rootfstype=ubifs ubi.mtd=11 root=ubi0:rootfs rw atmel.pm_modes=standby,ulp0
+bootcmd_boot=nand read ${loadaddr} 0x180000 0x800000; bootm ${loadaddr}#kernel_dtb${at91_overlays_config}#${eth_phy}#${wilc_S02}
+bootdelay=1
+loadaddr=0x24000000
+ethact=gmac0
+stderr=serial
+stdin=serial
+stdout=serial
diff --git a/configs/sam9x75_master_graphics_defconfig b/configs/sam9x75_master_graphics_defconfig
new file mode 100644
index 0000000..1cb813b
--- /dev/null
+++ b/configs/sam9x75_master_graphics_defconfig
@@ -0,0 +1,251 @@
+BR2_arm=y
+BR2_ARM_INSTRUCTIONS_THUMB=y
+BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_6_12=y
+BR2_TOOLCHAIN_BUILDROOT_CXX=y
+BR2_PACKAGE_HOST_GDB=y
+BR2_PACKAGE_HOST_GDB_TUI=y
+BR2_PACKAGE_HOST_GDB_PYTHON3=y
+BR2_PACKAGE_HOST_GDB_SIM=y
+BR2_CCACHE=y
+BR2_OPTIMIZE_FAST=y
+BR2_GLOBAL_PATCH_DIR="$(BR2_EXTERNAL_MCHP_PATH)/patches"
+BR2_TARGET_GENERIC_HOSTNAME="sam9x75_master"
+BR2_TARGET_GENERIC_ISSUE="Welcome to the Microchip SAM9X75 Master Board Demo"
+BR2_INIT_SYSTEMD=y
+BR2_ROOTFS_DEVICE_TABLE="$(BR2_EXTERNAL_MCHP_PATH)/system/device_table.txt"
+BR2_SYSTEM_BIN_SH_BASH=y
+BR2_SYSTEM_DHCP="eth0"
+BR2_SYSTEM_DEFAULT_PATH="/bin:/sbin:/usr/bin:/usr/sbin"
+# BR2_ENABLE_LOCALE_PURGE is not set
+BR2_GENERATE_LOCALE="en_US es_ES zh_CN hi_IN fr_FR de_DE"
+BR2_SYSTEM_ENABLE_NLS=y
+BR2_ROOTFS_OVERLAY="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sama5/fs-overlay/ $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/fs-overlay/"
+BR2_ROOTFS_POST_BUILD_SCRIPT="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/at91/post_build.sh $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x/post_build.sh"
+BR2_ROOTFS_POST_IMAGE_SCRIPT="support/scripts/genimage.sh"
+BR2_ROOTFS_POST_SCRIPT_ARGS="-c $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/genimage.cfg"
+BR2_LINUX_KERNEL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="$(call github,linux4microchip,linux,linux4microchip-2025.10)/linux-linux4microchip-2025.10.tar.gz"
+BR2_LINUX_KERNEL_DEFCONFIG="at91_dt"
+BR2_LINUX_KERNEL_DTS_SUPPORT=y
+BR2_LINUX_KERNEL_INTREE_DTS_NAME="microchip/at91-sam9x75_curiosity"
+BR2_PACKAGE_LINUX_TOOLS_IIO=y
+BR2_PACKAGE_ALSA_UTILS=y
+BR2_PACKAGE_ALSA_UTILS_ALSACONF=y
+BR2_PACKAGE_ALSA_UTILS_AMIXER=y
+BR2_PACKAGE_ALSA_UTILS_APLAY=y
+BR2_PACKAGE_ALSA_UTILS_SPEAKER_TEST=y
+BR2_PACKAGE_FFMPEG_GPL=y
+BR2_PACKAGE_FFMPEG_NONFREE=y
+BR2_PACKAGE_FFMPEG_ENCODERS="jpeg mjpeg png mpeg4"
+BR2_PACKAGE_FFMPEG_DECODERS="mpeg1 mpeg2 mpeg4 vp6 vp8 vp9 h264 h263 jpeg mjpeg aac vorbis mp3 rawvideo"
+BR2_PACKAGE_FFMPEG_MUXERS="avi mv4 h263 h264 mp4 mp3 mp2 mov mpjeg mpeg2video mpegts image2"
+BR2_PACKAGE_FFMPEG_DEMUXERS="avi matroska mpegts mjpeg mp3 mov mpegps mpegvideo aac h263 h264 m4v"
+BR2_PACKAGE_FFMPEG_PARSERS="h263 h264 mjpeg mpeg4video mpegvideo mpegaudio vp8 vp9 jpeg aac vorbis"
+BR2_PACKAGE_FFMPEG_BSFS=""
+BR2_PACKAGE_FFMPEG_PROTOCOLS="file"
+BR2_PACKAGE_FFMPEG_FILTERS="scale"
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_ADDER=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIOMIXER=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIORATE=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIOTESTSRC=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_ENCODING=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_GIO=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_RAWPARSE=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_VIDEOTESTSRC=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_VORBIS=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_JPEG=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PNG=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_BZ2=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_AUDIOPARSERS=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_AUTODETECT=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_ID3DEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_MATROSKA=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTPMANAGER=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTSP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_UDP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_V4L2=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_V4L2_PROBE=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_SOUPHTTPSRC=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_VPX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_AUTOCONVERT=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_MPEGDEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_MPEGTSDEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_VIDEOPARSERS=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_FBDEV=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_KMS=y
+BR2_PACKAGE_GST1_PLUGINS_UGLY=y
+BR2_PACKAGE_GST1_PLUGINS_UGLY_PLUGIN_MPEG2DEC=y
+BR2_PACKAGE_MPG123=y
+BR2_PACKAGE_V4L2GRAB=y
+BR2_PACKAGE_V4L2LOOPBACK=y
+BR2_PACKAGE_V4L2LOOPBACK_UTILS=y
+BR2_PACKAGE_COREMARK=y
+BR2_PACKAGE_DHRYSTONE=y
+BR2_PACKAGE_GDB=y
+BR2_PACKAGE_GDB_SERVER=y
+BR2_PACKAGE_GDB_DEBUGGER=y
+BR2_PACKAGE_LMBENCH=y
+BR2_PACKAGE_STRACE=y
+BR2_PACKAGE_TRACE_CMD=y
+BR2_PACKAGE_WHETSTONE=y
+BR2_PACKAGE_GREP=y
+BR2_PACKAGE_TREE=y
+BR2_PACKAGE_DOSFSTOOLS=y
+BR2_PACKAGE_DOSFSTOOLS_FATLABEL=y
+BR2_PACKAGE_DOSFSTOOLS_FSCK_FAT=y
+BR2_PACKAGE_DOSFSTOOLS_MKFS_FAT=y
+BR2_PACKAGE_MTD=y
+BR2_PACKAGE_NFS_UTILS=y
+# BR2_PACKAGE_NFS_UTILS_RPC_NFSD is not set
+BR2_PACKAGE_BITSTREAM_VERA=y
+BR2_PACKAGE_DEJAVU=y
+BR2_PACKAGE_LIBERATION=y
+BR2_PACKAGE_FSWEBCAM=y
+BR2_PACKAGE_FB_TEST_APP=y
+BR2_PACKAGE_I2C_TOOLS=y
+BR2_PACKAGE_RNG_TOOLS=y
+# BR2_PACKAGE_RNG_TOOLS_JITTERENTROPY_LIBRARY is not set
+BR2_PACKAGE_SETSERIAL=y
+BR2_PACKAGE_SPI_TOOLS=y
+BR2_PACKAGE_USBUTILS=y
+BR2_PACKAGE_PYTHON3=y
+BR2_PACKAGE_PYTHON3_PY_PYC=y
+BR2_PACKAGE_PYTHON3_CURSES=y
+BR2_PACKAGE_PYTHON3_READLINE=y
+BR2_PACKAGE_PYTHON_CANOPEN=y
+BR2_PACKAGE_PYTHON_CRYPTOGRAPHY=y
+BR2_PACKAGE_PYTHON_IPY=y
+BR2_PACKAGE_PYTHON_PIP=y
+BR2_PACKAGE_PYTHON_SERIAL_ASYNCIO=y
+BR2_PACKAGE_PYTHON_SMBUS_CFFI=y
+BR2_PACKAGE_PYTHON_SPIDEV=y
+BR2_PACKAGE_CA_CERTIFICATES=y
+BR2_PACKAGE_GNUTLS_TOOLS=y
+BR2_PACKAGE_LIBP11=y
+BR2_PACKAGE_LIBOPENSSL_BIN=y
+BR2_PACKAGE_LEVELDB=y
+BR2_PACKAGE_CAIRO_TEE=y
+BR2_PACKAGE_LIBDRM_INSTALL_TESTS=y
+BR2_PACKAGE_LIBGPIOD2=y
+BR2_PACKAGE_LIBGPIOD2_TOOLS=y
+BR2_PACKAGE_LIBINPUT=y
+BR2_PACKAGE_LIBV4L_UTILS=y
+BR2_PACKAGE_JSON_C=y
+BR2_PACKAGE_JSONCPP=y
+BR2_PACKAGE_LIBXMLPP=y
+BR2_PACKAGE_GLIB_NETWORKING=y
+BR2_PACKAGE_LIBCURL=y
+BR2_PACKAGE_LIBCURL_CURL=y
+BR2_PACKAGE_SHARED_MIME_INFO=y
+BR2_PACKAGE_XUTIL_UTIL_MACROS=y
+BR2_PACKAGE_BLUEZ5_UTILS_CLIENT=y
+BR2_PACKAGE_BLUEZ5_UTILS_TOOLS=y
+BR2_PACKAGE_BLUEZ5_UTILS_DEPRECATED=y
+BR2_PACKAGE_BLUEZ5_UTILS_EXPERIMENTAL=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_HEALTH=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_MIDI=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_NFC=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_SAP=y
+BR2_PACKAGE_BLUEZ5_UTILS_TEST=y
+BR2_PACKAGE_BRIDGE_UTILS=y
+BR2_PACKAGE_CAN_UTILS=y
+BR2_PACKAGE_CRDA=y
+BR2_PACKAGE_DHCP=y
+BR2_PACKAGE_DHCP_SERVER=y
+BR2_PACKAGE_DHCP_SERVER_DELAYED_ACK=y
+BR2_PACKAGE_DHCP_RELAY=y
+BR2_PACKAGE_DHCPCD=y
+BR2_PACKAGE_ETHTOOL=y
+BR2_PACKAGE_HOSTAPD=y
+BR2_PACKAGE_HOSTAPD_EAP=y
+BR2_PACKAGE_HOSTAPD_WPS=y
+BR2_PACKAGE_IFUPDOWN=y
+BR2_PACKAGE_IPERF3=y
+BR2_PACKAGE_IPROUTE2=y
+BR2_PACKAGE_IPTABLES=y
+BR2_PACKAGE_IW=y
+BR2_PACKAGE_LRZSZ=y
+BR2_PACKAGE_MII_DIAG=y
+BR2_PACKAGE_NET_TOOLS=y
+BR2_PACKAGE_NETCAT_OPENBSD=y
+BR2_PACKAGE_NFTABLES=y
+BR2_PACKAGE_OPENSSH=y
+BR2_PACKAGE_PHYTOOL=y
+BR2_PACKAGE_RADVD=y
+BR2_PACKAGE_RSYNC=y
+BR2_PACKAGE_TCPDUMP=y
+BR2_PACKAGE_TRACEROUTE=y
+BR2_PACKAGE_WGET=y
+BR2_PACKAGE_WIRELESS_TOOLS=y
+BR2_PACKAGE_WPA_SUPPLICANT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AP_SUPPORT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AUTOSCAN=y
+BR2_PACKAGE_WPA_SUPPLICANT_EAP=y
+BR2_PACKAGE_WPA_SUPPLICANT_DEBUG_SYSLOG=y
+BR2_PACKAGE_WPA_SUPPLICANT_WPS=y
+BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
+BR2_PACKAGE_BASH_COMPLETION=y
+BR2_PACKAGE_FILE=y
+BR2_PACKAGE_NEOFETCH=y
+BR2_PACKAGE_TIME=y
+BR2_PACKAGE_WHICH=y
+BR2_PACKAGE_HTOP=y
+BR2_PACKAGE_UTIL_LINUX_BINARIES=y
+BR2_PACKAGE_NANO=y
+BR2_PACKAGE_VIM=y
+BR2_TARGET_ROOTFS_EXT2=y
+BR2_TARGET_ROOTFS_EXT2_4=y
+BR2_TARGET_ROOTFS_EXT2_LABEL="ROOTFS"
+BR2_TARGET_ROOTFS_EXT2_SIZE="900m"
+BR2_TARGET_ROOTFS_EXT2_MKFS_OPTIONS="-O 64bit"
+BR2_TARGET_AT91BOOTSTRAP3=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_GIT=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_URL="https://github.com/linux4sam/at91bootstrap.git"
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_VERSION="v4.0.12"
+BR2_TARGET_AT91BOOTSTRAP3_DEFCONFIG="sam9x75_mastersd_uboot"
+BR2_TARGET_UBOOT=y
+BR2_TARGET_UBOOT_BUILD_SYSTEM_KCONFIG=y
+BR2_TARGET_UBOOT_CUSTOM_GIT=y
+BR2_TARGET_UBOOT_CUSTOM_REPO_URL="https://github.com/linux4microchip/u-boot-mchp.git"
+BR2_TARGET_UBOOT_CUSTOM_REPO_VERSION="linux4microchip-2025.10"
+BR2_TARGET_UBOOT_BOARD_DEFCONFIG="sam9x75_master_mmc"
+BR2_TARGET_UBOOT_NEEDS_DTC=y
+BR2_PACKAGE_HOST_DOSFSTOOLS=y
+BR2_PACKAGE_HOST_ENVIRONMENT_SETUP=y
+BR2_PACKAGE_HOST_GENIMAGE=y
+BR2_PACKAGE_HOST_MTOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_FIT_SUPPORT=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SOURCE="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/uboot-env.txt"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SIZE="0x4000"
+BR2_MCHP_SAM=y
+BR2_MCHP_SAM_9X7=y
+BR2_PACKAGE_DT_OVERLAY_MCHP=y
+BR2_PACKAGE_DT_OVERLAY_MCHP_PLATFORM="sam9x75_master"
+BR2_PACKAGE_LIBM2D=y
+BR2_PACKAGE_LIBPLANES=y
+BR2_PACKAGE_PYTHON_MPIO=y
+BR2_PACKAGE_WILCMCHP_FIRMWARE=y
+BR2_PACKAGE_WIRELESS_KIT_PAGES=y
+BR2_PACKAGE_BLE_BLUEZ_HCI_APPS=y
+BR2_PACKAGE_CRYPTOAUTHLIB=y
+BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER=y
+BR2_PACKAGE_PYTHON_CRYPTOAUTHLIB=y
+BR2_PACKAGE_EGT_BENCHMARK=y
+BR2_PACKAGE_EGT_LAUNCHER=y
+BR2_PACKAGE_EGT_THERMOSTAT=y
+BR2_PACKAGE_EGT_SAMPLES=y
+BR2_PACKAGE_EGT_SAMPLES_CONTRIBUTION=y
+BR2_PACKAGE_EGT_MEDIA=y
+BR2_PACKAGE_NOTO_FONTS=y
+BR2_PACKAGE_NOTO_FONTS_FONTS="NotoSans-Regular.ttf NotoSansCJKsc-Regular.otf NotoColorEmoji.ttf"
+BR2_PACKAGE_LOHIT_FONTS=y
+BR2_PACKAGE_EGT_LAUNCHER_INIT=y
+BR2_PACKAGE_VIDEO_CAPTURE_AT91=y
+BR2_PACKAGE_VIDEO_CAPTURE_AT91_PLATFORM="sam9x75"
+BR2_PACKAGE_LIBCAMERA_MCHP=y
+BR2_PACKAGE_MCHPCAM_APPS=y
diff --git a/configs/sam9x75_master_graphics_nf_defconfig b/configs/sam9x75_master_graphics_nf_defconfig
new file mode 100644
index 0000000..1a185e4
--- /dev/null
+++ b/configs/sam9x75_master_graphics_nf_defconfig
@@ -0,0 +1,251 @@
+BR2_arm=y
+BR2_ARM_INSTRUCTIONS_THUMB=y
+BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_6_12=y
+BR2_TOOLCHAIN_BUILDROOT_CXX=y
+BR2_PACKAGE_HOST_GDB=y
+BR2_PACKAGE_HOST_GDB_TUI=y
+BR2_PACKAGE_HOST_GDB_PYTHON3=y
+BR2_PACKAGE_HOST_GDB_SIM=y
+BR2_CCACHE=y
+BR2_OPTIMIZE_FAST=y
+BR2_GLOBAL_PATCH_DIR="$(BR2_EXTERNAL_MCHP_PATH)/patches"
+BR2_TARGET_GENERIC_HOSTNAME="sam9x75_master"
+BR2_TARGET_GENERIC_ISSUE="Welcome to the Microchip SAM9X75 Master Board Demo"
+BR2_INIT_SYSTEMD=y
+BR2_ROOTFS_DEVICE_TABLE="$(BR2_EXTERNAL_MCHP_PATH)/system/device_table.txt"
+BR2_SYSTEM_BIN_SH_BASH=y
+BR2_SYSTEM_DHCP="eth0"
+BR2_SYSTEM_DEFAULT_PATH="/bin:/sbin:/usr/bin:/usr/sbin"
+# BR2_ENABLE_LOCALE_PURGE is not set
+BR2_GENERATE_LOCALE="en_US es_ES zh_CN hi_IN fr_FR de_DE"
+BR2_SYSTEM_ENABLE_NLS=y
+BR2_ROOTFS_OVERLAY="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sama5/fs-overlay/ $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/fs-overlay/"
+BR2_ROOTFS_POST_BUILD_SCRIPT="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/at91/post_build.sh $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x/post_build.sh"
+BR2_LINUX_KERNEL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="$(call github,linux4microchip,linux,linux4microchip-2025.10)/linux-linux4microchip-2025.10.tar.gz"
+BR2_LINUX_KERNEL_DEFCONFIG="at91_dt"
+BR2_LINUX_KERNEL_DTS_SUPPORT=y
+BR2_LINUX_KERNEL_INTREE_DTS_NAME="microchip/at91-sam9x75_master"
+BR2_PACKAGE_LINUX_TOOLS_IIO=y
+BR2_PACKAGE_ALSA_UTILS=y
+BR2_PACKAGE_ALSA_UTILS_ALSACONF=y
+BR2_PACKAGE_ALSA_UTILS_AMIXER=y
+BR2_PACKAGE_ALSA_UTILS_APLAY=y
+BR2_PACKAGE_ALSA_UTILS_SPEAKER_TEST=y
+BR2_PACKAGE_FFMPEG_GPL=y
+BR2_PACKAGE_FFMPEG_NONFREE=y
+BR2_PACKAGE_FFMPEG_ENCODERS="jpeg mjpeg png mpeg4"
+BR2_PACKAGE_FFMPEG_DECODERS="mpeg1 mpeg2 mpeg4 vp6 vp8 vp9 h264 h263 jpeg mjpeg aac vorbis mp3 rawvideo"
+BR2_PACKAGE_FFMPEG_MUXERS="avi mv4 h263 h264 mp4 mp3 mp2 mov mpjeg mpeg2video mpegts image2"
+BR2_PACKAGE_FFMPEG_DEMUXERS="avi matroska mpegts mjpeg mp3 mov mpegps mpegvideo aac h263 h264 m4v"
+BR2_PACKAGE_FFMPEG_PARSERS="h263 h264 mjpeg mpeg4video mpegvideo mpegaudio vp8 vp9 jpeg aac vorbis"
+BR2_PACKAGE_FFMPEG_BSFS=""
+BR2_PACKAGE_FFMPEG_PROTOCOLS="file"
+BR2_PACKAGE_FFMPEG_FILTERS="scale"
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_ADDER=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIOMIXER=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIORATE=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_AUDIOTESTSRC=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_ENCODING=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_GIO=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_RAWPARSE=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_VIDEOTESTSRC=y
+BR2_PACKAGE_GST1_PLUGINS_BASE_PLUGIN_VORBIS=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_JPEG=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PNG=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_BZ2=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_AUDIOPARSERS=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_AUTODETECT=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_ID3DEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_MATROSKA=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTPMANAGER=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_RTSP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_UDP=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_V4L2=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_V4L2_PROBE=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_SOUPHTTPSRC=y
+BR2_PACKAGE_GST1_PLUGINS_GOOD_PLUGIN_VPX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_AUTOCONVERT=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_MPEGDEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_MPEGTSDEMUX=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_VIDEOPARSERS=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_FBDEV=y
+BR2_PACKAGE_GST1_PLUGINS_BAD_PLUGIN_KMS=y
+BR2_PACKAGE_GST1_PLUGINS_UGLY=y
+BR2_PACKAGE_GST1_PLUGINS_UGLY_PLUGIN_MPEG2DEC=y
+BR2_PACKAGE_MPG123=y
+BR2_PACKAGE_V4L2GRAB=y
+BR2_PACKAGE_V4L2LOOPBACK=y
+BR2_PACKAGE_V4L2LOOPBACK_UTILS=y
+BR2_PACKAGE_COREMARK=y
+BR2_PACKAGE_DHRYSTONE=y
+BR2_PACKAGE_GDB=y
+BR2_PACKAGE_GDB_SERVER=y
+BR2_PACKAGE_GDB_DEBUGGER=y
+BR2_PACKAGE_LMBENCH=y
+BR2_PACKAGE_STRACE=y
+BR2_PACKAGE_TRACE_CMD=y
+BR2_PACKAGE_WHETSTONE=y
+BR2_PACKAGE_GREP=y
+BR2_PACKAGE_TREE=y
+BR2_PACKAGE_DOSFSTOOLS=y
+BR2_PACKAGE_DOSFSTOOLS_FATLABEL=y
+BR2_PACKAGE_DOSFSTOOLS_FSCK_FAT=y
+BR2_PACKAGE_DOSFSTOOLS_MKFS_FAT=y
+BR2_PACKAGE_MTD=y
+BR2_PACKAGE_NFS_UTILS=y
+# BR2_PACKAGE_NFS_UTILS_RPC_NFSD is not set
+BR2_PACKAGE_BITSTREAM_VERA=y
+BR2_PACKAGE_DEJAVU=y
+BR2_PACKAGE_LIBERATION=y
+BR2_PACKAGE_FSWEBCAM=y
+BR2_PACKAGE_FB_TEST_APP=y
+BR2_PACKAGE_I2C_TOOLS=y
+BR2_PACKAGE_RNG_TOOLS=y
+# BR2_PACKAGE_RNG_TOOLS_JITTERENTROPY_LIBRARY is not set
+BR2_PACKAGE_SETSERIAL=y
+BR2_PACKAGE_SPI_TOOLS=y
+BR2_PACKAGE_USBUTILS=y
+BR2_PACKAGE_PYTHON3=y
+BR2_PACKAGE_PYTHON3_PY_PYC=y
+BR2_PACKAGE_PYTHON3_CURSES=y
+BR2_PACKAGE_PYTHON3_READLINE=y
+BR2_PACKAGE_PYTHON_CANOPEN=y
+BR2_PACKAGE_PYTHON_CRYPTOGRAPHY=y
+BR2_PACKAGE_PYTHON_IPY=y
+BR2_PACKAGE_PYTHON_PIP=y
+BR2_PACKAGE_PYTHON_SERIAL_ASYNCIO=y
+BR2_PACKAGE_PYTHON_SMBUS_CFFI=y
+BR2_PACKAGE_PYTHON_SPIDEV=y
+BR2_PACKAGE_CA_CERTIFICATES=y
+BR2_PACKAGE_GNUTLS_TOOLS=y
+BR2_PACKAGE_LIBP11=y
+BR2_PACKAGE_LIBOPENSSL_BIN=y
+BR2_PACKAGE_LEVELDB=y
+BR2_PACKAGE_CAIRO_TEE=y
+BR2_PACKAGE_LIBDRM_INSTALL_TESTS=y
+BR2_PACKAGE_LIBGPIOD2=y
+BR2_PACKAGE_LIBGPIOD2_TOOLS=y
+BR2_PACKAGE_LIBINPUT=y
+BR2_PACKAGE_LIBV4L_UTILS=y
+BR2_PACKAGE_JSON_C=y
+BR2_PACKAGE_JSONCPP=y
+BR2_PACKAGE_LIBXMLPP=y
+BR2_PACKAGE_GLIB_NETWORKING=y
+BR2_PACKAGE_LIBCURL=y
+BR2_PACKAGE_LIBCURL_CURL=y
+BR2_PACKAGE_SHARED_MIME_INFO=y
+BR2_PACKAGE_XUTIL_UTIL_MACROS=y
+BR2_PACKAGE_BLUEZ5_UTILS_CLIENT=y
+BR2_PACKAGE_BLUEZ5_UTILS_TOOLS=y
+BR2_PACKAGE_BLUEZ5_UTILS_DEPRECATED=y
+BR2_PACKAGE_BLUEZ5_UTILS_EXPERIMENTAL=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_HEALTH=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_MIDI=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_NFC=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_SAP=y
+BR2_PACKAGE_BLUEZ5_UTILS_TEST=y
+BR2_PACKAGE_BRIDGE_UTILS=y
+BR2_PACKAGE_CAN_UTILS=y
+BR2_PACKAGE_CRDA=y
+BR2_PACKAGE_DHCP=y
+BR2_PACKAGE_DHCP_SERVER=y
+BR2_PACKAGE_DHCP_SERVER_DELAYED_ACK=y
+BR2_PACKAGE_DHCP_RELAY=y
+BR2_PACKAGE_DHCPCD=y
+BR2_PACKAGE_ETHTOOL=y
+BR2_PACKAGE_HOSTAPD=y
+BR2_PACKAGE_HOSTAPD_EAP=y
+BR2_PACKAGE_HOSTAPD_WPS=y
+BR2_PACKAGE_IFUPDOWN=y
+BR2_PACKAGE_IPERF3=y
+BR2_PACKAGE_IPROUTE2=y
+BR2_PACKAGE_IPTABLES=y
+BR2_PACKAGE_IW=y
+BR2_PACKAGE_LRZSZ=y
+BR2_PACKAGE_MII_DIAG=y
+BR2_PACKAGE_NET_TOOLS=y
+BR2_PACKAGE_NETCAT_OPENBSD=y
+BR2_PACKAGE_NFTABLES=y
+BR2_PACKAGE_OPENSSH=y
+BR2_PACKAGE_PHYTOOL=y
+BR2_PACKAGE_RADVD=y
+BR2_PACKAGE_RSYNC=y
+BR2_PACKAGE_TCPDUMP=y
+BR2_PACKAGE_TRACEROUTE=y
+BR2_PACKAGE_WGET=y
+BR2_PACKAGE_WIRELESS_TOOLS=y
+BR2_PACKAGE_WPA_SUPPLICANT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AP_SUPPORT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AUTOSCAN=y
+BR2_PACKAGE_WPA_SUPPLICANT_EAP=y
+BR2_PACKAGE_WPA_SUPPLICANT_DEBUG_SYSLOG=y
+BR2_PACKAGE_WPA_SUPPLICANT_WPS=y
+BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
+BR2_PACKAGE_BASH_COMPLETION=y
+BR2_PACKAGE_FILE=y
+BR2_PACKAGE_NEOFETCH=y
+BR2_PACKAGE_TIME=y
+BR2_PACKAGE_WHICH=y
+BR2_PACKAGE_HTOP=y
+BR2_PACKAGE_UTIL_LINUX_BINARIES=y
+BR2_PACKAGE_NANO=y
+BR2_PACKAGE_VIM=y
+BR2_TARGET_ROOTFS_UBI=y
+BR2_TARGET_ROOTFS_UBI_PEBSIZE=0x40000
+BR2_TARGET_ROOTFS_UBI_SUBSIZE=4096
+BR2_TARGET_ROOTFS_UBIFS_LEBSIZE=0x3e000
+BR2_TARGET_ROOTFS_UBIFS_MINIOSIZE=0x1000
+BR2_TARGET_AT91BOOTSTRAP3=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_GIT=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_URL="https://github.com/linux4sam/at91bootstrap.git"
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_VERSION="v4.0.12"
+BR2_TARGET_AT91BOOTSTRAP3_DEFCONFIG="sam9x75_masternf_uboot"
+BR2_TARGET_UBOOT=y
+BR2_TARGET_UBOOT_BUILD_SYSTEM_KCONFIG=y
+BR2_TARGET_UBOOT_CUSTOM_GIT=y
+BR2_TARGET_UBOOT_CUSTOM_REPO_URL="https://github.com/linux4microchip/u-boot-mchp.git"
+BR2_TARGET_UBOOT_CUSTOM_REPO_VERSION="linux4microchip-2025.10"
+BR2_TARGET_UBOOT_BOARD_DEFCONFIG="sam9x75_master_nandflash"
+BR2_TARGET_UBOOT_NEEDS_DTC=y
+BR2_PACKAGE_HOST_DOSFSTOOLS=y
+BR2_PACKAGE_HOST_E2FSPROGS=y
+BR2_PACKAGE_HOST_ENVIRONMENT_SETUP=y
+BR2_PACKAGE_HOST_GENIMAGE=y
+BR2_PACKAGE_HOST_MTOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_FIT_SUPPORT=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SOURCE="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/uboot-nf-env.txt"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SIZE="0x20000"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_REDUNDANT=y
+BR2_MCHP_SAM=y
+BR2_MCHP_SAM_9X7=y
+BR2_PACKAGE_DT_OVERLAY_MCHP=y
+BR2_PACKAGE_DT_OVERLAY_MCHP_PLATFORM="sam9x75_master"
+BR2_PACKAGE_LIBM2D=y
+BR2_PACKAGE_LIBPLANES=y
+BR2_PACKAGE_PYTHON_MPIO=y
+BR2_PACKAGE_WILCMCHP_FIRMWARE=y
+BR2_PACKAGE_WIRELESS_KIT_PAGES=y
+BR2_PACKAGE_BLE_BLUEZ_HCI_APPS=y
+BR2_PACKAGE_CRYPTOAUTHLIB=y
+BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER=y
+BR2_PACKAGE_PYTHON_CRYPTOAUTHLIB=y
+BR2_PACKAGE_EGT_BENCHMARK=y
+BR2_PACKAGE_EGT_LAUNCHER=y
+BR2_PACKAGE_EGT_THERMOSTAT=y
+BR2_PACKAGE_EGT_SAMPLES=y
+BR2_PACKAGE_EGT_SAMPLES_CONTRIBUTION=y
+BR2_PACKAGE_EGT_MEDIA=y
+BR2_PACKAGE_NOTO_FONTS=y
+BR2_PACKAGE_NOTO_FONTS_FONTS="NotoSans-Regular.ttf NotoSansCJKsc-Regular.otf NotoColorEmoji.ttf"
+BR2_PACKAGE_LOHIT_FONTS=y
+BR2_PACKAGE_EGT_LAUNCHER_INIT=y
+BR2_PACKAGE_VIDEO_CAPTURE_AT91=y
+BR2_PACKAGE_VIDEO_CAPTURE_AT91_PLATFORM="sam9x75"
+BR2_PACKAGE_LIBCAMERA_MCHP=y
+BR2_PACKAGE_MCHPCAM_APPS=y
diff --git a/configs/sam9x75_master_headless_defconfig b/configs/sam9x75_master_headless_defconfig
new file mode 100644
index 0000000..52cbae2
--- /dev/null
+++ b/configs/sam9x75_master_headless_defconfig
@@ -0,0 +1,167 @@
+BR2_arm=y
+BR2_ARM_INSTRUCTIONS_THUMB=y
+BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_6_12=y
+BR2_TOOLCHAIN_BUILDROOT_CXX=y
+BR2_PACKAGE_HOST_GDB=y
+BR2_PACKAGE_HOST_GDB_TUI=y
+BR2_PACKAGE_HOST_GDB_PYTHON3=y
+BR2_PACKAGE_HOST_GDB_SIM=y
+BR2_CCACHE=y
+BR2_GLOBAL_PATCH_DIR="$(BR2_EXTERNAL_MCHP_PATH)/patches"
+BR2_TARGET_GENERIC_HOSTNAME="sam9x75_master"
+BR2_TARGET_GENERIC_ISSUE="Welcome to the Microchip SAM9X75 Master Board Demo"
+BR2_INIT_SYSTEMD=y
+BR2_ROOTFS_DEVICE_TABLE="$(BR2_EXTERNAL_MCHP_PATH)/system/device_table.txt"
+BR2_SYSTEM_BIN_SH_BASH=y
+BR2_SYSTEM_DHCP="eth0"
+BR2_SYSTEM_DEFAULT_PATH="/bin:/sbin:/usr/bin:/usr/sbin"
+BR2_ROOTFS_OVERLAY="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sama5/fs-overlay/ $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/fs-overlay/"
+BR2_ROOTFS_POST_BUILD_SCRIPT="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/at91/post_build.sh $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x/post_build.sh"
+BR2_ROOTFS_POST_IMAGE_SCRIPT="support/scripts/genimage.sh"
+BR2_ROOTFS_POST_SCRIPT_ARGS="-c $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/genimage.cfg"
+BR2_LINUX_KERNEL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="$(call github,linux4microchip,linux,linux4microchip-2025.10)/linux-linux4microchip-2025.10.tar.gz"
+BR2_LINUX_KERNEL_DEFCONFIG="at91_dt"
+BR2_LINUX_KERNEL_DTS_SUPPORT=y
+BR2_LINUX_KERNEL_INTREE_DTS_NAME="microchip/at91-sam9x75_master"
+BR2_PACKAGE_LINUX_TOOLS_IIO=y
+BR2_PACKAGE_MPG123=y
+BR2_PACKAGE_COREMARK=y
+BR2_PACKAGE_DHRYSTONE=y
+BR2_PACKAGE_GDB=y
+BR2_PACKAGE_GDB_SERVER=y
+BR2_PACKAGE_GDB_DEBUGGER=y
+BR2_PACKAGE_LMBENCH=y
+BR2_PACKAGE_STRACE=y
+BR2_PACKAGE_TRACE_CMD=y
+BR2_PACKAGE_WHETSTONE=y
+BR2_PACKAGE_GREP=y
+BR2_PACKAGE_TREE=y
+BR2_PACKAGE_DOSFSTOOLS=y
+BR2_PACKAGE_DOSFSTOOLS_FATLABEL=y
+BR2_PACKAGE_DOSFSTOOLS_FSCK_FAT=y
+BR2_PACKAGE_DOSFSTOOLS_MKFS_FAT=y
+BR2_PACKAGE_MTD=y
+BR2_PACKAGE_NFS_UTILS=y
+# BR2_PACKAGE_NFS_UTILS_RPC_NFSD is not set
+BR2_PACKAGE_FB_TEST_APP=y
+BR2_PACKAGE_EVTEST=y
+BR2_PACKAGE_I2C_TOOLS=y
+BR2_PACKAGE_RNG_TOOLS=y
+# BR2_PACKAGE_RNG_TOOLS_JITTERENTROPY_LIBRARY is not set
+BR2_PACKAGE_SETSERIAL=y
+BR2_PACKAGE_SPI_TOOLS=y
+BR2_PACKAGE_USBUTILS=y
+BR2_PACKAGE_LUA=y
+BR2_PACKAGE_PYTHON3=y
+BR2_PACKAGE_PYTHON3_PY_PYC=y
+BR2_PACKAGE_PYTHON3_CURSES=y
+BR2_PACKAGE_PYTHON3_READLINE=y
+BR2_PACKAGE_PYTHON_CANOPEN=y
+BR2_PACKAGE_PYTHON_CRYPTOGRAPHY=y
+BR2_PACKAGE_PYTHON_IPY=y
+BR2_PACKAGE_PYTHON_PIP=y
+BR2_PACKAGE_PYTHON_SERIAL_ASYNCIO=y
+BR2_PACKAGE_PYTHON_SMBUS_CFFI=y
+BR2_PACKAGE_PYTHON_SPIDEV=y
+BR2_PACKAGE_CA_CERTIFICATES=y
+BR2_PACKAGE_GNUTLS_TOOLS=y
+BR2_PACKAGE_LIBP11=y
+BR2_PACKAGE_LIBOPENSSL_BIN=y
+BR2_PACKAGE_LIBGPIOD2=y
+BR2_PACKAGE_LIBGPIOD2_TOOLS=y
+BR2_PACKAGE_CJSON=y
+BR2_PACKAGE_P11_KIT=y
+BR2_PACKAGE_BLUEZ5_UTILS_CLIENT=y
+BR2_PACKAGE_BLUEZ5_UTILS_TOOLS=y
+BR2_PACKAGE_BLUEZ5_UTILS_DEPRECATED=y
+BR2_PACKAGE_BLUEZ5_UTILS_EXPERIMENTAL=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_HEALTH=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_MIDI=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_NFC=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_SAP=y
+BR2_PACKAGE_BLUEZ5_UTILS_TEST=y
+BR2_PACKAGE_BRIDGE_UTILS=y
+BR2_PACKAGE_CAN_UTILS=y
+BR2_PACKAGE_CRDA=y
+BR2_PACKAGE_DHCP=y
+BR2_PACKAGE_DHCP_SERVER=y
+BR2_PACKAGE_DHCP_SERVER_DELAYED_ACK=y
+BR2_PACKAGE_DHCP_RELAY=y
+BR2_PACKAGE_DHCPCD=y
+BR2_PACKAGE_ETHTOOL=y
+BR2_PACKAGE_HOSTAPD=y
+BR2_PACKAGE_HOSTAPD_EAP=y
+BR2_PACKAGE_HOSTAPD_WPS=y
+BR2_PACKAGE_IFUPDOWN=y
+BR2_PACKAGE_IPERF3=y
+BR2_PACKAGE_IPROUTE2=y
+BR2_PACKAGE_IPTABLES=y
+BR2_PACKAGE_IW=y
+BR2_PACKAGE_LRZSZ=y
+BR2_PACKAGE_MII_DIAG=y
+BR2_PACKAGE_NET_TOOLS=y
+BR2_PACKAGE_NETCAT_OPENBSD=y
+BR2_PACKAGE_NFTABLES=y
+BR2_PACKAGE_OPENSSH=y
+BR2_PACKAGE_PHYTOOL=y
+BR2_PACKAGE_RADVD=y
+BR2_PACKAGE_RSYNC=y
+BR2_PACKAGE_TCPDUMP=y
+BR2_PACKAGE_TRACEROUTE=y
+BR2_PACKAGE_WGET=y
+BR2_PACKAGE_WIRELESS_TOOLS=y
+BR2_PACKAGE_WPA_SUPPLICANT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AP_SUPPORT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AUTOSCAN=y
+BR2_PACKAGE_WPA_SUPPLICANT_EAP=y
+BR2_PACKAGE_WPA_SUPPLICANT_DEBUG_SYSLOG=y
+BR2_PACKAGE_WPA_SUPPLICANT_WPS=y
+BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
+BR2_PACKAGE_BASH_COMPLETION=y
+BR2_PACKAGE_FILE=y
+BR2_PACKAGE_NEOFETCH=y
+BR2_PACKAGE_TIME=y
+BR2_PACKAGE_WHICH=y
+BR2_PACKAGE_HTOP=y
+BR2_PACKAGE_UTIL_LINUX_BINARIES=y
+BR2_PACKAGE_NANO=y
+BR2_PACKAGE_VIM=y
+BR2_TARGET_ROOTFS_EXT2=y
+BR2_TARGET_ROOTFS_EXT2_4=y
+BR2_TARGET_ROOTFS_EXT2_SIZE="512M"
+BR2_TARGET_AT91BOOTSTRAP3=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_GIT=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_URL="https://github.com/linux4sam/at91bootstrap.git"
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_VERSION="v4.0.12"
+BR2_TARGET_AT91BOOTSTRAP3_DEFCONFIG="sam9x75_mastersd_uboot"
+BR2_TARGET_UBOOT=y
+BR2_TARGET_UBOOT_BUILD_SYSTEM_KCONFIG=y
+BR2_TARGET_UBOOT_CUSTOM_GIT=y
+BR2_TARGET_UBOOT_CUSTOM_REPO_URL="https://github.com/linux4microchip/u-boot-mchp.git"
+BR2_TARGET_UBOOT_CUSTOM_REPO_VERSION="linux4microchip-2025.10"
+BR2_TARGET_UBOOT_BOARD_DEFCONFIG="sam9x75_master_mmc"
+BR2_TARGET_UBOOT_NEEDS_DTC=y
+BR2_PACKAGE_HOST_DOSFSTOOLS=y
+BR2_PACKAGE_HOST_ENVIRONMENT_SETUP=y
+BR2_PACKAGE_HOST_GENIMAGE=y
+BR2_PACKAGE_HOST_MTOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_FIT_SUPPORT=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SOURCE="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/uboot-env.txt"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SIZE="0x4000"
+BR2_MCHP_SAM=y
+BR2_MCHP_SAM_9X7=y
+BR2_PACKAGE_DT_OVERLAY_MCHP=y
+BR2_PACKAGE_DT_OVERLAY_MCHP_PLATFORM="sam9x75_master"
+BR2_PACKAGE_PYTHON_MPIO=y
+BR2_PACKAGE_WILCMCHP_FIRMWARE=y
+BR2_PACKAGE_WIRELESS_KIT_PAGES=y
+BR2_PACKAGE_BLE_BLUEZ_HCI_APPS=y
+BR2_PACKAGE_CRYPTOAUTHLIB=y
+BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER=y
+BR2_PACKAGE_PYTHON_CRYPTOAUTHLIB=y
+BR2_PACKAGE_LIBCAMERA_MCHP=y
+BR2_PACKAGE_MCHPCAM_APPS=y
diff --git a/configs/sam9x75_master_headless_nf_defconfig b/configs/sam9x75_master_headless_nf_defconfig
new file mode 100644
index 0000000..09f942b
--- /dev/null
+++ b/configs/sam9x75_master_headless_nf_defconfig
@@ -0,0 +1,169 @@
+BR2_arm=y
+BR2_ARM_INSTRUCTIONS_THUMB=y
+BR2_PACKAGE_HOST_LINUX_HEADERS_CUSTOM_6_12=y
+BR2_TOOLCHAIN_BUILDROOT_CXX=y
+BR2_PACKAGE_HOST_GDB=y
+BR2_PACKAGE_HOST_GDB_TUI=y
+BR2_PACKAGE_HOST_GDB_PYTHON3=y
+BR2_PACKAGE_HOST_GDB_SIM=y
+BR2_CCACHE=y
+BR2_GLOBAL_PATCH_DIR="$(BR2_EXTERNAL_MCHP_PATH)/patches"
+BR2_TARGET_GENERIC_HOSTNAME="sam9x75_master"
+BR2_TARGET_GENERIC_ISSUE="Welcome to the Microchip SAM9X75 Master Board Demo"
+BR2_INIT_SYSTEMD=y
+BR2_ROOTFS_DEVICE_TABLE="$(BR2_EXTERNAL_MCHP_PATH)/system/device_table.txt"
+BR2_SYSTEM_BIN_SH_BASH=y
+BR2_SYSTEM_DHCP="eth0"
+BR2_SYSTEM_DEFAULT_PATH="/bin:/sbin:/usr/bin:/usr/sbin"
+BR2_ROOTFS_OVERLAY="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sama5/fs-overlay/ $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/fs-overlay/"
+BR2_ROOTFS_POST_BUILD_SCRIPT="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/at91/post_build.sh $(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x/post_build.sh"
+BR2_LINUX_KERNEL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL=y
+BR2_LINUX_KERNEL_CUSTOM_TARBALL_LOCATION="$(call github,linux4microchip,linux,linux4microchip-2025.10)/linux-linux4microchip-2025.10.tar.gz"
+BR2_LINUX_KERNEL_DEFCONFIG="at91_dt"
+BR2_LINUX_KERNEL_DTS_SUPPORT=y
+BR2_LINUX_KERNEL_INTREE_DTS_NAME="microchip/at91-sam9x75_master"
+BR2_PACKAGE_LINUX_TOOLS_IIO=y
+BR2_PACKAGE_MPG123=y
+BR2_PACKAGE_COREMARK=y
+BR2_PACKAGE_DHRYSTONE=y
+BR2_PACKAGE_GDB=y
+BR2_PACKAGE_GDB_SERVER=y
+BR2_PACKAGE_GDB_DEBUGGER=y
+BR2_PACKAGE_LMBENCH=y
+BR2_PACKAGE_STRACE=y
+BR2_PACKAGE_TRACE_CMD=y
+BR2_PACKAGE_WHETSTONE=y
+BR2_PACKAGE_GREP=y
+BR2_PACKAGE_TREE=y
+BR2_PACKAGE_DOSFSTOOLS=y
+BR2_PACKAGE_DOSFSTOOLS_FATLABEL=y
+BR2_PACKAGE_DOSFSTOOLS_FSCK_FAT=y
+BR2_PACKAGE_DOSFSTOOLS_MKFS_FAT=y
+BR2_PACKAGE_MTD=y
+BR2_PACKAGE_NFS_UTILS=y
+# BR2_PACKAGE_NFS_UTILS_RPC_NFSD is not set
+BR2_PACKAGE_FB_TEST_APP=y
+BR2_PACKAGE_EVTEST=y
+BR2_PACKAGE_I2C_TOOLS=y
+BR2_PACKAGE_RNG_TOOLS=y
+# BR2_PACKAGE_RNG_TOOLS_JITTERENTROPY_LIBRARY is not set
+BR2_PACKAGE_SETSERIAL=y
+BR2_PACKAGE_SPI_TOOLS=y
+BR2_PACKAGE_USBUTILS=y
+BR2_PACKAGE_LUA=y
+BR2_PACKAGE_PYTHON3=y
+BR2_PACKAGE_PYTHON3_PY_PYC=y
+BR2_PACKAGE_PYTHON3_CURSES=y
+BR2_PACKAGE_PYTHON3_READLINE=y
+BR2_PACKAGE_PYTHON_CANOPEN=y
+BR2_PACKAGE_PYTHON_CRYPTOGRAPHY=y
+BR2_PACKAGE_PYTHON_IPY=y
+BR2_PACKAGE_PYTHON_PIP=y
+BR2_PACKAGE_PYTHON_SERIAL_ASYNCIO=y
+BR2_PACKAGE_PYTHON_SMBUS_CFFI=y
+BR2_PACKAGE_PYTHON_SPIDEV=y
+BR2_PACKAGE_CA_CERTIFICATES=y
+BR2_PACKAGE_GNUTLS_TOOLS=y
+BR2_PACKAGE_LIBP11=y
+BR2_PACKAGE_LIBOPENSSL_BIN=y
+BR2_PACKAGE_LIBGPIOD2=y
+BR2_PACKAGE_LIBGPIOD2_TOOLS=y
+BR2_PACKAGE_CJSON=y
+BR2_PACKAGE_P11_KIT=y
+BR2_PACKAGE_BLUEZ5_UTILS_CLIENT=y
+BR2_PACKAGE_BLUEZ5_UTILS_TOOLS=y
+BR2_PACKAGE_BLUEZ5_UTILS_DEPRECATED=y
+BR2_PACKAGE_BLUEZ5_UTILS_EXPERIMENTAL=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_HEALTH=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_MIDI=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_NFC=y
+BR2_PACKAGE_BLUEZ5_UTILS_PLUGINS_SAP=y
+BR2_PACKAGE_BLUEZ5_UTILS_TEST=y
+BR2_PACKAGE_BRIDGE_UTILS=y
+BR2_PACKAGE_CAN_UTILS=y
+BR2_PACKAGE_CRDA=y
+BR2_PACKAGE_DHCP=y
+BR2_PACKAGE_DHCP_SERVER=y
+BR2_PACKAGE_DHCP_SERVER_DELAYED_ACK=y
+BR2_PACKAGE_DHCP_RELAY=y
+BR2_PACKAGE_DHCPCD=y
+BR2_PACKAGE_ETHTOOL=y
+BR2_PACKAGE_HOSTAPD=y
+BR2_PACKAGE_HOSTAPD_EAP=y
+BR2_PACKAGE_HOSTAPD_WPS=y
+BR2_PACKAGE_IFUPDOWN=y
+BR2_PACKAGE_IPERF3=y
+BR2_PACKAGE_IPROUTE2=y
+BR2_PACKAGE_IPTABLES=y
+BR2_PACKAGE_IW=y
+BR2_PACKAGE_LRZSZ=y
+BR2_PACKAGE_MII_DIAG=y
+BR2_PACKAGE_NET_TOOLS=y
+BR2_PACKAGE_NETCAT_OPENBSD=y
+BR2_PACKAGE_NFTABLES=y
+BR2_PACKAGE_OPENSSH=y
+BR2_PACKAGE_PHYTOOL=y
+BR2_PACKAGE_RADVD=y
+BR2_PACKAGE_RSYNC=y
+BR2_PACKAGE_TCPDUMP=y
+BR2_PACKAGE_TRACEROUTE=y
+BR2_PACKAGE_WGET=y
+BR2_PACKAGE_WIRELESS_TOOLS=y
+BR2_PACKAGE_WPA_SUPPLICANT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AP_SUPPORT=y
+BR2_PACKAGE_WPA_SUPPLICANT_AUTOSCAN=y
+BR2_PACKAGE_WPA_SUPPLICANT_EAP=y
+BR2_PACKAGE_WPA_SUPPLICANT_DEBUG_SYSLOG=y
+BR2_PACKAGE_WPA_SUPPLICANT_WPS=y
+BR2_PACKAGE_WPA_SUPPLICANT_CLI=y
+BR2_PACKAGE_BASH_COMPLETION=y
+BR2_PACKAGE_FILE=y
+BR2_PACKAGE_NEOFETCH=y
+BR2_PACKAGE_TIME=y
+BR2_PACKAGE_WHICH=y
+BR2_PACKAGE_HTOP=y
+BR2_PACKAGE_UTIL_LINUX_BINARIES=y
+BR2_PACKAGE_NANO=y
+BR2_PACKAGE_VIM=y
+BR2_TARGET_ROOTFS_UBI=y
+BR2_TARGET_ROOTFS_UBI_PEBSIZE=0x40000
+BR2_TARGET_ROOTFS_UBI_SUBSIZE=4096
+BR2_TARGET_ROOTFS_UBIFS_LEBSIZE=0x3e000
+BR2_TARGET_ROOTFS_UBIFS_MINIOSIZE=0x1000
+BR2_TARGET_AT91BOOTSTRAP3=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_GIT=y
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_URL="https://github.com/linux4sam/at91bootstrap.git"
+BR2_TARGET_AT91BOOTSTRAP3_CUSTOM_REPO_VERSION="v4.0.12"
+BR2_TARGET_AT91BOOTSTRAP3_DEFCONFIG="sam9x75_masternf_uboot"
+BR2_TARGET_UBOOT=y
+BR2_TARGET_UBOOT_BUILD_SYSTEM_KCONFIG=y
+BR2_TARGET_UBOOT_CUSTOM_GIT=y
+BR2_TARGET_UBOOT_CUSTOM_REPO_URL="https://github.com/linux4microchip/u-boot-mchp.git"
+BR2_TARGET_UBOOT_CUSTOM_REPO_VERSION="linux4microchip-2025.10"
+BR2_TARGET_UBOOT_BOARD_DEFCONFIG="sam9x75_master_nandflash"
+BR2_TARGET_UBOOT_NEEDS_DTC=y
+BR2_PACKAGE_HOST_DOSFSTOOLS=y
+BR2_PACKAGE_HOST_E2FSPROGS=y
+BR2_PACKAGE_HOST_ENVIRONMENT_SETUP=y
+BR2_PACKAGE_HOST_GENIMAGE=y
+BR2_PACKAGE_HOST_MTOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_FIT_SUPPORT=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE=y
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SOURCE="$(BR2_EXTERNAL_MCHP_PATH)/board/microchip/sam9x75_master/uboot-nf-env.txt"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_SIZE="0x20000"
+BR2_PACKAGE_HOST_UBOOT_TOOLS_ENVIMAGE_REDUNDANT=y
+BR2_MCHP_SAM=y
+BR2_MCHP_SAM_9X7=y
+BR2_PACKAGE_DT_OVERLAY_MCHP=y
+BR2_PACKAGE_DT_OVERLAY_MCHP_PLATFORM="sam9x75_master"
+BR2_PACKAGE_PYTHON_MPIO=y
+BR2_PACKAGE_WILCMCHP_FIRMWARE=y
+BR2_PACKAGE_WIRELESS_KIT_PAGES=y
+BR2_PACKAGE_BLE_BLUEZ_HCI_APPS=y
+BR2_PACKAGE_CRYPTOAUTHLIB=y
+BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER=y
+BR2_PACKAGE_PYTHON_CRYPTOAUTHLIB=y
+BR2_PACKAGE_LIBCAMERA_MCHP=y
+BR2_PACKAGE_MCHPCAM_APPS=y
diff --git a/package/cryptoauthlib/Config.in b/package/cryptoauthlib/Config.in
index 6df50ff..47c69fa 100644
--- a/package/cryptoauthlib/Config.in
+++ b/package/cryptoauthlib/Config.in
@@ -41,6 +41,9 @@ config BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X60_CURIOSITY
 
 config BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_CURIOSITY
 	bool "sam9x75_curiosity"
+	
+config BR2_PACKAGE_CRYPTOAUTHLIB_SAM9X75_MASTER
+	bool "sam9x75_master"	
 
 config BR2_PACKAGE_CRYPTOAUTHLIB_AT91SAM9X5EK
 	bool "at91sam9x5ek"
diff --git a/patches/at91bootstrap3/0000_sam9x75_master_at91bootstrap-2025.10.patch b/patches/at91bootstrap3/0000_sam9x75_master_at91bootstrap-2025.10.patch
new file mode 100644
index 0000000..a362e8e
--- /dev/null
+++ b/patches/at91bootstrap3/0000_sam9x75_master_at91bootstrap-2025.10.patch
@@ -0,0 +1,148 @@
+diff --git a/Kconfig b/Kconfig
+index afdd09dd..a8bb2720 100644
+--- a/Kconfig
++++ b/Kconfig
+@@ -458,6 +458,9 @@ config BOARD_QUIRK_SAM9X75_EB
+ 
+ config BOARD_QUIRK_SAM9X75_CURIOSITY
+         bool "Quirks for SAM9X75_CURIOSITY board"
++        
++config BOARD_QUIRK_SAM9X75_MASTER
++        bool "Quirks for SAM9X75_MASTER board"       
+ 
+ endchoice
+ 
+diff --git a/configs/sam9x75_master_bkptnone_dfconfig b/configs/sam9x75_master_bkptnone_dfconfig
+new file mode 100644
+index 00000000..c6c66e0b
+--- /dev/null
++++ b/configs/sam9x75_master_bkptnone_dfconfig
+@@ -0,0 +1,17 @@
++# Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++#
++# SPDX-License-Identifier: MIT
++
++CONFIG_INIT_AND_STOP=y
++CONFIG_SAM9X7=y
++CONFIG_DEBUG=y
++CONFIG_DDR_SET_BY_DEVICE=y
++CONFIG_DDR_W632GU6NB12I=y
++CONFIG_BOARD_QUIRK_SAM9X75_MASTER=y
++CONFIG_LED_ON_BOARD=y
++CONFIG_LED_R_ON_PIOC=y
++CONFIG_LED_R_PIN=19
++CONFIG_LED_G_ON_PIOC=y
++CONFIG_LED_G_PIN=21
++CONFIG_LED_B_ON_PIOC=y
++CONFIG_LED_B_PIN=20
+diff --git a/configs/sam9x75_masterdf_qspi_uboot_dfconfig b/configs/sam9x75_masterdf_qspi_uboot_dfconfig
+new file mode 100644
+index 00000000..563d8eff
+--- /dev/null
++++ b/configs/sam9x75_masterdf_qspi_uboot_dfconfig
+@@ -0,0 +1,21 @@
++# Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++#
++# SPDX-License-Identifier: MIT
++
++CONFIG_SAM9X7=y
++CONFIG_DEBUG=y
++CONFIG_DDR_SET_BY_DEVICE=y
++CONFIG_DDR_W632GU6NB12I=y
++CONFIG_SPI_CLK=100000000
++CONFIG_AT91_QSPI_OCTAL=y
++CONFIG_QSPI_DMA_SUPPORT=y
++CONFIG_IMG_ADDRESS="0x00040000"
++CONFIG_IMG_SIZE="0x00100000"
++CONFIG_BOARD_QUIRK_SAM9X75_MASTER=y
++CONFIG_LED_ON_BOARD=y
++CONFIG_LED_R_ON_PIOC=y
++CONFIG_LED_R_PIN=19
++CONFIG_LED_G_ON_PIOC=y
++CONFIG_LED_G_PIN=21
++CONFIG_LED_B_ON_PIOC=y
++CONFIG_LED_B_PIN=20
+diff --git a/configs/sam9x75_masternf_uboot_dfconfig b/configs/sam9x75_masternf_uboot_dfconfig
+new file mode 100644
+index 00000000..a84c7bc9
+--- /dev/null
++++ b/configs/sam9x75_masternf_uboot_dfconfig
+@@ -0,0 +1,20 @@
++# Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++#
++# SPDX-License-Identifier: MIT
++
++CONFIG_SAM9X7=y
++CONFIG_DEBUG=y
++CONFIG_DDR_SET_BY_DEVICE=y
++CONFIG_DDR_W632GU6NB12I=y
++CONFIG_NANDFLASH=y
++CONFIG_NAND_TIMING_MODE=y
++CONFIG_NAND_DMA_SUPPORT=y
++CONFIG_IMG_SIZE="0x00100000"
++CONFIG_BOARD_QUIRK_SAM9X75_MASTER=y
++CONFIG_LED_ON_BOARD=y
++CONFIG_LED_R_ON_PIOC=y
++CONFIG_LED_R_PIN=19
++CONFIG_LED_G_ON_PIOC=y
++CONFIG_LED_G_PIN=21
++CONFIG_LED_B_ON_PIOC=y
++CONFIG_LED_B_PIN=20
+diff --git a/configs/sam9x75_mastersd_uboot_dfconfig b/configs/sam9x75_mastersd_uboot_dfconfig
+new file mode 100644
+index 00000000..228cbab3
+--- /dev/null
++++ b/configs/sam9x75_mastersd_uboot_dfconfig
+@@ -0,0 +1,17 @@
++# Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++#
++# SPDX-License-Identifier: MIT
++
++CONFIG_SAM9X7=y
++CONFIG_DEBUG=y
++CONFIG_DDR_SET_BY_DEVICE=y
++CONFIG_DDR_W632GU6NB12I=y
++CONFIG_SDCARD=y
++CONFIG_BOARD_QUIRK_SAM9X75_MASTER=y
++CONFIG_LED_ON_BOARD=y
++CONFIG_LED_R_ON_PIOC=y
++CONFIG_LED_R_PIN=19
++CONFIG_LED_G_ON_PIOC=y
++CONFIG_LED_G_PIN=21
++CONFIG_LED_B_ON_PIOC=y
++CONFIG_LED_B_PIN=20
+diff --git a/device/sam9x7/sam9x7.c b/device/sam9x7/sam9x7.c
+index 55668855..a36e56f5 100644
+--- a/device/sam9x7/sam9x7.c
++++ b/device/sam9x7/sam9x7.c
+@@ -338,7 +338,7 @@ void hw_init(void)
+ 	ddram_init();
+ #endif
+ 
+-#ifdef CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY
++#ifdef (defined(CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY) || defined(CONFIG_BOARD_QUIRK_SAM9X75_MASTER))
+ 	at91_rio0_select();
+ #endif
+ 
+@@ -388,7 +388,7 @@ void at91_sdhc_hw_init(void)
+ {
+ #ifdef CONFIG_SDHC0
+ 	const struct pio_desc sdmmc_pins[] = {
+-#if defined(CONFIG_BOARD_QUIRK_SAM9X75_EB) || defined(CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY)
++#if defined(CONFIG_BOARD_QUIRK_SAM9X75_EB) || defined(CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY || defined(CONFIG_BOARD_QUIRK_SAM9X75_MASTER))
+ 		{"SDMMC0_CMD",	AT91C_PIN_PA(1), 0, PIO_DRVSTR_HI | PIO_SLEWR_CTRL, PIO_PERIPH_A},
+ 		{"SDMMC0_CK",	AT91C_PIN_PA(2), 0, PIO_DRVSTR_HI | PIO_SLEWR_CTRL, PIO_PERIPH_A},
+ 		{"SDMMC0_DAT0",	AT91C_PIN_PA(0), 0, PIO_DRVSTR_HI | PIO_SLEWR_CTRL, PIO_PERIPH_A},
+diff --git a/driver/board_hw_init.c b/driver/board_hw_init.c
+index b634a11d..850d9232 100644
+--- a/driver/board_hw_init.c
++++ b/driver/board_hw_init.c
+@@ -177,7 +177,7 @@ void at91_can_stdby_dis(void)
+ }
+ #endif
+ 
+-#ifdef CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY
++#if (defined(CONFIG_BOARD_QUIRK_SAM9X75_CURIOSITY) || defined(CONFIG_BOARD_QUIRK_SAM9X75_MASTER))
+ /*
+  * Must set PA15 to HIGH and PA16 to LOW for enabling the RIO-0 module with SDIO
+  * over M.2 connector. Reset the RIO-0 module with PA21 after configuring the
diff --git a/patches/dt-overlay-mchp/0000_sam9x75_master_dtoverlay-2025.10.patch b/patches/dt-overlay-mchp/0000_sam9x75_master_dtoverlay-2025.10.patch
new file mode 100644
index 0000000..924a913
--- /dev/null
+++ b/patches/dt-overlay-mchp/0000_sam9x75_master_dtoverlay-2025.10.patch
@@ -0,0 +1,2631 @@
+diff --git a/Makefile b/Makefile
+index df77836..93551e5 100644
+--- a/Makefile
++++ b/Makefile
+@@ -20,6 +20,7 @@ SAM9X60EK_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sam9x60ek/*.dtso))
+ SAM9X60_CURIOSITY_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sam9x60_curiosity/*.dtso))
+ SAM9X75EB_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sam9x75eb/*.dtso))
+ SAM9X75_CURIOSITY_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sam9x75_curiosity/*.dtso))
++SAM9X75_MASTER_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sam9x75_master/*.dtso))
+ SAMA5D2_ICP_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sama5d2_icp/*.dtso))
+ SAMA5D2_PTC_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sama5d2_ptc_ek/*.dtso))
+ SAMA5D2_XPLAINED_DTBO_OBJECTS:= $(patsubst %.dtso,%.dtbo,$(wildcard sama5d2_xplained/*.dtso))
+@@ -64,6 +65,8 @@ sam9x75eb_dtbos: $(SAM9X75EB_DTBO_OBJECTS)
+ 
+ sam9x75_curiosity_dtbos: $(SAM9X75_CURIOSITY_DTBO_OBJECTS)
+ 
++sam9x75_master_dtbos: $(SAM9X75_MASTER_DTBO_OBJECTS)
++
+ sama5d2_icp_dtbos: $(SAMA5D2_ICP_DTBO_OBJECTS)
+ 
+ sama5d2_ptc_ek_dtbos: $(SAMA5D2_PTC_DTBO_OBJECTS)
+diff --git a/sam9x75_master.its b/sam9x75_master.its
+new file mode 100644
+index 0000000..5fed069
+--- /dev/null
++++ b/sam9x75_master.its
+@@ -0,0 +1,388 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Flattened Image Tree file for SAM9X75-Master board
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Varshini Rajendran <Varshini.Rajendran@microchip.com>
++ */
++/dts-v1/;
++
++/ {
++	description = "Microchip SAM9X75-Master FIT Image";
++	#address-cells = <1>;
++
++	images {
++		kernel {
++			description = "Linux4SAM Linux kernel";
++			data = /incbin/("./zImage");
++			type = "kernel";
++			arch = "arm";
++			os = "linux";
++			compression = "none";
++			load = <0x22000000>;
++			entry = <0x22000000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		base_fdt {
++			description = "SAM9X75-Master Flattened Device Tree blob";
++			data = /incbin/("./at91-sam9x75_master.dtb");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23000000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_isc_imx219 {
++			description = "Device Tree blob ISC IMX219 overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_masterisc_imx219.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23100000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_lvds_panel {
++			description = "Device Tree blob for AC69T88A LVDS Display Panel";
++			data = /incbin/("./sam9x75_master/sam9x75_master_lvds_display.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23110000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_lvds_panel_newvision {
++			description = "Device Tree blob for New Vision Display Panel";
++			data = /incbin/("./sam9x75_master/sam9x75_master_lvds_newvision_display.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23110000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_rmii_phy {
++			description = "Device Tree blob for LAN8840 RGMII PHY overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_rmii-phy.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_lan8840 {
++			description = "Device Tree blob for LAN8840 RGMII PHY overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_lan8840.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_lan9646 {
++			description = "Device Tree blob for LAN9646 RGMII switch overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_lan9646.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_ksz8795 {
++			description = "Device Tree blob for KSZ8795 RMII switch overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_ksz8795.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_ksz8895 {
++			description = "Device Tree blob for KSZ8895 RMII switch overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_ksz8895.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_ksz9477 {
++			description = "Device Tree blob for KSZ9477 RGMII switch overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_ksz9477.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_gmac_ksz9563 {
++			description = "Device Tree blob for KSZ9563 RGMII switch overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_gmac_ksz9563.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23120000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_i2s_proto {
++			description = "Device Tree blob PROTO Audio board overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_i2s_proto.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23130000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_mipi_panel {
++			description = "Device Tree blob for AC40T08A MPU32 MIPI Display Panel";
++			data = /incbin/("./sam9x75_master/sam9x75_master_mipi_display.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23140000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_pwm {
++			description = "Device Tree blob for PWM signals";
++			data = /incbin/("./sam9x75_master/sam9x75_master_pwm.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23150000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_spi_click {
++			description = "Device Tree blob at25ff321a spi flash clickboard overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_at25ff321a_click.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23160000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_wilcs02 {
++			description = "Device Tree blob WILCS02 overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_wilcs02.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23170000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++
++		fdt_wilcs02_spi {
++			description = "Device Tree blob WILCS02 in SPI mode overlay";
++			data = /incbin/("./sam9x75_master/sam9x75_master_wilcs02_spi.dtbo");
++			type = "flat_dt";
++			arch = "arm";
++			compression = "none";
++			load = <0x23180000>;
++			hash-1 {
++				algo = "crc32";
++			};
++			hash-2 {
++				algo = "sha1";
++			};
++		};
++	};
++
++	configurations {
++		default = "kernel_dtb";
++
++		kernel_dtb {
++			description = "Linux kernel and base FDT blob for SAM9X75-Master board";
++			kernel = "kernel";
++			fdt = "base_fdt";
++		};
++
++		base_dtb {
++			description = "Base FDT blob for SAM9X75-Master board";
++			fdt = "base_fdt";
++		};
++
++		imx219 {
++			description = "FDT overlay blob for ISC IMX219 sensor";
++			fdt = "fdt_isc_imx219";
++		};
++
++		lvds {
++			description = "FDT overlay blob for AC69T88A LVDS Display Panel";
++			fdt = "fdt_lvds_panel";
++		};
++
++		lvds_newvision {
++			description = "FDT overlay blob for New Vision LVDS Display Panel";
++			fdt = "fdt_lvds_panel_newvision";
++		};
++
++		rmii-phy {
++			description = "FDT overlay blob for Single-port RMII PHY Daughter Card";
++			fdt = "fdt_gmac_rmii_phy";
++		};
++
++		ksz9131 {
++			description = "FDT overlay blob for KSZ9131 RGMII PHY Daughter Card";
++			fdt = "fdt_gmac_lan8840";
++		};
++
++		lan8840 {
++			description = "FDT overlay blob for LAN8840 RGMII PHY Daughter Card";
++			fdt = "fdt_gmac_lan8840";
++		};
++
++		lan9646 {
++			description = "FDT overlay blob for LAN9646 RGMII switch Daughter Card";
++			fdt = "fdt_gmac_lan9646";
++		};
++
++		ksz8795 {
++			description = "FDT overlay blob for KSZ8795 RGMII switch Daughter Card";
++			fdt = "fdt_gmac_ksz8795";
++		};
++
++		ksz8895 {
++			description = "FDT overlay blob for KSZ8895 RMII switch Daughter Card";
++			fdt = "fdt_gmac_ksz8895";
++		};
++
++		ksz9477 {
++			description = "FDT overlay blob for KSZ9477 RGMII switch Daughter Card";
++			fdt = "fdt_gmac_ksz9477";
++		};
++
++		ksz9563 {
++			description = "FDT overlay blob for KSZ9563 RGMII switch Daughter Card";
++			fdt = "fdt_gmac_ksz9563";
++		};
++
++		i2s_proto {
++			description = "FDT overlay blob for I2S PROTO audio board";
++			fdt = "fdt_i2s_proto";
++		};
++
++		mipi {
++			description = "FDT overlay blob for AC40T08A MPU32 MIPI Display Panel";
++			fdt = "fdt_mipi_panel";
++		};
++
++		pwm {
++			description = "FDT overlay blob for PWM";
++			fdt = "fdt_pwm";
++		};
++
++		spi_click {
++			description = "FDT overlay blob for at25ff321a spi flash clickboard";
++			fdt = "fdt_spi_click";
++		};
++
++		wilc {
++			description = "FDT overlay blob for WILCS02";
++			fdt = "fdt_wilcs02";
++		};
++
++		wilc_spi {
++			description = "FDT overlay blob for WILCS02 in SPI mode overlay";
++			fdt = "fdt_wilcs02_spi";
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_at25ff321a_click.dtso b/sam9x75_master/sam9x75_master_at25ff321a_click.dtso
+new file mode 100644
+index 0000000..5f99c88
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_at25ff321a_click.dtso
+@@ -0,0 +1,51 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ *  Device Tree overlay for SAM9X75 Curiosity board in order to use SPI on click board 1 slot
++ *
++ *  Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries
++ *
++ *  Author: Santiago Esteban <santiago.esteban@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++
++	spi3: spi@400 {
++		#address-cells = <1>;
++		#size-cells = <0>;
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_mikrobus_spi &pinctrl_mikrobus_spi_cs>;
++		status = "okay";
++
++		flash@1 {
++			compatible = "atmel,at25ff321a", "jedec,spi-nor";
++			reg = <1>;
++			#address-cells = <1>;
++			#size-cells = <1>;
++			spi-max-frequency = <2000000>;
++			spi-tx-bus-width = <1>;
++			spi-rx-bus-width = <1>;
++			m25p,fast-read;
++		};
++	};
++};
++
++&pinctrl {
++	spi3 {
++		pinctrl_mikrobus_spi: mikrobus-spi {
++			atmel,pins = <AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE
++					AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++					AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_mikrobus_spi_cs: mikrobus-spi-cs {
++			atmel,pins = <AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_ksz8795.dtso b/sam9x75_master/sam9x75_master_gmac_ksz8795.dtso
+new file mode 100644
+index 0000000..517067a
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_ksz8795.dtso
+@@ -0,0 +1,176 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob supporting the
++ * KSZ8795 5-port 10/100 switch Daughter Card using SPI and RGMII.
++ *
++ * Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ * Refer to the EV40P40A (KSZ8795-EDS2 daughter card)
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	fixed-link {
++		speed = <1000>;
++		full-duplex;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++        eeprom@54 {
++                compatible = "atmel,24c01";
++                reg = <0x54>;
++                pagesize = <8>;
++                status = "okay";
++        };
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx3_default: flx3-spi-default {
++			atmel,pins =
++				<AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gmac-pins {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)	/* ETH_TXCK  */
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCTL */
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_DIS_SCHMIT				/* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&spi3 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx3_default>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	ksz8795spi: ksz8795-switch@0 {
++		compatible = "microchip,ksz8795";
++		reg = <0>;
++		spi-max-frequency = <10000000>;
++
++		spi-cpha;
++		spi-cpol;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy3>;
++			};
++			port@4 {
++				reg = <4>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++				};
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy0: ethernet-phy@0 {
++				reg = <0>;
++			};
++			swphy1: ethernet-phy@1 {
++				reg = <1>;
++			};
++			swphy2: ethernet-phy@2 {
++				reg = <2>;
++			};
++			swphy3: ethernet-phy@3 {
++				reg = <3>;
++			};
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: KSZ8795 RGMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_ksz8895.dtso b/sam9x75_master/sam9x75_master_gmac_ksz8895.dtso
+new file mode 100644
+index 0000000..c32fa6a
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_ksz8895.dtso
+@@ -0,0 +1,175 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob supporting the
++ * KSZ8895 5-port 10/100 switch Daughter Card using SPI and RMII.
++ *
++ * Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ * Refer to the EV45A66A (KSZ8895-EDS2 daughter card)
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rmii";
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rmii_default>;
++	dmas = <0>, <0>;
++	cdns,refclk-ext;
++	status = "okay";
++
++	fixed-link {
++		speed = <100>;
++		full-duplex;
++		pause;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx3_default: flx3-spi-default {
++			atmel,pins =
++				<AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gmac-pins {
++		pinctrl_gmac_rmii_default: gmac-rmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXEN  */
++				 AT91_PIOB 6  AT91_PERIPH_A  (AT91_PINCTRL_SLEWRATE_DIS | AT91_PINCTRL_DIS_SCHMIT)				/* ETH_TXCK (REFCLK) */
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_C  AT91_PINCTRL_PULL_DOWN				/* ETH_RXER in RMII  */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXDV */
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO	AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&spi3 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx3_default>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	ksz8895spi: ksz8895-switch@0 {
++		compatible = "microchip,ksz8895";
++		reg = <0>;
++		spi-max-frequency = <10000000>;
++
++		spi-cpha;
++		spi-cpol;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy3>;
++			};
++			port@4 {
++				reg = <4>;
++				label = "cpu";
++				phy-mode = "rmii";
++			//	rx-internal-delay-ps = <2000>;
++			//	tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <100>;
++					full-duplex;
++					pause;
++				};
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy0: ethernet-phy@0 {
++				reg = <0>;
++			};
++			swphy1: ethernet-phy@1 {
++				reg = <1>;
++			};
++			swphy2: ethernet-phy@2 {
++				reg = <2>;
++			};
++			swphy3: ethernet-phy@3 {
++				reg = <3>;
++			};
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: KSZ8895 RMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_ksz9477.dtso b/sam9x75_master/sam9x75_master_gmac_ksz9477.dtso
+new file mode 100644
+index 0000000..715f17a
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_ksz9477.dtso
+@@ -0,0 +1,300 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob supporting the
++ * KSZ9477 7-port Gigabit switch Daughter Card using I2C or SPI and RGMII.
++ *
++ * Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ * Refer to the EV30S09A (KSZ9477-EDS2 daughter card)
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	fixed-link {
++		speed = <1000>;
++		full-duplex;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++
++	ksz9477i2c: ksz9477i-switch@5f {
++		compatible = "microchip,ksz9477";
++		reg = <0x5f>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy_0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy_1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy_2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy_3>;
++			};
++			port@4 {
++				reg = <4>;
++				label = "lan5";
++				phy-handle = <&swphy_4>;
++			};
++			port@5 {
++				reg = <5>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++					pause;
++				};
++			};
++			port@6 {
++				reg = <6>;
++				label = "lan6";
++				phy-mode = "sgmii";
++				fixed-link {
++					speed = <1000>;
++					full-dulpex;
++				};
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy_0: ethernet-phy@0 {
++				reg = <0>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_1: ethernet-phy@1 {
++				reg = <1>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_2: ethernet-phy@2 {
++				reg = <2>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_3: ethernet-phy@3 {
++				reg = <3>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_4: ethernet-phy@4 {
++				reg = <4>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++		};
++	};
++};
++
++&pinctrl {
++
++	flexcom {
++		pinctrl_flx3_default: flx3-spi-default {
++			atmel,pins =
++				<AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)	/* ETH_TXCK  */
++
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCTL */
++
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_DIS_SCHMIT			 	/* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&spi3 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	dmas = <0>, <0>;
++        pinctrl-names = "default";
++        pinctrl-0 = <&pinctrl_flx3_default>;
++	status = "okay";
++
++	ksz9477spi: ksz9477s-switch@0 {
++		compatible = "microchip,ksz9477";
++		reg = <0>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		spi-max-frequency = <10000000>;
++//		spi-cs-setup-delay-ns = <100>;
++//		spi-cs-hold-delay-ns = <100>;
++//		spi-cs-inactive-delay-ns = <0>;
++		spi-cpha;
++		spi-cpol;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy3>;
++			};
++			port@4 {
++				reg = <4>;
++				label = "lan5";
++				phy-handle = <&swphy4>;
++			};
++			port@5 {
++				reg = <5>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++					pause;
++				};
++			};
++			port@6 {
++				reg = <6>;
++				label = "lan6";
++				phy-mode = "sgmii";
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++				};
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy0: ethernet-phy@0 {
++				reg = <0>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy1: ethernet-phy@1 {
++				reg = <1>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy2: ethernet-phy@2 {
++				reg = <2>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy3: ethernet-phy@3 {
++				reg = <3>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy4: ethernet-phy@4 {
++				reg = <4>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: KSZ9477 RGMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_ksz9563.dtso b/sam9x75_master/sam9x75_master_gmac_ksz9563.dtso
+new file mode 100644
+index 0000000..12640c4
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_ksz9563.dtso
+@@ -0,0 +1,201 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob supporting the
++ * KSZ9563 3-port Gigabit switch Daughter Card using I2C or SPI and RGMII.
++ *
++ * Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ * Refer to the EV35V13A (KSZ9563-EDS2 daughter card)
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	fixed-link {
++		speed = <1000>;
++		full-duplex;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++
++	ksz9563: ksz9563-switch@5f {
++		compatible = "microchip,ksz9563";
++		reg = <95>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++			};
++			port@2 {
++				reg = <2>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++				};
++			};
++		};
++	};
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx3_default: flx3-spi-default {
++			atmel,pins =
++				<AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)	/* ETH_TXCK  */
++
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCTL */
++
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_DIS_SCHMIT			 	/* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&spi3 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx3_default>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	ksz9563spi: ksz9563-switch@0 {
++		compatible = "microchip,ksz9563";
++		reg = <0>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		spi-max-frequency = <10000000>;		/* flywire */
++
++		spi-cpha;
++		spi-cpol;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy1>;
++			};
++			port@2 {
++				reg = <2>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++				};
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy0: ethernet-phy@0 {
++				reg = <0>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy1: ethernet-phy@1 {
++				reg = <1>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: KSZ9563 RGMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_lan8840.dtso b/sam9x75_master/sam9x75_master_gmac_lan8840.dtso
+new file mode 100644
+index 0000000..86f3476
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_lan8840.dtso
+@@ -0,0 +1,95 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob for the LAN8840 RGMII PHY Daughter Card.
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Mihai Sain <mihai.sain@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	ethernet-phy@1 {
++		reg = <0x1>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_PULL_UP
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)	/* ETH_TXCK  */
++
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCTL */
++
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: LAN8840 RGMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_lan9646.dtso b/sam9x75_master/sam9x75_master_gmac_lan9646.dtso
+new file mode 100644
+index 0000000..139acf2
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_lan9646.dtso
+@@ -0,0 +1,282 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob supporting the
++ * LAN9646 6-port Gigabit switch Daughter Card using I2C or SPI and RGMII.
++ *
++ * Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ * Refer to the EV94T99A (LAN9646-EDS2 daughter card)
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx3 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	fixed-link {
++		speed = <1000>;
++		full-duplex;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++
++	lan9646i2c: lan9646i-switch@5f {
++		compatible = "microchip,lan9646";
++		reg = <0x5f>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy_0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy_1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy_2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy_3>;
++			};
++			port@4 {
++				reg = <5>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++					pause;
++				};
++			};
++			port@5 {
++				reg = <6>;
++				label = "lan5";
++				phy-handle = <&swphy_6>;
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy_0: ethernet-phy@0 {
++				reg = <0>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_1: ethernet-phy@1 {
++				reg = <1>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_2: ethernet-phy@2 {
++				reg = <2>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_3: ethernet-phy@3 {
++				reg = <3>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy_6: ethernet-phy@6 {
++				reg = <6>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++		};
++	};
++};
++
++&pinctrl {
++
++	flexcom {
++		pinctrl_flx3_default: flx3-spi-default {
++			atmel,pins =
++				<AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE
++				 AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_NONE
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)	/* ETH_TXCK  */
++
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS				/* ETH_RXCTL */
++
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE					/* ETH_MDIO  */
++
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_DIS_SCHMIT			 	/* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;				/* ETH_INT   */
++		};
++	};
++};
++
++&spi3 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	dmas = <0>, <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx3_default>;
++	status = "okay";
++
++	lan9646spi: lan9646s-switch@0 {
++		compatible = "microchip,lan9646";
++		reg = <0>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++		spi-max-frequency = <11000000>;
++//		spi-cs-setup-delay-ns = <100>;
++//		spi-cs-hold-delay-ns = <100>;
++//		spi-cs-inactive-delay-ns = <0>;
++		spi-cpha;
++		spi-cpol;
++		status = "okay";
++
++		ports {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			port@0 {
++				reg = <0>;
++				label = "lan1";
++				phy-handle = <&swphy0>;
++			};
++			port@1 {
++				reg = <1>;
++				label = "lan2";
++				phy-handle = <&swphy1>;
++			};
++			port@2 {
++				reg = <2>;
++				label = "lan3";
++				phy-handle = <&swphy2>;
++			};
++			port@3 {
++				reg = <3>;
++				label = "lan4";
++				phy-handle = <&swphy3>;
++			};
++			port@4 {
++				reg = <5>;
++				phy-mode = "rgmii-id";
++				rx-internal-delay-ps = <2000>;
++				tx-internal-delay-ps = <2000>;
++				ethernet = <&gmac>;
++				fixed-link {
++					speed = <1000>;
++					full-duplex;
++					pause;
++				};
++			};
++			port@5 {
++				reg = <6>;
++				label = "lan5";
++				phy-handle = <&swphy6>;
++			};
++		};
++		mdio {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			swphy0: ethernet-phy@0 {
++				reg = <0>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy1: ethernet-phy@1 {
++				reg = <1>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy2: ethernet-phy@2 {
++				reg = <2>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy3: ethernet-phy@3 {
++				reg = <3>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++			swphy6: ethernet-phy@6 {
++				reg = <6>;
++				eee-broken-100tx;
++				eee-broken-1000t;
++			};
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: LAN9646 RGMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_gmac_rmii-phy.dtso b/sam9x75_master/sam9x75_master_gmac_rmii-phy.dtso
+new file mode 100644
+index 0000000..b19c9f7
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_gmac_rmii-phy.dtso
+@@ -0,0 +1,89 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob for a single-port
++ * RMII PHY Daughter Card.
++ *
++ * Copyright (C) 2025 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Jerry Ray <jerry.ray@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rmii";
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rmii_default>;
++//	magic-packet;
++	cdns,refclk-ext;
++	status = "okay";
++
++	ethernet-phy@1 {
++		reg = <0x1>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	dmas = <0>, <0>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_PULL_UP
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rmii_default: gmac-rmii-default {
++			atmel,pins =
++                               <AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX0   */
++                                AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX1   */
++                                AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TXEN  */
++                                AT91_PIOB 6  AT91_PERIPH_A  (AT91_PINCTRL_SLEWRATE_DIS | AT91_PINCTRL_DIS_SCHMIT)                              /* ETH_TXCK (REFCLK) */
++                                AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX0   */
++                                AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX1   */
++                                AT91_PIOB 0  AT91_PERIPH_C  AT91_PINCTRL_PULL_DOWN                             /* ETH_RXER in RMII  */
++                                AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RXDV */
++                                AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE                                  /* ETH_MDC   */
++                                AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE                                  /* ETH_MDIO  */
++                                AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;                             /* ETH_INT   */
++		};
++	};
++};
++
++&{/} {
++	model = "SAM9X75-Curiosity: Single-port RMII PHY Daughter Card";
++};
+diff --git a/sam9x75_master/sam9x75_master_i2s_proto.dtso b/sam9x75_master/sam9x75_master_i2s_proto.dtso
+new file mode 100644
+index 0000000..a45dc13
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_i2s_proto.dtso
+@@ -0,0 +1,58 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 Curiosity board overlay blob for
++ * I2S with PROTO board. The blob uses i2s0 and i2c on flx7.
++ *
++ * Copyright (C) 2023 Microchip Technology, Inc.
++ * Author: Varshini Rajendran <varshini.rajendran@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include "dt-bindings/pinctrl/at91.h"
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	dmas = <0>, <0>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	status = "okay";
++	wm8731: codec@1a {
++		compatible = "wlf,wm8731";
++		reg = <0x1a>;
++	};
++};
++
++&i2s {
++	status = "okay";
++};
++
++&{/} {
++	sound {
++		compatible = "mikroe,mikroe-proto";
++		model = "wm8731 @ sam9x75_curiosity";
++		i2s-controller = <&i2s>;
++		audio-codec = <&wm8731>;
++		dai-format = "i2s";
++	};
++};
++
++&pinctrl {
++	flexcom {
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_PULL_UP
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>;
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_isc_imx219.dtso b/sam9x75_master/sam9x75_master_isc_imx219.dtso
+new file mode 100644
+index 0000000..ea8838d
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_isc_imx219.dtso
+@@ -0,0 +1,151 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board overlay blob
++ * for ISC with imx219 sensor. The blob uses isc and i2c6
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ * Author: Balamanikandan Gunasundar <balamanikandan.gunasundar@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/pinctrl/at91.h>
++#include <dt-bindings/gpio/gpio.h>
++
++&csi_dphy {
++	status = "okay";
++};
++
++&{/} {
++	vana_imx219: fixed-regulator-vana {
++		compatible = "regulator-fixed";
++
++		regulator-name = "VANA-supply";
++		regulator-min-microvolt = <2800000>;
++		regulator-max-microvolt = <2800000>;
++		regulator-always-on;
++		regulator-boot-on;
++		status = "okay";
++	};
++
++	vdig_imx219: fixed-regulator-vdig {
++		compatible = "regulator-fixed";
++
++		regulator-name = "VDIG-supply";
++		regulator-min-microvolt = <1800000>;
++		regulator-max-microvolt = <1800000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&vana_imx219>;
++		status = "okay";
++	};
++
++	vddl_imx219: fixed-regulator-vddl {
++		compatible = "regulator-fixed";
++
++		regulator-name = "VDDL-supply";
++		regulator-min-microvolt = <1200000>;
++		regulator-max-microvolt = <1200000>;
++		regulator-always-on;
++		regulator-boot-on;
++		vin-supply = <&vana_imx219>;
++		status = "okay";
++	};
++};
++
++&csi2host {
++	#address-cells = <1>;
++	#size-cells = <0>;
++
++	status = "okay";
++
++	port@1 {
++		reg = <1>;
++		csi2host_in: endpoint {
++			remote-endpoint = <&imx219_out>;
++			data-lanes = <1 2>;
++			bus-type = <4>;
++			clock-lanes = <0>;
++		};
++	};
++
++	port@2 {
++		reg = <2>;
++		csi2host_out: endpoint {
++			remote-endpoint = <&csi2dc_in>;
++		};
++	};
++};
++
++&csi2dc {
++	status = "okay";
++
++	ports {
++		port@0 {
++			csi2dc_in: endpoint {
++				remote-endpoint = <&csi2host_out>;
++				bus-type = <4>; /* MIPI CSI2 D-PHY */
++			};
++		};
++	};
++};
++
++&i2c6 {
++	/*
++	 * Camera sensor add-on board Raspberry Pi v2.1 Camera extension
++	 *
++	 * Sensor i2c address is fixed at 0x10
++	 *
++	 * 24 Mhz crystal is soldered on the board and hardwired to sensor
++	 *
++	 * Power supplies are present on the board and supplied by 3v3
++	 * rail from sam9x75_curiosity PMIC
++	 */
++
++	#address-cells = <1>;
++	#size-cells = <0>;
++
++	imx219: camera@10 {
++		compatible = "sony,imx219";
++		reg = <0x10>;
++		clocks = <&imx219_clk>;
++		clock-names = "xclk";
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_sensor_reset>;
++		VANA-supply = <&vana_imx219>; /* 2.8v */
++		VDIG-supply = <&vdig_imx219>; /* 1.8v */
++		VDDL-supply = <&vddl_imx219>; /* 1.2v */
++		reset-gpios = <&pioC 19 GPIO_ACTIVE_HIGH>;
++		status = "okay";
++
++		imx219_clk: camera-clk {
++			compatible = "fixed-clock";
++			#clock-cells = <0>;
++			clock-frequency = <24000000>;
++		};
++
++		port {
++			imx219_out: endpoint {
++				remote-endpoint = <&csi2host_in>;
++				clock-lanes = <0>;
++				data-lanes = <1 2>;
++				link-frequencies = /bits/ 64 <456000000>;
++				clock-noncontinuous;
++			};
++		};
++	};
++};
++
++&pinctrl {
++	csi {
++		pinctrl_sensor_reset: sensor_reset {
++			atmel,pins = <AT91_PIOC 19 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++};
++
++&xisc {
++	microchip,mipi-mode;
++	status = "okay";
++};
+diff --git a/sam9x75_master/sam9x75_master_lvds_display.dtso b/sam9x75_master/sam9x75_master_lvds_display.dtso
+new file mode 100644
+index 0000000..832871f
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_lvds_display.dtso
+@@ -0,0 +1,126 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 Curiosity board overlay blob
++ * for AC69T88A LVDS Display Panel
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ * Author: Dharma Balasubiramani <dharma.b@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/clock/at91.h>
++#include <dt-bindings/pinctrl/at91.h>
++#include <dt-bindings/gpio/gpio.h>
++
++&{/} {
++        mic23150_reg: mic23150_regulator {
++               compatible = "regulator-fixed";
++               regulator-name = "panel-power-supply";
++               regulator-min-microvolt = <3300000>;
++               regulator-max-microvolt = <3300000>;
++               gpio = <&pioC 30 GPIO_ACTIVE_HIGH>; /* LCD_MODULE_ENABLE */
++               enable-active-high;
++               status = "okay";
++        };
++
++	lvds_panel_bl: backlight {
++		compatible = "pwm-backlight";
++		pwms = <&pwm0 0 1000000 0>;
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_pwm>;
++		brightness-levels = <0 32 64 128 256 512 1024>;
++		default-brightness-level = <6>;
++		status="okay";
++	};
++
++	panel {
++		compatible = "microchip,ac69t88a", "simple-panel";
++		backlight = <&lvds_panel_bl>;
++		power-supply = <&mic23150_reg>;
++		status="okay";
++		#address-cells = <1>;
++		#size-cells = <0>;
++
++		port@0 {
++			reg = <0>;
++			panel_in: endpoint {
++				remote-endpoint = <&lvds_out_panel>;
++			};
++		};
++	};
++};
++
++&pwm0 {
++	status = "okay";
++};
++
++&i2c6 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++	atmel_mxt_ts@4a {
++		compatible = "atmel,atmel_mxt_ts";
++		reg = <0x4a>;
++		interrupt-parent = <&pioA>;
++		interrupts = <20 0x8>; /* MXT_IRQ_PA20 */
++		vdda-supply = <&mic23150_reg>;
++		status = "okay";
++	};
++};
++
++&gpu {
++	status = "okay";
++};
++
++&hlcdc {
++	clocks = <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_CORE PMC_LVDSPLL>, <&clk32k 1>;
++	clock-names = "periph_clk", "lvds_pll_clk", "slow_clk";
++	status="okay";
++
++	hlcdc-display-controller {
++		port@0 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			hlcdc_panel_output: endpoint@0 {
++				reg = <0>;
++				remote-endpoint = <&lvds_in_lcdc>;
++			};
++		};
++	};
++
++	hlcdc_pwm: hlcdc-pwm {
++		status = "disabled";
++	};
++};
++
++&lvds_controller {
++	status = "okay";
++
++	ports {
++		#address-cells = <1>;
++		#size-cells = <0>;
++		port@0 {
++			reg = <0>;
++			lvds_in_lcdc: endpoint {
++				remote-endpoint = <&hlcdc_panel_output>;
++			};
++		};
++
++		port@1 {
++			reg = <1>;
++			lvds_out_panel: endpoint {
++				remote-endpoint = <&panel_in>;
++			};
++		};
++	};
++};
++
++&pinctrl {
++	pwm {
++		pinctrl_pwm: pwm_bl {
++			atmel,pins = <AT91_PIOC 18 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_lvds_newvision_display.dtso b/sam9x75_master/sam9x75_master_lvds_newvision_display.dtso
+new file mode 100644
+index 0000000..c6045e4
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_lvds_newvision_display.dtso
+@@ -0,0 +1,142 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 Curiosity board overlay blob
++ * for Promate 10.1 LVDS Display Panel
++ *
++ * Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
++ * Author: Sandeep Sheriker M <sandeep.sheriker@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/clock/at91.h>
++#include <dt-bindings/pinctrl/at91.h>
++#include <dt-bindings/gpio/gpio.h>
++
++&{/} {
++        mic23150_reg: mic23150_regulator {
++               compatible = "regulator-fixed";
++               regulator-name = "panel-power-supply";
++               regulator-min-microvolt = <3300000>;
++               regulator-max-microvolt = <3300000>;
++               gpio = <&pioC 30 GPIO_ACTIVE_HIGH>; /* LCD_MODULE_ENABLE */
++               enable-active-high;
++               status = "okay";
++        };
++
++	lvds_panel_bl: backlight {
++		compatible = "pwm-backlight";
++		pwms = <&pwm0 0 1000000 0>;
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_pwm>;
++		brightness-levels = <0 32 64 128 256 512 1024>;
++		default-brightness-level = <6>;
++		status="okay";
++	};
++
++	panel {
++		/* LVDS Display panel Promate 10.1 */
++		compatible = "panel-lvds";
++		backlight = <&lvds_panel_bl>;
++		power-supply = <&mic23150_reg>;
++		width-mm = <216>;
++		height-mm = <135>;
++		data-mapping = "vesa-24";
++		status="okay";
++		#address-cells = <1>;
++		#size-cells = <0>;
++
++		panel-timing {
++			clock-frequency = <65000000>;
++			hactive = <1280>;
++			vactive = <800>;
++			hfront-porch = <48>;
++			hback-porch = <80>;
++			hsync-len = <32>;
++			vfront-porch = <8>;
++			vback-porch = <16>;
++			vsync-len = <8>;
++		};
++
++		port@0 {
++			reg = <0>;
++			panel_in: endpoint {
++				remote-endpoint = <&lvds_out_panel>;
++			};
++		};
++	};
++};
++
++&pwm0 {
++	status = "okay";
++};
++
++&i2c6 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++	atmel_mxt_ts@4a {
++		compatible = "atmel,atmel_mxt_ts";
++		reg = <0x4a>;
++		interrupt-parent = <&pioA>;
++		interrupts = <20 0x8>; /* MXT_IRQ_PA20 */
++		vdda-supply = <&mic23150_reg>;
++		status = "okay";
++	};
++};
++
++&gpu {
++	status = "okay";
++};
++
++&hlcdc {
++	clocks = <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_CORE PMC_LVDSPLL>, <&clk32k 1>;
++	clock-names = "periph_clk", "lvds_pll_clk", "slow_clk";
++	status="okay";
++
++	hlcdc-display-controller {
++		port@0 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			hlcdc_panel_output: endpoint@0 {
++				reg = <0>;
++				remote-endpoint = <&lvds_in_lcdc>;
++			};
++		};
++	};
++
++	hlcdc_pwm: hlcdc-pwm {
++		status = "disabled";
++	};
++};
++
++&lvds_controller {
++	status = "okay";
++
++	ports {
++		#address-cells = <1>;
++		#size-cells = <0>;
++		port@0 {
++			reg = <0>;
++			lvds_in_lcdc: endpoint {
++				remote-endpoint = <&hlcdc_panel_output>;
++			};
++		};
++
++		port@1 {
++			reg = <1>;
++			lvds_out_panel: endpoint {
++				remote-endpoint = <&panel_in>;
++			};
++		};
++	};
++};
++
++&pinctrl {
++	pwm {
++		pinctrl_pwm: pwm_bl {
++			atmel,pins = <AT91_PIOC 18 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_mipi_display.dtso b/sam9x75_master/sam9x75_master_mipi_display.dtso
+new file mode 100644
+index 0000000..ba84601
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_mipi_display.dtso
+@@ -0,0 +1,148 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 Curiosity board overlay blob
++ * for AC40T08A MPU32 MIPI Display panel
++ *
++ * Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/clock/at91.h>
++#include <dt-bindings/pinctrl/at91.h>
++#include <dt-bindings/gpio/gpio.h>
++
++&{/} {
++	backlight: backlight {
++		compatible = "pwm-backlight";
++		pwms = <&pwm0 1 1000000 0>;
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_pwm_bl>;
++		brightness-levels = <0 32 64 128 256 512 1024>;
++		default-brightness-level = <6>;
++		power-supply = <&vdd_5v>;
++	};
++
++	vdd_5v: fixed-regulator-vdd-5v {
++		compatible = "regulator-fixed";
++		regulator-name = "VDD_5V";
++		regulator-min-microvolt = <5000000>;
++		regulator-max-microvolt = <5000000>;
++		regulator-always-on;
++	};
++
++	mic23150_reg: mic23150_regulator {
++		compatible = "regulator-fixed";
++		regulator-name = "panel-power-supply";
++		regulator-min-microvolt = <3300000>;
++		regulator-max-microvolt = <3300000>;
++		enable-active-high;
++	};
++};
++
++&dsi {
++	status = "okay";
++	#address-cells = <1>;
++	#size-cells = <0>;
++
++	ports {
++		#address-cells = <1>;
++		#size-cells = <0>;
++		port@0 {
++			reg = <0>;
++			dsi_in: endpoint {
++				remote-endpoint = <&hlcdc_panel_output>;
++			};
++		};
++
++		port@1 {
++			reg = <1>;
++			dsi_out: endpoint {
++				remote-endpoint = <&mipi_in_panel>;
++			};
++		};
++	};
++
++	panel@0 {
++		reg = <0>;
++		compatible = "microchip,ac40t08a-mipi-panel", "himax,hx8394";
++		backlight = <&backlight>;
++		vcc-supply = <&mic23150_reg>;
++		iovcc-supply = <&mic23150_reg>;
++		#address-cells = <1>;
++		#size-cells = <0>;
++
++		port@0 {
++			reg = <0>;
++			mipi_in_panel: endpoint {
++				remote-endpoint = <&dsi_out>;
++			};
++		};
++	};
++};
++
++&gpu {
++	status = "okay";
++};
++
++&hlcdc {
++	clocks = <&pmc PMC_TYPE_PERIPHERAL 25>, <&pmc PMC_TYPE_GCK 25>, <&clk32k 1>;
++	clock-names = "periph_clk", "sys_clk", "slow_clk";
++	assigned-clocks = <&pmc PMC_TYPE_GCK 25>;
++	assigned-clock-rates = <66000000>;
++	status = "okay";
++
++	hlcdc-display-controller {
++		port@0 {
++			#address-cells = <1>;
++			#size-cells = <0>;
++			hlcdc_panel_output: endpoint@0 {
++				reg = <0>;
++				remote-endpoint = <&dsi_in>;
++			};
++		};
++	};
++
++	hlcdc_pwm: hlcdc-pwm {
++		status = "disabled";
++	};
++};
++
++&i2c6 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++
++	mxt: atmel_mxt_ts@4a {
++		compatible = "atmel,maxtouch";
++		reg = <0x4a>;
++		interrupt-parent = <&pioC>;
++		interrupts = <15 0x8>;
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_mxt_irq>;
++		vdda-supply = <&mic23150_reg>;
++		vdd-supply = <&mic23150_reg>;
++	};
++};
++
++&pinctrl {
++
++	backlight {
++                pinctrl_pwm_bl: pwm-bl {
++                        atmel,pins = <AT91_PIOC 19 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++                };
++        };
++
++	mxt {
++		pinctrl_mxt_irq: mxt-irq {
++			atmel,pins =
++				<AT91_PIOC 15 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP_DEGLITCH>;
++		};
++	};
++};
++
++&pwm0 {
++	status = "okay";
++};
+diff --git a/sam9x75_master/sam9x75_master_pwm.dtso b/sam9x75_master/sam9x75_master_pwm.dtso
+new file mode 100644
+index 0000000..8c18c2a
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_pwm.dtso
+@@ -0,0 +1,33 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 Curiosity board overlay blob for PWM signals.
++ *
++ * Copyright (C) 2024 Microchip Technology, Inc.
++ * Author: Dharma Balasubiramani <dharma.b@microchip.com>
++ *
++ * In the schematic, only PWM0 channel 3 (PC21) is physically connected, while
++ * PWM0 channel 2 (PC20) lacks a mounted resistor. Therefore, it suffices to
++ * enable only the PWM associated with PC21.
++ */
++
++/dts-v1/;
++/plugin/;
++#include "dt-bindings/pinctrl/at91.h"
++
++&led_green {
++	status = "disabled"; /* Conflict between Mikrobus PWM and Green LED */
++};
++
++&pwm0 {
++        pinctrl-names = "default";
++        pinctrl-0 = <&pinctrl_pwm0_3>;
++        status = "okay";
++};
++
++&pinctrl {
++	pwm0 {
++		pinctrl_pwm0_3: pwm0-3 {
++			atmel,pins = <AT91_PIOC 21 AT91_PERIPH_C AT91_PINCTRL_NONE>;
++		};
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_wilcs02.dtso b/sam9x75_master/sam9x75_master_wilcs02.dtso
+new file mode 100644
+index 0000000..8672d9e
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_wilcs02.dtso
+@@ -0,0 +1,31 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75-CURIOSITY board
++ * overlay blob for WILCS02 Wireless Module over M.2 connector
++ *
++ * Copyright (C) 2024 Microchip Technology, Inc. and its subsidiaries
++ * Author: Ben Poon <ben.poon@microchip.com>
++ * Author: Durai Manickam KR <durai.manickamkr@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include "dt-bindings/pinctrl/at91.h"
++#include <dt-bindings/gpio/gpio.h>
++
++&sdmmc1 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	status = "okay";
++
++	wifi@0 {
++		compatible = "microchip,wilc1000", "microchip,wilc3000";
++		reg = <0>;
++		bus-width = <4>;
++		interrupt-parent = <&pioC>;
++		interrupts = <17 0>;
++		reset-gpios = <&pioB 16 GPIO_ACTIVE_HIGH>;
++		chip_en-gpios = <&pioA 22 GPIO_ACTIVE_HIGH>;
++	};
++};
+diff --git a/sam9x75_master/sam9x75_master_wilcs02_spi.dtso b/sam9x75_master/sam9x75_master_wilcs02_spi.dtso
+new file mode 100644
+index 0000000..87c0c7c
+--- /dev/null
++++ b/sam9x75_master/sam9x75_master_wilcs02_spi.dtso
+@@ -0,0 +1,62 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * Device Tree file for SAM9X75 CURIOSITY board
++ * overlay blob for WILCS02 Wireless Module in SPI Mode
++ * over M.2 connector
++ *
++ * Copyright (C) 2025 Microchip Technology, Inc.
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ *
++ */
++/dts-v1/;
++/plugin/;
++
++#include <dt-bindings/mfd/atmel-flexcom.h>
++#include <dt-bindings/pinctrl/at91.h>
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/clock/at91.h>
++
++&flx4 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_SPI>;
++	status = "okay";
++};
++
++&spi4 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	clocks = <&pmc PMC_TYPE_PERIPHERAL 13>, <&pmc PMC_TYPE_GCK 13>;
++	clock-names = "spi_clk", "spi_gclk";
++	assigned-clocks = <&pmc PMC_TYPE_GCK 13>;
++	assigned-clock-rates = <80000000>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx4_default>;
++
++	cs-gpios = <&pioA 13 GPIO_ACTIVE_LOW>;
++	status = "okay";
++
++	wilc_spi@0 {
++		compatible = "mmc-spi-slot";
++		reg = <0>;
++		spi-max-frequency = <50000000>;
++		interrupt-parent = <&pioA>;
++		interrupts = <22 0>;
++		intr-gpios = <&pioC 17 0>;
++		spi-tx-bus-width = <1>;
++		spi-rx-bus-width = <1>;
++		cap-mmc-highspeed;
++		cap-sd-highspeed;
++		status = "okay";
++	};
++};
++
++&pinctrl {
++	spi4 {
++		pinctrl_flx4_default: flx4-spi-default {
++			atmel,pins =
++				<AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE		/* SPI MISO */
++				 AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_NONE		/* SPI MOSI */
++				 AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_NONE		/* SPI CLK  */
++				 AT91_PIOA 13 AT91_PERIPH_B AT91_PINCTRL_NONE>;		/* SPI CS   */
++		};
++	};
++};
diff --git a/patches/linux/0000_sam9x75_master_linux-2025.10.patch b/patches/linux/0000_sam9x75_master_linux-2025.10.patch
new file mode 100644
index 0000000..a65a9ee
--- /dev/null
+++ b/patches/linux/0000_sam9x75_master_linux-2025.10.patch
@@ -0,0 +1,477 @@
+diff --git a/arch/arm/boot/dts/microchip/Makefile b/arch/arm/boot/dts/microchip/Makefile
+index b0006c98f94b..cb1678c287a9 100644
+--- a/arch/arm/boot/dts/microchip/Makefile
++++ b/arch/arm/boot/dts/microchip/Makefile
+@@ -3,6 +3,7 @@
+ DTC_FLAGS_at91-sam9x60_curiosity := -@
+ DTC_FLAGS_at91-sam9x60ek := -@
+ DTC_FLAGS_at91-sam9x75_curiosity := -@
++DTC_FLAGS_at91-sam9x75_master := -@
+ DTC_FLAGS_at91-sam9x75eb := -@
+ DTC_FLAGS_at91-sama5d27_som1_ek := -@
+ DTC_FLAGS_at91-sama5d27_wlsom1_ek := -@
+@@ -67,6 +68,7 @@ dtb-$(CONFIG_SOC_SAM9X60) += \
+ 	at91-sam9x60ek.dtb
+ dtb-$(CONFIG_SOC_SAM9X7) += \
+ 	at91-sam9x75_curiosity.dtb \
++	at91-sam9x75_master.dtb \
+ 	at91-sam9x75eb.dtb
+ dtb-$(CONFIG_SOC_SAM_V7) += \
+ 	at91-kizbox2-2.dtb \
+diff --git a/arch/arm/boot/dts/microchip/at91-sam9x75_master.dts b/arch/arm/boot/dts/microchip/at91-sam9x75_master.dts
+new file mode 100644
+index 000000000000..be7892e4bef7
+--- /dev/null
++++ b/arch/arm/boot/dts/microchip/at91-sam9x75_master.dts
+@@ -0,0 +1,451 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * at91-sam9x75_master.dts - Device Tree file for Microchip SAM9X75 Master board
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Varshini Rajendran <varshini.rajendran@microchip.com>
++ */
++/dts-v1/;
++#include "sam9x7.dtsi"
++#include <dt-bindings/input/input.h>
++
++/ {
++	model = "Microchip SAM9X75 Master";
++	compatible = "microchip,sam9x75-master", "microchip,sam9x7", "atmel,at91sam9";
++
++	aliases {
++		i2c0 = &i2c6;
++	};
++
++	chosen {
++		stdout-path = "serial0:115200n8";
++	};
++
++	gpio-keys {
++		compatible = "gpio-keys";
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_key_gpio_default>;
++
++		button-user {
++			label = "USER";
++			gpios = <&pioC 9 GPIO_ACTIVE_LOW>;
++			linux,code = <KEY_0>;
++			wakeup-source;
++		};
++	};
++
++	led-controller {
++		compatible = "gpio-leds";
++
++		led_red: led-red {
++			label = "red";
++			gpios = <&pioC 14 GPIO_ACTIVE_HIGH>;
++			pinctrl-0 = <&pinctrl_red_led_gpio_default>;
++		};
++
++		led_green: led-green {
++			label = "green";
++			gpios = <&pioC 21 GPIO_ACTIVE_HIGH>;
++			pinctrl-0 = <&pinctrl_green_led_gpio_default>;
++		};
++
++		led_blue: led-blue {
++			label = "blue";
++			gpios = <&pioC 20 GPIO_ACTIVE_HIGH>;
++			pinctrl-0 = <&pinctrl_blue_led_gpio_default>;
++			linux,default-trigger = "heartbeat";
++		};
++	};
++
++	memory@20000000 {
++		reg = <0x20000000 0x10000000>;
++		device_type = "memory";
++	};
++};
++
++&classd {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_classd_default>;
++	atmel,pwm-type = "single";
++	atmel,non-overlap-time = <20>;
++	status = "disabled";
++};
++
++&adc {
++	vddana-supply = <&vdd_3v3>;
++	vref-supply = <&vdd_3v3>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_adc_default &pinctrl_adtrg_default>;
++	status = "okay";
++};
++
++&dbgu {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_dbgu_default>;
++	status = "okay";
++};
++
++&dma0 {
++	status = "okay";
++};
++
++&ebi {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_ebi_addr_nand &pinctrl_ebi_data_0_7>;
++	status = "okay";
++
++	nand_controller: nand-controller {
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_nand_oe_we &pinctrl_nand_cs &pinctrl_nand_rb>;
++		status = "okay";
++
++		nand@2 {
++			reg = <0x2 0x0 0x800000>;
++			rb-gpios = <&pioD 14 GPIO_ACTIVE_HIGH>;
++			cs-gpios = <&pioD 4 GPIO_ACTIVE_HIGH>;
++			nand-bus-width = <8>;
++			nand-ecc-mode = "hw";
++			nand-ecc-strength = <8>;
++			nand-ecc-step-size = <512>;
++			nand-on-flash-bbt;
++			label = "atmel_nand";
++		};
++	};
++};
++
++&ehci0 {
++	status = "okay";
++};
++
++&flx1 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
++	status = "okay";
++
++	uart1: serial@200 {
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_flx1_usart_default>;
++		status = "okay";
++	};
++};
++
++&flx6 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&i2c6 {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx6_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&i2c7 {
++	dmas = <0>, <0>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_default>;
++	status = "okay";
++};
++
++&i2s {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_i2s_default>;
++	#sound-dai-cells = <0>;
++	status = "disabled";
++};
++
++&main_xtal {
++	clock-frequency = <24000000>;
++};
++
++&ohci0 {
++	num-ports = <3>;
++	atmel,vbus-gpio = <0
++			   &pioC 27 GPIO_ACTIVE_HIGH
++			   &pioC 31 GPIO_ACTIVE_HIGH>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_usb_default>;
++	status = "okay";
++};
++
++&pinctrl {
++	classd {
++		pinctrl_classd_default: classd-default {
++			atmel,pins =
++				<AT91_PIOA 18 AT91_PERIPH_C (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)>,
++				<AT91_PIOA 19 AT91_PERIPH_C (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++	};
++
++	adc {
++		pinctrl_adc_default: adc-default {
++			atmel,pins = <AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE>;
++		};
++
++		pinctrl_adtrg_default: adtrg-default {
++			atmel,pins = <AT91_PIOB 18 AT91_PERIPH_B AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	dbgu {
++		pinctrl_dbgu_default: dbgu-default {
++			atmel,pins = <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
++				     <AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE>;
++		};
++	};
++
++	ebi {
++		pinctrl_ebi_data_0_7: ebi-data-lsb-0 {
++			atmel,pins =
++				<AT91_PIOD 6 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 7 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 8 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 9 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 10 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 11 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 12 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 13 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++
++		pinctrl_ebi_addr_nand: ebi-addr-0 {
++			atmel,pins =
++				<AT91_PIOD 2 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 3 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++	};
++
++	qspi {
++		pinctrl_qspi: pinctrl-qspi {
++			atmel,pins =
++				<AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_SLEWRATE_DIS
++				 AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_SLEWRATE_DIS
++				 AT91_PIOB 21 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 22 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 23 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 24 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++	};
++
++	flexcom {
++		pinctrl_flx6_default: flx6-default {
++			atmel,pins =
++				<AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>,
++				<AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
++		};
++
++		pinctrl_flx7_default: flx7-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>,
++				<AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>;
++		};
++
++		pinctrl_flx1_usart_default: flx1-usart-default {
++			atmel,pins =
++				<AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_NONE
++				 AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_NONE>;
++		};
++	};
++
++	gpio-keys {
++		pinctrl_key_gpio_default: key-gpio-default {
++			atmel,pins = <AT91_PIOC 9 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	i2s {
++		pinctrl_i2s_default: i2s-default {
++			atmel,pins =
++				<AT91_PIOB 26 AT91_PERIPH_D AT91_PINCTRL_NONE>,		/* I2SCK */
++				<AT91_PIOB 15 AT91_PERIPH_D AT91_PINCTRL_NONE>,		/* I2SWS */
++				<AT91_PIOB 16 AT91_PERIPH_D AT91_PINCTRL_NONE>,		/* I2SDIN */
++				<AT91_PIOB 17 AT91_PERIPH_D AT91_PINCTRL_NONE>,		/* I2SDOUT */
++				<AT91_PIOB 25 AT91_PERIPH_D AT91_PINCTRL_NONE>;		/* I2SMCK */
++		};
++	};
++
++	led-controller {
++		pinctrl_red_led_gpio_default: red-led-gpio-default {
++			atmel,pins = <AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++		pinctrl_green_led_gpio_default: green-led-gpio-default {
++			atmel,pins = <AT91_PIOC 21 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++		pinctrl_blue_led_gpio_default: blue-led-gpio-default {
++			atmel,pins = <AT91_PIOC 20 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	nand {
++		pinctrl_nand_oe_we: nand-oe-we-0 {
++			atmel,pins =
++				<AT91_PIOD 0 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 1 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++
++		pinctrl_nand_rb: nand-rb-0 {
++			atmel,pins =
++				<AT91_PIOD 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
++		};
++
++		pinctrl_nand_cs: nand-cs-0 {
++			atmel,pins =
++				<AT91_PIOD 4 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	ohci0 {
++		pinctrl_usb_default: usb-default {
++			atmel,pins = <AT91_PIOC 27 AT91_PERIPH_GPIO AT91_PINCTRL_NONE
++				      AT91_PIOC 31 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	sdmmc0 {
++		pinctrl_sdmmc0_default: sdmmc0-default {
++			atmel,pins =
++				<AT91_PIOA 2 AT91_PERIPH_A (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>,				/* PA2 CK  periph A with pullup */
++				<AT91_PIOA 1 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>,	/* PA1 CMD periph A with pullup */
++				<AT91_PIOA 0 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>,	/* PA0 DAT0 periph A */
++				<AT91_PIOA 3 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>,	/* PA3 DAT1 periph A with pullup */
++				<AT91_PIOA 4 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>,	/* PA4 DAT2 periph A with pullup */
++				<AT91_PIOA 5 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>;	/* PA5 DAT3 periph A with pullup */
++		};
++	};
++
++	sdmmc1 {
++		pinctrl_sdmmc1_default: sdmmc1-default {
++			atmel,pins =
++				<AT91_PIOA 11 AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)
++				 AT91_PIOA 10 AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)
++				 AT91_PIOA 9  AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)
++				 AT91_PIOA 6  AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)
++				 AT91_PIOA 7  AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)
++				 AT91_PIOA 8  AT91_PERIPH_B (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>;
++		};
++	};
++
++	usb0 {
++		pinctrl_usba_vbus: usba-vbus {
++			atmel,pins = <AT91_PIOC 8 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++}; /* pinctrl */
++
++&poweroff {
++	debounce-delay-us = <976>;
++	status = "okay";
++
++	input@0 {
++		reg = <0>;
++	};
++};
++
++&rtt {
++	atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
++};
++
++&qspi {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_qspi>;
++	status = "okay";
++
++	flash@0 {
++		#address-cells = <1>;
++		#size-cells = <1>;
++		compatible = "jedec,spi-nor";
++		reg = <0>;
++		spi-max-frequency = <100000000>;
++		spi-tx-bus-width = <4>;
++		spi-rx-bus-width = <4>;
++		m25p,fast-read;
++
++		at91bootstrap@0 {
++			label = "qspi: at91bootstrap";
++			reg = <0x0 0x40000>;
++		};
++
++		bootloader@40000 {
++			label = "qspi: bootloader";
++			reg = <0x40000 0xc0000>;
++		};
++
++		bootloaderenvred@100000 {
++			label = "qspi: bootloader env redundant";
++			reg = <0x100000 0x40000>;
++		};
++
++		bootloaderenv@140000 {
++			label = "qspi: bootloader env";
++			reg = <0x140000 0x40000>;
++		};
++
++		dtb@180000 {
++			label = "qspi: device tree";
++			reg = <0x180000 0x80000>;
++		};
++
++		kernel@200000 {
++			label = "qspi: kernel";
++			reg = <0x200000 0x600000>;
++		};
++	};
++};
++
++&sdmmc0 {
++	bus-width = <4>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_sdmmc0_default>;
++	cd-gpios = <&pioA 23 GPIO_ACTIVE_LOW>;
++	disable-wp;
++	status = "okay";
++};
++
++&sdmmc1 {
++	bus-width = <4>;
++	mmc-ddr-3_3v;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_sdmmc1_default>;
++	status = "disabled";
++};
++
++&slow_xtal {
++	clock-frequency = <32768>;
++};
++
++&tcb {
++	timer0: timer@0 {
++		compatible = "atmel,tcb-timer";
++		reg = <0>;
++	};
++
++	timer1: timer@1 {
++		compatible = "atmel,tcb-timer";
++		reg = <1>;
++	};
++};
++
++&trng {
++	status = "okay";
++};
++
++&usb0 {
++	atmel,vbus-gpio = <&pioC 8 GPIO_ACTIVE_HIGH>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_usba_vbus>;
++	status = "okay";
++};
++
++&watchdog {
++	status = "okay";
++};
diff --git a/patches/uboot/0000_sam9x75_master_uboot-2025.10.patch b/patches/uboot/0000_sam9x75_master_uboot-2025.10.patch
new file mode 100644
index 0000000..8967be0
--- /dev/null
+++ b/patches/uboot/0000_sam9x75_master_uboot-2025.10.patch
@@ -0,0 +1,1057 @@
+diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
+index 5b8e03cfbae..efc7f78c24a 100644
+--- a/arch/arm/dts/Makefile
++++ b/arch/arm/dts/Makefile
+@@ -962,6 +962,8 @@ dtb-$(CONFIG_TARGET_SAM9X75EB) += at91-sam9x75eb.dtb
+ 
+ dtb-$(CONFIG_TARGET_SAM9X75_CURIOSITY) += at91-sam9x75_curiosity.dtb
+ 
++dtb-$(CONFIG_TARGET_SAM9X75_MASTER) += at91-sam9x75_master.dtb
++
+ dtb-$(CONFIG_TARGET_AT91SAM9N12EK) += at91sam9n12ek.dtb
+ 
+ dtb-$(CONFIG_TARGET_GARDENA_SMART_GATEWAY_AT91SAM) += \
+diff --git a/arch/arm/dts/at91-sam9x75_master-u-boot.dtsi b/arch/arm/dts/at91-sam9x75_master-u-boot.dtsi
+new file mode 100644
+index 00000000000..ee0fcd1e5c0
+--- /dev/null
++++ b/arch/arm/dts/at91-sam9x75_master-u-boot.dtsi
+@@ -0,0 +1,79 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * at91-sam9x75_master-u-boot.dts - Device Tree file for SAM9X75
++ * MASTER board.
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ */
++
++/ {
++	ahb {
++		bootph-all;
++
++		apb {
++			bootph-all;
++
++			pinctrl {
++				bootph-all;
++			};
++		};
++	};
++
++	chosen {
++		bootph-all;
++	};
++};
++
++&clk32k {
++	bootph-all;
++};
++
++&dbgu {
++	bootph-all;
++};
++
++&main_rc {
++	bootph-all;
++};
++
++&main_xtal {
++	bootph-all;
++};
++
++&pinctrl_dbgu {
++	bootph-all;
++};
++
++&pinctrl_sdmmc0_default {
++	bootph-all;
++};
++
++&pioA {
++	bootph-all;
++};
++
++&pioB {
++	bootph-all;
++};
++
++&pit64b0 {
++	bootph-all;
++};
++
++&pmc {
++	bootph-all;
++};
++
++&sdmmc0 {
++	bootph-all;
++};
++
++&slow_xtal {
++	bootph-all;
++};
++
++&slow_rc_osc {
++	bootph-all;
++};
+diff --git a/arch/arm/dts/at91-sam9x75_master.dts b/arch/arm/dts/at91-sam9x75_master.dts
+new file mode 100644
+index 00000000000..ca50cdd860f
+--- /dev/null
++++ b/arch/arm/dts/at91-sam9x75_master.dts
+@@ -0,0 +1,405 @@
++// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
++/*
++ * at91-sam9x75_master.dts - Device Tree file for Microchip SAM9X75 Master board
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ */
++/dts-v1/;
++#include "sam9x7.dtsi"
++#include <dt-bindings/input/input.h>
++
++/ {
++	model = "Microchip SAM9X75 Master";
++	compatible = "microchip,sam9x75-master", "microchip,sam9x7", "atmel,at91sam9";
++
++	aliases {
++		i2c0 = &i2c6;
++	};
++
++	chosen {
++		stdout-path = "serial0:115200n8";
++	};
++
++	gpio-keys {
++		compatible = "gpio-keys";
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_key_gpio_default>;
++
++		button-user {
++			label = "USER";
++			gpios = <&pioC 9 GPIO_ACTIVE_LOW>;
++			linux,code = <KEY_PROG1>;
++			wakeup-source;
++		};
++	};
++
++	leds {
++		compatible = "gpio-leds";
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_led_gpio_default>;
++
++		led-red {
++			label = "red";
++			gpios = <&pioC 14 GPIO_ACTIVE_HIGH>;
++		};
++
++		led-green {
++			label = "green";
++			gpios = <&pioC 21 GPIO_ACTIVE_HIGH>;
++		};
++
++		led-blue {
++			label = "blue";
++			gpios = <&pioC 20 GPIO_ACTIVE_HIGH>;
++			linux,default-trigger = "heartbeat";
++		};
++	};
++
++	memory {
++		device_type = "memory";
++		reg = <0x20000000 0x10000000>;
++	};
++};
++
++&dbgu {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_dbgu>;
++	status = "okay";
++};
++
++&dma0 {
++	status = "okay";
++};
++
++&ebi {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_ebi_addr_nand &pinctrl_ebi_data_0_7>;
++	status = "okay";
++
++	nand_controller: nand-controller {
++		pinctrl-names = "default";
++		pinctrl-0 = <&pinctrl_nand_oe_we &pinctrl_nand_cs &pinctrl_nand_rb>;
++		status = "okay";
++
++		nand@2 {
++			reg = <0x2 0x0 0x800000>;
++			rb-gpios = <&pioD 14 GPIO_ACTIVE_HIGH>;
++			cs-gpios = <&pioD 4 GPIO_ACTIVE_HIGH>;
++			nand-bus-width = <8>;
++			nand-ecc-mode = "hw";
++			nand-ecc-strength = <8>;
++			nand-ecc-step-size = <512>;
++			nand-on-flash-bbt;
++			label = "atmel_nand";
++		};
++	};
++};
++
++&ehci0 {
++	status = "okay";
++};
++
++&flx6 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&flx7 {
++	atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
++	status = "okay";
++};
++
++&gmac {
++	phy-mode = "rgmii-id";
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_gmac_rgmii_default>;
++	magic-packet;
++	status = "okay";
++
++	ethernet-phy@1 {
++		reg = <0x1>;
++		interrupt-parent = <&pioD>;
++		interrupts = <5 IRQ_TYPE_LEVEL_LOW>;
++	};
++};
++
++&i2c6 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx6_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	status = "okay";
++
++	eeprom@53 {
++		compatible = "atmel,24c01";
++		reg = <0x53>;
++		pagesize = <8>;
++		status = "okay";
++	};
++};
++
++&i2c7 {
++	#address-cells = <1>;
++	#size-cells = <0>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_flx7_twi_default>;
++	i2c-analog-filter;
++	i2c-digital-filter;
++	i2c-digital-filter-width-ns = <35>;
++	status = "okay";
++
++	eeprom@54 {
++		compatible = "atmel,24c01";
++		reg = <0x54>;
++		pagesize = <8>;
++		status = "okay";
++	};
++};
++
++&main_xtal {
++	clock-frequency = <24000000>;
++};
++
++&ohci0 {
++	num-ports = <3>;
++	atmel,vbus-gpio = <0
++			   &pioC 27 GPIO_ACTIVE_HIGH
++			   &pioB 18 GPIO_ACTIVE_HIGH>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_usb_default>;
++	status = "okay";
++};
++
++&pinctrl {
++
++	dbgu {
++		pinctrl_dbgu: dbgu-0 {
++			atmel,pins = <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
++				      AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE>;
++		};
++	};
++
++	ebi {
++		pinctrl_ebi_data_0_7: ebi-data-lsb-0 {
++			atmel,pins =
++				<AT91_PIOD 6 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 7 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 8 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 9 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 10 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 11 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 12 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 13 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++
++		pinctrl_ebi_addr_nand: ebi-addr-0 {
++			atmel,pins =
++				<AT91_PIOD 2 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 3 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++
++	};
++
++	flexcom {
++		pinctrl_flx6_default: flx6-twi {
++			atmel,pins =
++				<AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_PULL_UP
++				 AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>;
++		};
++
++		pinctrl_flx7_twi_default: flx7-twi-default {
++			atmel,pins =
++				<AT91_PIOC 0 AT91_PERIPH_C AT91_PINCTRL_PULL_UP
++				 AT91_PIOC 1 AT91_PERIPH_C AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	gmac {
++		pinctrl_gmac_rgmii_default: gmac-rgmii-default {
++			atmel,pins =
++				<AT91_PIOB 13 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX0   */
++				 AT91_PIOB 14 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX1   */
++				 AT91_PIOB 4  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX2   */
++				 AT91_PIOB 5  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TX3   */
++				 AT91_PIOB 7  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_TXCTL  */
++				 AT91_PIOB 6  AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)  /* ETH_TXCK  */
++
++				 AT91_PIOB 11 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX0   */
++				 AT91_PIOB 12 AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX1   */
++				 AT91_PIOB 0  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX2   */
++				 AT91_PIOB 1  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RX3   */
++				 AT91_PIOB 8  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RXCK   */
++				 AT91_PIOB 3  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_RXCTL */
++
++				 AT91_PIOB 10 AT91_PERIPH_A  AT91_PINCTRL_NONE                                  /* ETH_MDC   */
++				 AT91_PIOB 9  AT91_PERIPH_A  AT91_PINCTRL_NONE                                  /* ETH_MDIO  */
++
++				 AT91_PIOB 2  AT91_PERIPH_A  AT91_PINCTRL_SLEWRATE_DIS                          /* ETH_125CK */
++				 AT91_PIOD 5  AT91_PERIPH_GPIO  AT91_PINCTRL_NONE>;                             /* ETH_INT   */
++		};
++	};
++
++	gpio-keys {
++		pinctrl_key_gpio_default: key-gpio-default {
++			atmel,pins = <AT91_PIOC 9 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	leds {
++		pinctrl_led_gpio_default: led-gpio-default {
++			atmel,pins = <AT91_PIOC 14 AT91_PERIPH_GPIO AT91_PINCTRL_NONE
++				      AT91_PIOC 21 AT91_PERIPH_GPIO AT91_PINCTRL_NONE
++				      AT91_PIOC 20 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	nand {
++		pinctrl_nand_oe_we: nand-oe-we-0 {
++			atmel,pins =
++				<AT91_PIOD 0 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOD 1 AT91_PERIPH_A (AT91_PINCTRL_NONE | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++
++		pinctrl_nand_rb: nand-rb-0 {
++			atmel,pins =
++				<AT91_PIOD 14 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
++		};
++
++		pinctrl_nand_cs: nand-cs-0 {
++			atmel,pins =
++				<AT91_PIOD 4 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>;
++		};
++	};
++
++	ohci0 {
++		pinctrl_usb_default: usb-default {
++			atmel,pins = <AT91_PIOC 27 AT91_PERIPH_GPIO AT91_PINCTRL_NONE
++				      AT91_PIOB 18 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++
++	qspi {
++		pinctrl_qspi: pinctrl-qspi {
++			atmel,pins =
++				<AT91_PIOB 19 AT91_PERIPH_A AT91_PINCTRL_SLEWRATE_DIS
++				 AT91_PIOB 20 AT91_PERIPH_A AT91_PINCTRL_SLEWRATE_DIS
++				 AT91_PIOB 21 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 22 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 23 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)
++				 AT91_PIOB 24 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_SLEWRATE_DIS)>;
++		};
++	};
++
++	sdmmc0 {
++		pinctrl_sdmmc0_default: sdmmc0 {
++			atmel,pins =
++				<AT91_PIOA 2 AT91_PERIPH_A (AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)					/* PA2 CK  periph A with pullup */
++				 AT91_PIOA 1 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)		/* PA1 CMD periph A with pullup */
++				 AT91_PIOA 0 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)		/* PA0 DAT0 periph A */
++				 AT91_PIOA 3 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)		/* PA3 DAT1 periph A with pullup */
++				 AT91_PIOA 4 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)		/* PA4 DAT2 periph A with pullup */
++				 AT91_PIOA 5 AT91_PERIPH_A (AT91_PINCTRL_PULL_UP | AT91_PINCTRL_DRIVE_STRENGTH_HI | AT91_PINCTRL_SLEWRATE_ENA)>;	/* PA5 DAT3 periph A with pullup */
++		};
++	};
++
++	usb0 {
++		pinctrl_usba_vbus: usba-vbus {
++			atmel,pins = <AT91_PIOC 8 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
++		};
++	};
++}; /* pinctrl */
++
++&qspi {
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_qspi>;
++	status = "okay";
++
++	flash@0 {
++		#address-cells = <1>;
++		#size-cells = <1>;
++		compatible = "jedec,spi-nor";
++		reg = <0>;
++		spi-max-frequency = <100000000>;
++		spi-tx-bus-width = <4>;
++		spi-rx-bus-width = <4>;
++		m25p,fast-read;
++
++		at91bootstrap@0 {
++			label = "qspi: at91bootstrap";
++			reg = <0x0 0x40000>;
++		};
++
++		bootloader@40000 {
++			label = "qspi: bootloader";
++			reg = <0x40000 0xc0000>;
++		};
++
++		bootloaderenvred@100000 {
++			label = "qspi: bootloader env redundant";
++			reg = <0x100000 0x40000>;
++		};
++
++		bootloaderenv@140000 {
++			label = "qspi: bootloader env";
++			reg = <0x140000 0x40000>;
++		};
++
++		dtb@180000 {
++			label = "qspi: device tree";
++			reg = <0x180000 0x80000>;
++		};
++
++		kernel@200000 {
++			label = "qspi: kernel";
++			reg = <0x200000 0x600000>;
++		};
++	};
++};
++
++&rtt {
++	atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
++};
++
++&sdmmc0 {
++	bus-width = <4>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_sdmmc0_default>;
++	cd-gpios = <&pioA 23 GPIO_ACTIVE_LOW>;
++	disable-wp;
++	status = "okay";
++};
++
++&slow_xtal {
++	clock-frequency = <32768>;
++};
++
++&shutdown_controller {
++	atmel,shdwc-debouncer = <976>;
++	status = "okay";
++
++	input@0 {
++		reg = <0>;
++	};
++};
++
++&trng {
++	status = "okay";
++};
++
++&usb0 {
++	atmel,vbus-gpio = <&pioC 8 GPIO_ACTIVE_HIGH>;
++	pinctrl-names = "default";
++	pinctrl-0 = <&pinctrl_usba_vbus>;
++	status = "okay";
++};
++
++&watchdog {
++	status = "okay";
++};
+diff --git a/arch/arm/mach-at91/Kconfig b/arch/arm/mach-at91/Kconfig
+index 47629b46280..910df0baa47 100644
+--- a/arch/arm/mach-at91/Kconfig
++++ b/arch/arm/mach-at91/Kconfig
+@@ -174,6 +174,12 @@ config TARGET_SAM9X75_CURIOSITY
+ 	select SAM9X7
+ 	select BOARD_EARLY_INIT_F
+ 	select BOARD_LATE_INIT
++	
++config TARGET_SAM9X75_MASTER
++	bool "SAM9X75 MASTER board"
++	select SAM9X7
++	select BOARD_EARLY_INIT_F
++	select BOARD_LATE_INIT	
+ 
+ config TARGET_SAMA5D2_PTC_EK
+ 	bool "SAMA5D2 PTC EK board"
+@@ -399,6 +405,7 @@ source "board/atmel/sam9x60ek/Kconfig"
+ source "board/atmel/sam9x60_curiosity/Kconfig"
+ source "board/atmel/sam9x75eb/Kconfig"
+ source "board/atmel/sam9x75_curiosity/Kconfig"
++source "board/atmel/sam9x75_master/Kconfig"
+ source "board/atmel/sama7g5ek/Kconfig"
+ source "board/atmel/sama7g54_curiosity/Kconfig"
+ source "board/atmel/sama7d65eb/Kconfig"
+diff --git a/board/atmel/sam9x75_master/Kconfig b/board/atmel/sam9x75_master/Kconfig
+new file mode 100644
+index 00000000000..41c1dce6c5e
+--- /dev/null
++++ b/board/atmel/sam9x75_master/Kconfig
+@@ -0,0 +1,15 @@
++if TARGET_SAM9X75_MASTER
++
++config SYS_BOARD
++	default "sam9x75_master"
++
++config SYS_VENDOR
++	default "atmel"
++
++config SYS_SOC
++	default "at91"
++
++config SYS_CONFIG_NAME
++	default "sam9x75_master"
++
++endif
+diff --git a/board/atmel/sam9x75_master/MAINTAINERS b/board/atmel/sam9x75_master/MAINTAINERS
+new file mode 100644
+index 00000000000..d0ca7ae9598
+--- /dev/null
++++ b/board/atmel/sam9x75_master/MAINTAINERS
+@@ -0,0 +1,8 @@
++SAM9X75 MASTER BOARD
++M:	Manikandan Muralidharan <manikandan.m@microchip.com>
++S:	Maintained
++F:	board/atmel/sam9x75_master/
++F:	include/configs/sam9x75_master.h
++F:	configs/sam9x75_master_mmc_defconfig
++F:	configs/sam9x75_master_nandflash_defconfig
++F:	configs/sam9x75_master_qspiflash_defconfig
+diff --git a/board/atmel/sam9x75_master/Makefile b/board/atmel/sam9x75_master/Makefile
+new file mode 100644
+index 00000000000..0fcbaae2621
+--- /dev/null
++++ b/board/atmel/sam9x75_master/Makefile
+@@ -0,0 +1,7 @@
++# SPDX-License-Identifier: GPL-2.0+
++#
++# Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++#
++# Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++
++obj-y += sam9x75_master.o
+diff --git a/board/atmel/sam9x75_master/sam9x75_master.c b/board/atmel/sam9x75_master/sam9x75_master.c
+new file mode 100644
+index 00000000000..e23413c4442
+--- /dev/null
++++ b/board/atmel/sam9x75_master/sam9x75_master.c
+@@ -0,0 +1,81 @@
++// SPDX-License-Identifier: GPL-2.0+
++/*
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ */
++
++#include <asm/io.h>
++#include <asm/arch/at91sam9_smc.h>
++#include <asm/arch/at91_common.h>
++#include <asm/arch/at91_rstc.h>
++#include <asm/arch/at91_sfr.h>
++#include <asm/arch/clk.h>
++#include <asm/arch/gpio.h>
++#include <debug_uart.h>
++#include <asm/mach-types.h>
++#include <init.h>
++#include <linux/delay.h>
++
++#define LVDS_MIPI_DISPLAY_EEPROM	"eeprom@53"
++
++void at91_ext_board_display_detect(const char *eeprom);
++
++DECLARE_GLOBAL_DATA_PTR;
++
++void at91_prepare_cpu_var(void);
++
++int board_late_init(void)
++{
++	at91_prepare_cpu_var();
++
++#if (IS_ENABLED(CONFIG_I2C_EEPROM))
++	at91_ext_board_display_detect(LVDS_MIPI_DISPLAY_EEPROM);
++#endif
++
++	return 0;
++}
++
++#if (IS_ENABLED(CONFIG_DEBUG_UART_BOARD_INIT))
++static void board_dbgu0_hw_init(void)
++{
++	at91_pio3_set_a_periph(AT91_PIO_PORTA, 26, 1);	/* DRXD */
++	at91_pio3_set_a_periph(AT91_PIO_PORTA, 27, 1);	/* DTXD */
++
++	at91_periph_clk_enable(ATMEL_ID_DBGU);
++}
++
++void board_debug_uart_init(void)
++{
++	board_dbgu0_hw_init();
++}
++#endif
++
++int board_early_init_f(void)
++{
++	return 0;
++}
++
++int board_init(void)
++{
++	at91_set_pio_output(AT91_PIO_PORTC, 30, 1);	// set PC30 as output
++	/* address of boot parameters */
++	gd->bd->bi_boot_params = gd->bd->bi_dram[0].start + 0x100;
++
++	return 0;
++}
++
++#if (IS_ENABLED(CONFIG_MISC_INIT_R))
++int misc_init_r(void)
++{
++#if (IS_ENABLED(CONFIG_SPI_FLASH_SFDP_SUPPORT))
++	at91_spi_nor_set_ethaddr("ethaddr");
++#endif
++	return 0;
++}
++#endif
++
++int dram_init_banksize(void)
++{
++	return fdtdec_setup_memory_banksize();
++}
+diff --git a/configs/sam9x75_master_mmc_defconfig b/configs/sam9x75_master_mmc_defconfig
+new file mode 100644
+index 00000000000..430bb7cc42a
+--- /dev/null
++++ b/configs/sam9x75_master_mmc_defconfig
+@@ -0,0 +1,106 @@
++CONFIG_ARM=y
++CONFIG_SKIP_LOWLEVEL_INIT=y
++CONFIG_ARCH_AT91=y
++CONFIG_TEXT_BASE=0x23f00000
++CONFIG_SYS_MALLOC_LEN=0x81000
++CONFIG_SYS_MALLOC_F_LEN=0x12000
++CONFIG_TARGET_SAM9X75_MASTER=y
++CONFIG_ATMEL_LEGACY=y
++CONFIG_NR_DRAM_BANKS=8
++CONFIG_ENV_SIZE=0x4000
++CONFIG_DM_GPIO=y
++CONFIG_DEFAULT_DEVICE_TREE="at91-sam9x75_master"
++CONFIG_SYS_PROMPT="U-Boot> "
++CONFIG_DEBUG_UART_BASE=0xfffff200
++CONFIG_DEBUG_UART_CLOCK=266666666
++CONFIG_DEBUG_UART_BOARD_INIT=y
++CONFIG_SYS_LOAD_ADDR=0x22000000
++CONFIG_DEBUG_UART=y
++CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
++CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20015f00
++CONFIG_FIT=y
++CONFIG_SD_BOOT=y
++CONFIG_BOOTDELAY=3
++CONFIG_USE_BOOTARGS=y
++CONFIG_BOOTARGS="mem=256M console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait"
++CONFIG_USE_BOOTCOMMAND=y
++CONFIG_BOOTCOMMAND="fatload mmc 0:1 0x21000000 at91-sam9x75_master.dtb; fatload mmc 0:1 0x22000000 zImage; bootz 0x22000000 - 0x21000000"
++CONFIG_SYS_CONSOLE_IS_IN_ENV=y
++# CONFIG_DISPLAY_BOARDINFO is not set
++CONFIG_MISC_INIT_R=y
++CONFIG_HUSH_PARSER=y
++CONFIG_SYS_CBSIZE=256
++CONFIG_SYS_PBSIZE=281
++CONFIG_CMD_BOOTZ=y
++CONFIG_CMD_CLK=y
++CONFIG_CMD_DM=y
++# CONFIG_CMD_FLASH is not set
++CONFIG_CMD_GPIO=y
++CONFIG_CMD_I2C=y
++CONFIG_CMD_MMC=y
++CONFIG_CMD_NAND=y
++# CONFIG_CMD_SETEXPR is not set
++CONFIG_CMD_DHCP=y
++CONFIG_BOOTP_BOOTFILESIZE=y
++CONFIG_CMD_MII=y
++CONFIG_CMD_PING=y
++CONFIG_CMD_HASH=y
++CONFIG_HASH_VERIFY=y
++CONFIG_CMD_FAT=y
++CONFIG_CMD_MTD=y
++CONFIG_CMD_SF_TEST=y
++CONFIG_OF_CONTROL=y
++CONFIG_ENV_IS_IN_FAT=y
++CONFIG_ENV_FAT_DEVICE_AND_PART="0:1"
++CONFIG_SYS_RELOC_GD_ENV_ADDR=y
++CONFIG_DM=y
++CONFIG_REGMAP=y
++CONFIG_SYSCON=y
++CONFIG_CLK=y
++CONFIG_CLK_CCF=y
++CONFIG_CLK_AT91=y
++CONFIG_AT91_GENERIC_CLK=y
++CONFIG_AT91_SAM9X60_PLL=y
++CONFIG_CPU=y
++CONFIG_AT91_GPIO=y
++CONFIG_DM_I2C=y
++CONFIG_SYS_I2C_AT91=y
++CONFIG_ATMEL_EBI=y
++CONFIG_MFD_ATMEL_SMC=y
++CONFIG_I2C_EEPROM=y
++CONFIG_MICROCHIP_FLEXCOM=y
++CONFIG_MMC_SDHCI=y
++CONFIG_MMC_SDHCI_ATMEL=y
++CONFIG_MTD=y
++CONFIG_DM_MTD=y
++CONFIG_MTD_RAW_NAND=y
++CONFIG_DM_NAND_ATMEL=y
++CONFIG_SYS_NAND_ONFI_DETECTION=y
++CONFIG_DM_SPI_FLASH=y
++CONFIG_SF_DEFAULT_MODE=0x0
++CONFIG_SF_DEFAULT_SPEED=50000000
++CONFIG_SPI_FLASH_SOFT_RESET=y
++CONFIG_SPI_FLASH_SFDP_SUPPORT=y
++CONFIG_SPI_FLASH_ATMEL=y
++CONFIG_SPI_FLASH_MACRONIX=y
++CONFIG_SPI_FLASH_SPANSION=y
++CONFIG_SPI_FLASH_STMICRO=y
++CONFIG_SPI_FLASH_SST=y
++# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
++CONFIG_SPI_FLASH_MTD=y
++CONFIG_SPI=y
++CONFIG_DM_SPI=y
++CONFIG_ATMEL_QSPI=y
++# CONFIG_ATMEL_SPI is not set
++CONFIG_PINCTRL=y
++CONFIG_PINCTRL_AT91=y
++CONFIG_DM_SERIAL=y
++CONFIG_DEBUG_UART_ANNOUNCE=y
++CONFIG_ATMEL_USART=y
++CONFIG_TIMER=y
++CONFIG_MCHP_PIT64B_TIMER=y
++CONFIG_OF_LIBFDT_OVERLAY=y
++CONFIG_PHY_SMSC=y
++CONFIG_DM_ETH_PHY=y
++CONFIG_MACB=y
++CONFIG_PHANDLE_CHECK_SEQ=y
+diff --git a/configs/sam9x75_master_nandflash_defconfig b/configs/sam9x75_master_nandflash_defconfig
+new file mode 100644
+index 00000000000..0b866f2c6f0
+--- /dev/null
++++ b/configs/sam9x75_master_nandflash_defconfig
+@@ -0,0 +1,118 @@
++CONFIG_ARM=y
++CONFIG_SKIP_LOWLEVEL_INIT=y
++CONFIG_ARCH_AT91=y
++CONFIG_TEXT_BASE=0x23f00000
++CONFIG_SYS_MALLOC_LEN=0x81000
++CONFIG_SYS_MALLOC_F_LEN=0x12000
++CONFIG_TARGET_SAM9X75_MASTER=y
++CONFIG_ATMEL_LEGACY=y
++CONFIG_NR_DRAM_BANKS=8
++CONFIG_DM_GPIO=y
++CONFIG_DEFAULT_DEVICE_TREE="at91-sam9x75_master"
++CONFIG_SYS_PROMPT="U-Boot> "
++CONFIG_DEBUG_UART_BASE=0xfffff200
++CONFIG_DEBUG_UART_CLOCK=266666666
++CONFIG_DEBUG_UART_BOARD_INIT=y
++CONFIG_ENV_OFFSET_REDUND=0x100000
++CONFIG_SYS_LOAD_ADDR=0x22000000
++CONFIG_DEBUG_UART=y
++CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
++CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20015f00
++CONFIG_SF_DEFAULT_SPEED=50000000
++CONFIG_FIT=y
++# CONFIG_BOOTSTD is not set
++CONFIG_NAND_BOOT=y
++CONFIG_QSPI_BOOT=y
++CONFIG_SD_BOOT=y
++CONFIG_BOOTDELAY=3
++CONFIG_USE_BOOTARGS=y
++CONFIG_BOOTARGS="ttyS0,115200 mtdparts=atmel_nand:256k(bootstrap)ro,768k(uboot)ro,256k(env_redundant),256k(env),512k(dtb),6M(kernel)ro,-(rootfs) rootfstype=ubifs ubi.mtd=12 root=ubi0:rootfs rw atmel.pm_modes=standby,ulp0"
++CONFIG_USE_BOOTCOMMAND=y
++CONFIG_BOOTCOMMAND="nand read 0x21000000 0x180000 0x80000; nand read 0x22000000 0x200000 0x600000; bootz 0x22000000 - 0x21000000"
++CONFIG_SYS_CONSOLE_IS_IN_ENV=y
++# CONFIG_DISPLAY_BOARDINFO is not set
++CONFIG_MISC_INIT_R=y
++CONFIG_HUSH_PARSER=y
++CONFIG_SYS_CBSIZE=256
++CONFIG_SYS_PBSIZE=281
++CONFIG_CMD_BOOTZ=y
++CONFIG_CMD_CLK=y
++CONFIG_CMD_DM=y
++# CONFIG_CMD_FLASH is not set
++CONFIG_CMD_GPIO=y
++CONFIG_CMD_I2C=y
++CONFIG_CMD_MMC=y
++CONFIG_CMD_NAND=y
++CONFIG_CMD_NAND_TORTURE=y
++CONFIG_CMD_SF_TEST=y
++# CONFIG_CMD_SETEXPR is not set
++CONFIG_CMD_DHCP=y
++CONFIG_BOOTP_BOOTFILESIZE=y
++CONFIG_CMD_MII=y
++CONFIG_CMD_PING=y
++CONFIG_CMD_HASH=y
++CONFIG_HASH_VERIFY=y
++CONFIG_CMD_FAT=y
++CONFIG_CMD_FS_GENERIC=y
++CONFIG_CMD_MTDPARTS=y
++CONFIG_CMD_MTDPARTS_SPREAD=y
++CONFIG_CMD_MTDPARTS_SHOW_NET_SIZES=y
++CONFIG_MTDIDS_DEFAULT="nand0=nand0,nor0=nor0"
++CONFIG_MTDPARTS_DEFAULT="mtdparts=nand0:256k(bootstrap-nand)ro,1M(u-boot-nand)ro,256k(env-nand)ro,512k(dtb-nand)ro,6M(kernel-nand)ro,-(rootfs-nand)ro;nor0:256k(bootstrap-nor)ro,1M(u-boot-nor)ro,256k(env-nor)ro,512k(dtb-nor)ro,6M(kernel-nor)ro"
++CONFIG_OF_CONTROL=y
++CONFIG_ENV_IS_IN_NAND=y
++CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
++CONFIG_SYS_RELOC_GD_ENV_ADDR=y
++CONFIG_DM=y
++CONFIG_REGMAP=y
++CONFIG_SYSCON=y
++CONFIG_CLK=y
++CONFIG_CLK_CCF=y
++CONFIG_CLK_AT91=y
++CONFIG_AT91_GENERIC_CLK=y
++CONFIG_AT91_SAM9X60_PLL=y
++CONFIG_CPU=y
++CONFIG_AT91_GPIO=y
++CONFIG_DM_I2C=y
++CONFIG_SYS_I2C_AT91=y
++CONFIG_ATMEL_EBI=y
++CONFIG_MFD_ATMEL_SMC=y
++CONFIG_I2C_EEPROM=y
++CONFIG_MICROCHIP_FLEXCOM=y
++CONFIG_MMC_SDHCI=y
++CONFIG_MMC_SDHCI_ATMEL=y
++CONFIG_MTD=y
++CONFIG_DM_MTD=y
++CONFIG_MTD_RAW_NAND=y
++CONFIG_DM_NAND_ATMEL=y
++CONFIG_SYS_NAND_ONFI_DETECTION=y
++CONFIG_DM_SPI_FLASH=y
++CONFIG_SF_DEFAULT_MODE=0x0
++CONFIG_SPI_FLASH_SOFT_RESET=y
++CONFIG_SPI_FLASH_SFDP_SUPPORT=y
++CONFIG_SPI_FLASH_ATMEL=y
++CONFIG_SPI_FLASH_MACRONIX=y
++CONFIG_SPI_FLASH_SPANSION=y
++CONFIG_SPI_FLASH_STMICRO=y
++CONFIG_SPI_FLASH_SST=y
++# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
++CONFIG_SPI_FLASH_MTD=y
++CONFIG_PINCTRL=y
++CONFIG_PINCTRL_AT91=y
++CONFIG_DM_RESET=y
++CONFIG_RESET_AT91=y
++CONFIG_DM_SERIAL=y
++CONFIG_DEBUG_UART_ANNOUNCE=y
++CONFIG_ATMEL_USART=y
++CONFIG_SPI=y
++CONFIG_DM_SPI=y
++CONFIG_ATMEL_QSPI=y
++CONFIG_SYSRESET=y
++CONFIG_SYSRESET_AT91=y
++CONFIG_TIMER=y
++CONFIG_MCHP_PIT64B_TIMER=y
++CONFIG_OF_LIBFDT_OVERLAY=y
++CONFIG_PHY_SMSC=y
++CONFIG_DM_ETH_PHY=y
++CONFIG_MACB=y
++CONFIG_PHANDLE_CHECK_SEQ=y
+diff --git a/configs/sam9x75_master_qspiflash_defconfig b/configs/sam9x75_master_qspiflash_defconfig
+new file mode 100644
+index 00000000000..529450dd391
+--- /dev/null
++++ b/configs/sam9x75_master_qspiflash_defconfig
+@@ -0,0 +1,117 @@
++CONFIG_ARM=y
++CONFIG_SKIP_LOWLEVEL_INIT=y
++CONFIG_ARCH_AT91=y
++CONFIG_TEXT_BASE=0x23f00000
++CONFIG_SYS_MALLOC_LEN=0x81000
++CONFIG_SYS_MALLOC_F_LEN=0x12000
++CONFIG_TARGET_SAM9X75_MASTER=y
++CONFIG_ATMEL_LEGACY=y
++CONFIG_NR_DRAM_BANKS=8
++CONFIG_ENV_SIZE=0x4000
++CONFIG_DM_GPIO=y
++CONFIG_DEFAULT_DEVICE_TREE="at91-sam9x75_master"
++CONFIG_SYS_PROMPT="U-Boot> "
++CONFIG_DEBUG_UART_BASE=0xfffff200
++CONFIG_DEBUG_UART_CLOCK=266666666
++CONFIG_DEBUG_UART_BOARD_INIT=y
++CONFIG_SYS_LOAD_ADDR=0x22000000
++CONFIG_DEBUG_UART=y
++CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
++CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20015f00
++CONFIG_SF_DEFAULT_SPEED=50000000
++CONFIG_FIT=y
++# CONFIG_BOOTSTD is not set
++CONFIG_NAND_BOOT=y
++CONFIG_QSPI_BOOT=y
++CONFIG_SD_BOOT=y
++CONFIG_BOOTDELAY=3
++CONFIG_USE_BOOTARGS=y
++CONFIG_BOOTARGS="console=ttyS0,115200 rootfstype=ubifs ubi.mtd=10 root=ubi0:rootfs rw rootwait"
++CONFIG_USE_BOOTCOMMAND=y
++CONFIG_BOOTCOMMAND="sf probe 0; sf read 0x21000000 0x180000 0x80000; sf read 0x22000000 0x200000 0x600000; bootz 0x22000000 - 0x21000000"
++CONFIG_SYS_CONSOLE_IS_IN_ENV=y
++# CONFIG_DISPLAY_BOARDINFO is not set
++CONFIG_MISC_INIT_R=y
++CONFIG_HUSH_PARSER=y
++CONFIG_SYS_CBSIZE=256
++CONFIG_SYS_PBSIZE=281
++CONFIG_CMD_BOOTZ=y
++CONFIG_CMD_CLK=y
++CONFIG_CMD_DM=y
++# CONFIG_CMD_FLASH is not set
++CONFIG_CMD_GPIO=y
++CONFIG_CMD_I2C=y
++CONFIG_CMD_MMC=y
++CONFIG_CMD_NAND=y
++CONFIG_CMD_NAND_TORTURE=y
++CONFIG_CMD_SF_TEST=y
++# CONFIG_CMD_SETEXPR is not set
++CONFIG_CMD_DHCP=y
++CONFIG_BOOTP_BOOTFILESIZE=y
++CONFIG_CMD_MII=y
++CONFIG_CMD_PING=y
++CONFIG_CMD_HASH=y
++CONFIG_HASH_VERIFY=y
++CONFIG_CMD_FAT=y
++CONFIG_CMD_FS_GENERIC=y
++CONFIG_CMD_MTDPARTS=y
++CONFIG_CMD_MTDPARTS_SPREAD=y
++CONFIG_CMD_MTDPARTS_SHOW_NET_SIZES=y
++CONFIG_MTDIDS_DEFAULT="nand0=nand0,nor0=nor0"
++CONFIG_MTDPARTS_DEFAULT="mtdparts=nand0:256k(bootstrap-nand)ro,1M(u-boot-nand)ro,256k(env-nand)ro,512k(dtb-nand)ro,6M(kernel-nand)ro,-(rootfs-nand)ro;nor0:256k(bootstrap-nor)ro,1M(u-boot-nor)ro,256k(env-nor)ro,512k(dtb-nor)ro,6M(kernel-nor)ro"
++CONFIG_OF_CONTROL=y
++CONFIG_ENV_IS_IN_SPI_FLASH=y
++CONFIG_SYS_RELOC_GD_ENV_ADDR=y
++CONFIG_DM=y
++CONFIG_REGMAP=y
++CONFIG_SYSCON=y
++CONFIG_CLK=y
++CONFIG_CLK_CCF=y
++CONFIG_CLK_AT91=y
++CONFIG_AT91_GENERIC_CLK=y
++CONFIG_AT91_SAM9X60_PLL=y
++CONFIG_CPU=y
++CONFIG_AT91_GPIO=y
++CONFIG_DM_I2C=y
++CONFIG_SYS_I2C_AT91=y
++CONFIG_ATMEL_EBI=y
++CONFIG_MFD_ATMEL_SMC=y
++CONFIG_I2C_EEPROM=y
++CONFIG_MICROCHIP_FLEXCOM=y
++CONFIG_MMC_SDHCI=y
++CONFIG_MMC_SDHCI_ATMEL=y
++CONFIG_MTD=y
++CONFIG_DM_MTD=y
++CONFIG_MTD_RAW_NAND=y
++CONFIG_DM_NAND_ATMEL=y
++CONFIG_SYS_NAND_ONFI_DETECTION=y
++CONFIG_DM_SPI_FLASH=y
++CONFIG_SF_DEFAULT_MODE=0x0
++CONFIG_SPI_FLASH_SOFT_RESET=y
++CONFIG_SPI_FLASH_SFDP_SUPPORT=y
++CONFIG_SPI_FLASH_ATMEL=y
++CONFIG_SPI_FLASH_MACRONIX=y
++CONFIG_SPI_FLASH_SPANSION=y
++CONFIG_SPI_FLASH_STMICRO=y
++CONFIG_SPI_FLASH_SST=y
++# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
++CONFIG_SPI_FLASH_MTD=y
++CONFIG_PINCTRL=y
++CONFIG_PINCTRL_AT91=y
++CONFIG_DM_RESET=y
++CONFIG_RESET_AT91=y
++CONFIG_DM_SERIAL=y
++CONFIG_DEBUG_UART_ANNOUNCE=y
++CONFIG_ATMEL_USART=y
++CONFIG_SPI=y
++CONFIG_DM_SPI=y
++CONFIG_ATMEL_QSPI=y
++CONFIG_SYSRESET=y
++CONFIG_SYSRESET_AT91=y
++CONFIG_TIMER=y
++CONFIG_MCHP_PIT64B_TIMER=y
++CONFIG_OF_LIBFDT_OVERLAY=y
++CONFIG_PHY_SMSC=y
++CONFIG_DM_ETH_PHY=y
++CONFIG_MACB=y
++CONFIG_PHANDLE_CHECK_SEQ=y
+diff --git a/include/configs/sam9x75_master.h b/include/configs/sam9x75_master.h
+new file mode 100644
+index 00000000000..a66eb697a61
+--- /dev/null
++++ b/include/configs/sam9x75_master.h
+@@ -0,0 +1,23 @@
++/* SPDX-License-Identifier: GPL-2.0+ */
++/*
++ * Configuration settings for the SAM9X75 MASTER board.
++ *
++ * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries
++ *
++ * Author: Manikandan Muralidharan <manikandan.m@microchip.com>
++ */
++
++#ifndef __CONFIG_H__
++#define __CONFIG_H__
++
++#define CFG_SYS_AT91_SLOW_CLOCK	32768
++#define CFG_SYS_AT91_MAIN_CLOCK	24000000	/* 24 MHz crystal */
++
++#define CFG_USART_BASE   ATMEL_BASE_DBGU
++#define CFG_USART_ID     0 /* ignored in arm */
++
++/* SDRAM */
++#define CFG_SYS_SDRAM_BASE		0x20000000
++#define CFG_SYS_SDRAM_SIZE		0x10000000      /* 256 megs */
++
++#endif
