
AVRASM ver. 2.1.30  C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm Sat Aug 17 22:42:16 2024

C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1090): warning: Register r6 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1091): warning: Register r7 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1092): warning: Register r8 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1093): warning: Register r9 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1094): warning: Register r11 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1095): warning: Register r10 already defined by the .DEF directive
C:\Users\moham\OneDrive\Documents\Bachelor's Project\aslitrans\List\trans.asm(1096): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.14 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Release
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _temp=R4
                 	.DEF _temp_msb=R5
                 	.DEF _i=R6
                 	.DEF _i_msb=R7
                 	.DEF _sumDama=R8
                 	.DEF _sumDama_msb=R9
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0041 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000
000034 0000      	.DB  0x0,0x0,0x0,0x0
000035 0000      	.DB  0x0,0x0
                 
                 _0x0:
000036 6173
000037 616c
000038 006d      	.DB  0x73,0x61,0x6C,0x61,0x6D,0x0
                 _0x2000003:
000039 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00003a 0006      	.DW  0x06
00003b 0004      	.DW  0x04
00003c 0066      	.DW  __REG_VARS*2
                 
00003d 0002      	.DW  0x02
00003e 0160      	.DW  __base_y_G100
00003f 0072      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000040 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000041 94f8      	CLI
000042 27ee      	CLR  R30
000043 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000044 e0f1      	LDI  R31,1
000045 bffb      	OUT  GICR,R31
000046 bfeb      	OUT  GICR,R30
000047 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000048 e1f8      	LDI  R31,0x18
000049 bdf1      	OUT  WDTCR,R31
00004a bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00004b e08d      	LDI  R24,(14-2)+1
00004c e0a2      	LDI  R26,2
00004d 27bb      	CLR  R27
                 __CLEAR_REG:
00004e 93ed      	ST   X+,R30
00004f 958a      	DEC  R24
000050 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000051 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000052 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000053 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000054 93ed      	ST   X+,R30
000055 9701      	SBIW R24,1
000056 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000057 e7e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000058 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000059 9185      	LPM  R24,Z+
00005a 9195      	LPM  R25,Z+
00005b 9700      	SBIW R24,0
00005c f061      	BREQ __GLOBAL_INI_END
00005d 91a5      	LPM  R26,Z+
00005e 91b5      	LPM  R27,Z+
00005f 9005      	LPM  R0,Z+
000060 9015      	LPM  R1,Z+
000061 01bf      	MOVW R22,R30
000062 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000063 9005      	LPM  R0,Z+
000064 920d      	ST   X+,R0
000065 9701      	SBIW R24,1
000066 f7e1      	BRNE __GLOBAL_INI_LOOP
000067 01fb      	MOVW R30,R22
000068 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000069 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006a bfed      	OUT  SPL,R30
00006b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00006d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00006e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00006f 940c 007f 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 14/01/2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#include <alcd.h>
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;#define ADC_VREF_TYPE 0x00
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0026 {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0027 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
000071 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000072 81e8      	LD   R30,Y
000073 b9e7      	OUT  0x7,R30
                 ; 0000 0028 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0029 delay_us(10);
                +
000074 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
000075 958a     +DEC R24
000076 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 002A // Start the AD conversion
                 ; 0000 002B ADCSRA|=0x40;
000077 9a36      	SBI  0x6,6
                 ; 0000 002C // Wait for the AD conversion to complete
                 ; 0000 002D while ((ADCSRA & 0x10)==0);
                 _0x3:
000078 9b34      	SBIS 0x6,4
000079 cffe      	RJMP _0x3
                 ; 0000 002E ADCSRA|=0x10;
00007a 9a34      	SBI  0x6,4
                 ; 0000 002F return ADCW;
00007b b1e4      	IN   R30,0x4
00007c b1f5      	IN   R31,0x4+1
00007d 940c 018e 	JMP  _0x2080001
                 ; 0000 0030 }
                 ; .FEND
                 ;
                 ;// Declare your global variables here
                 ;  int temp=0;
                 ;  int i=0;
                 ;  int sumDama=0;
                 ;//  char s[10];
                 ;
                 ;void main(void)
                 ; 0000 0039 {
                 _main:
                 ; .FSTART _main
                 ; 0000 003A // Declare your local variables here
                 ; 0000 003B 
                 ; 0000 003C // Input/Output Ports initialization
                 ; 0000 003D // Port A initialization
                 ; 0000 003E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0040 PORTA=0x00;
00007f e0e0      	LDI  R30,LOW(0)
000080 bbeb      	OUT  0x1B,R30
                 ; 0000 0041 DDRA=0x00;
000081 bbea      	OUT  0x1A,R30
                 ; 0000 0042 
                 ; 0000 0043 // Port B initialization
                 ; 0000 0044 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0045 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0046 PORTB=0x00;
000082 bbe8      	OUT  0x18,R30
                 ; 0000 0047 DDRB=0x00;
000083 bbe7      	OUT  0x17,R30
                 ; 0000 0048 
                 ; 0000 0049 // Port C initialization
                 ; 0000 004A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004C PORTC=0x00;
000084 bbe5      	OUT  0x15,R30
                 ; 0000 004D DDRC=0x00;
000085 bbe4      	OUT  0x14,R30
                 ; 0000 004E 
                 ; 0000 004F // Port D initialization
                 ; 0000 0050 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0051 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0052 PORTD=0x00;
000086 bbe2      	OUT  0x12,R30
                 ; 0000 0053 DDRD=0x00;
000087 bbe1      	OUT  0x11,R30
                 ; 0000 0054 
                 ; 0000 0055 // Timer/Counter 0 initialization
                 ; 0000 0056 // Clock source: System Clock
                 ; 0000 0057 // Clock value: Timer 0 Stopped
                 ; 0000 0058 // Mode: Normal top=0xFF
                 ; 0000 0059 // OC0 output: Disconnected
                 ; 0000 005A TCCR0=0x00;
000088 bfe3      	OUT  0x33,R30
                 ; 0000 005B TCNT0=0x00;
000089 bfe2      	OUT  0x32,R30
                 ; 0000 005C OCR0=0x00;
00008a bfec      	OUT  0x3C,R30
                 ; 0000 005D 
                 ; 0000 005E // Timer/Counter 1 initialization
                 ; 0000 005F // Clock source: System Clock
                 ; 0000 0060 // Clock value: Timer1 Stopped
                 ; 0000 0061 // Mode: Normal top=0xFFFF
                 ; 0000 0062 // OC1A output: Discon.
                 ; 0000 0063 // OC1B output: Discon.
                 ; 0000 0064 // Noise Canceler: Off
                 ; 0000 0065 // Input Capture on Falling Edge
                 ; 0000 0066 // Timer1 Overflow Interrupt: Off
                 ; 0000 0067 // Input Capture Interrupt: Off
                 ; 0000 0068 // Compare A Match Interrupt: Off
                 ; 0000 0069 // Compare B Match Interrupt: Off
                 ; 0000 006A TCCR1A=0x00;
00008b bdef      	OUT  0x2F,R30
                 ; 0000 006B TCCR1B=0x00;
00008c bdee      	OUT  0x2E,R30
                 ; 0000 006C TCNT1H=0x00;
00008d bded      	OUT  0x2D,R30
                 ; 0000 006D TCNT1L=0x00;
00008e bdec      	OUT  0x2C,R30
                 ; 0000 006E ICR1H=0x00;
00008f bde7      	OUT  0x27,R30
                 ; 0000 006F ICR1L=0x00;
000090 bde6      	OUT  0x26,R30
                 ; 0000 0070 OCR1AH=0x00;
000091 bdeb      	OUT  0x2B,R30
                 ; 0000 0071 OCR1AL=0x00;
000092 bdea      	OUT  0x2A,R30
                 ; 0000 0072 OCR1BH=0x00;
000093 bde9      	OUT  0x29,R30
                 ; 0000 0073 OCR1BL=0x00;
000094 bde8      	OUT  0x28,R30
                 ; 0000 0074 
                 ; 0000 0075 // Timer/Counter 2 initialization
                 ; 0000 0076 // Clock source: System Clock
                 ; 0000 0077 // Clock value: Timer2 Stopped
                 ; 0000 0078 // Mode: Normal top=0xFF
                 ; 0000 0079 // OC2 output: Disconnected
                 ; 0000 007A //ASSR=0x00;
                 ; 0000 007B //TCCR2=0x00;
                 ; 0000 007C //TCNT2=0x00;
                 ; 0000 007D //OCR2=0x00;
                 ; 0000 007E 
                 ; 0000 007F ASSR=0<<AS2;
000095 bde2      	OUT  0x22,R30
                 ; 0000 0080 TCCR2=(1<<PWM2) | (1<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (1<<CS21) | (0<<CS20);
000096 e6e2      	LDI  R30,LOW(98)
000097 bde5      	OUT  0x25,R30
                 ; 0000 0081 TCNT2=0x00;
000098 e0e0      	LDI  R30,LOW(0)
000099 bde4      	OUT  0x24,R30
                 ; 0000 0082 OCR2=0x00;
00009a bde3      	OUT  0x23,R30
                 ; 0000 0083 OCR2=0;
00009b bde3      	OUT  0x23,R30
                 ; 0000 0084 
                 ; 0000 0085 // External Interrupt(s) initialization
                 ; 0000 0086 // INT0: Off
                 ; 0000 0087 // INT1: Off
                 ; 0000 0088 // INT2: Off
                 ; 0000 0089 MCUCR=0x00;
00009c bfe5      	OUT  0x35,R30
                 ; 0000 008A MCUCSR=0x00;
00009d bfe4      	OUT  0x34,R30
                 ; 0000 008B 
                 ; 0000 008C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 008D TIMSK=0x00;
00009e bfe9      	OUT  0x39,R30
                 ; 0000 008E 
                 ; 0000 008F // USART initialization
                 ; 0000 0090 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0091 // USART Receiver: Off
                 ; 0000 0092 // USART Transmitter: On
                 ; 0000 0093 // USART Mode: Asynchronous
                 ; 0000 0094 // USART Baud Rate: 9600 (Double Speed Mode)
                 ; 0000 0095 UCSRA=0x02;
00009f e0e2      	LDI  R30,LOW(2)
0000a0 b9eb      	OUT  0xB,R30
                 ; 0000 0096 UCSRB=0x08;
0000a1 e0e8      	LDI  R30,LOW(8)
0000a2 b9ea      	OUT  0xA,R30
                 ; 0000 0097 UCSRC=0x86;
0000a3 e8e6      	LDI  R30,LOW(134)
0000a4 bde0      	OUT  0x20,R30
                 ; 0000 0098 UBRRH=0x00;
0000a5 e0e0      	LDI  R30,LOW(0)
0000a6 bde0      	OUT  0x20,R30
                 ; 0000 0099 UBRRL=0x0C;
0000a7 e0ec      	LDI  R30,LOW(12)
0000a8 b9e9      	OUT  0x9,R30
                 ; 0000 009A 
                 ; 0000 009B // Analog Comparator initialization
                 ; 0000 009C // Analog Comparator: Off
                 ; 0000 009D // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 009E ACSR=0x80;
0000a9 e8e0      	LDI  R30,LOW(128)
0000aa b9e8      	OUT  0x8,R30
                 ; 0000 009F SFIOR=0x00;
0000ab e0e0      	LDI  R30,LOW(0)
0000ac bfe0      	OUT  0x30,R30
                 ; 0000 00A0 
                 ; 0000 00A1 // ADC initialization
                 ; 0000 00A2 // ADC Clock frequency: 125/000 kHz
                 ; 0000 00A3 // ADC Voltage Reference: AREF pin
                 ; 0000 00A4 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00A5 ADMUX=ADC_VREF_TYPE & 0xff;
0000ad b9e7      	OUT  0x7,R30
                 ; 0000 00A6 ADCSRA=0x83;
0000ae e8e3      	LDI  R30,LOW(131)
0000af b9e6      	OUT  0x6,R30
                 ; 0000 00A7 
                 ; 0000 00A8 // SPI initialization
                 ; 0000 00A9 // SPI disabled
                 ; 0000 00AA SPCR=0x00;
0000b0 e0e0      	LDI  R30,LOW(0)
0000b1 b9ed      	OUT  0xD,R30
                 ; 0000 00AB 
                 ; 0000 00AC // TWI initialization
                 ; 0000 00AD // TWI disabled
                 ; 0000 00AE TWCR=0x00;
0000b2 bfe6      	OUT  0x36,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // Alphanumeric LCD initialization
                 ; 0000 00B1 // Connections specified in the
                 ; 0000 00B2 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B3 // RS - PORTB Bit 0
                 ; 0000 00B4 // RD - PORTB Bit 1
                 ; 0000 00B5 // EN - PORTB Bit 2
                 ; 0000 00B6 // D4 - PORTB Bit 4
                 ; 0000 00B7 // D5 - PORTB Bit 5
                 ; 0000 00B8 // D6 - PORTB Bit 6
                 ; 0000 00B9 // D7 - PORTB Bit 7
                 ; 0000 00BA // Characters/line: 16
                 ; 0000 00BB lcd_init(16);
0000b3 e1a0      	LDI  R26,LOW(16)
0000b4 d0a8      	RCALL _lcd_init
                 ; 0000 00BC 
                 ; 0000 00BD 
                 ; 0000 00BE lcd_clear();
0000b5 d073      	RCALL _lcd_clear
                 ; 0000 00BF lcd_putsf("salam");
                +
0000b6 e6ac     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
0000b7 e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
0000b8 d091      	RCALL _lcd_putsf
                 ; 0000 00C0 delay_ms(1000);
0000b9 eea8      	LDI  R26,LOW(1000)
0000ba e0b3      	LDI  R27,HIGH(1000)
0000bb 940e 01a4 	CALL _delay_ms
                 ; 0000 00C1 lcd_clear();
0000bd d06b      	RCALL _lcd_clear
                 ; 0000 00C2 
                 ; 0000 00C3 while (1)
                 _0x6:
                 ; 0000 00C4       {
                 ; 0000 00C5       // Place your code here
                 ; 0000 00C6 
                 ; 0000 00C7       //be dast avardane dama
                 ; 0000 00C8 
                 ; 0000 00C9       sumDama=0;
0000be 2488      	CLR  R8
0000bf 2499      	CLR  R9
                 ; 0000 00CA 
                 ; 0000 00CB       for(i=0;i<10;i++)
0000c0 2466      	CLR  R6
0000c1 2477      	CLR  R7
                 _0xA:
0000c2 e0ea      	LDI  R30,LOW(10)
0000c3 e0f0      	LDI  R31,HIGH(10)
0000c4 166e      	CP   R6,R30
0000c5 067f      	CPC  R7,R31
0000c6 f4d4      	BRGE _0xB
                 ; 0000 00CC         {
                 ; 0000 00CD             temp=read_adc(0);
0000c7 e0a0      	LDI  R26,LOW(0)
0000c8 dfa8      	RCALL _read_adc
0000c9 012f      	MOVW R4,R30
                 ; 0000 00CE             temp=(temp*0.49);
0000ca 940e 029c 	CALL __CWD1
0000cc 940e 0214 	CALL __CDF1
                +
0000ce e4a8     +LDI R26 , LOW ( 0x3EFAE148 )
0000cf eeb1     +LDI R27 , HIGH ( 0x3EFAE148 )
0000d0 ef8a     +LDI R24 , BYTE3 ( 0x3EFAE148 )
0000d1 e39e     +LDI R25 , BYTE4 ( 0x3EFAE148 )
                 	__GETD2N 0x3EFAE148
0000d2 940e 0242 	CALL __MULF12
0000d4 940e 01dd 	CALL __CFD1
0000d6 012f      	MOVW R4,R30
                 ; 0000 00CF             sumDama=sumDama+temp;
                +
0000d7 0c84     +ADD R8 , R4
0000d8 1c95     +ADC R9 , R5
                 	__ADDWRR 8,9,4,5
                 ; 0000 00D0             delay_ms(100);
0000d9 e6a4      	LDI  R26,LOW(100)
0000da e0b0      	LDI  R27,0
0000db 940e 01a4 	CALL _delay_ms
                 ; 0000 00D1         }
0000dd 01f3      	MOVW R30,R6
0000de 9631      	ADIW R30,1
0000df 013f      	MOVW R6,R30
0000e0 cfe1      	RJMP _0xA
                 _0xB:
                 ; 0000 00D2 
                 ; 0000 00D3 
                 ; 0000 00D4       //miangine dama
                 ; 0000 00D5 
                 ; 0000 00D6       temp=sumDama/10;
0000e1 01d4      	MOVW R26,R8
0000e2 e0ea      	LDI  R30,LOW(10)
0000e3 e0f0      	LDI  R31,HIGH(10)
0000e4 940e 02b4 	CALL __DIVW21
0000e6 012f      	MOVW R4,R30
                 ; 0000 00D7 
                 ; 0000 00D8       OCR2=read_adc(0);
0000e7 e0a0      	LDI  R26,LOW(0)
0000e8 df88      	RCALL _read_adc
0000e9 bde3      	OUT  0x23,R30
                 ; 0000 00D9 
                 ; 0000 00DA       if(temp>20)
0000ea e1e4      	LDI  R30,LOW(20)
0000eb e0f0      	LDI  R31,HIGH(20)
0000ec 15e4      	CP   R30,R4
0000ed 05f5      	CPC  R31,R5
0000ee f424      	BRGE _0xC
                 ; 0000 00DB       {
                 ; 0000 00DC             DDRC.0=1;
0000ef 940e 0190 	CALL SUBOPT_0x0
                 ; 0000 00DD             DDRC.1=1;
                 ; 0000 00DE             DDRC.2=1;
                 ; 0000 00DF             DDRD.7=1;
                 ; 0000 00E0             PORTC.0=0;
                 ; 0000 00E1             PORTC.1=1;
                 ; 0000 00E2             PORTC.2=0;
0000f1 98aa      	CBI  0x15,2
                 ; 0000 00E3       }
                 ; 0000 00E4       else
0000f2 c003      	RJMP _0x1B
                 _0xC:
                 ; 0000 00E5       {
                 ; 0000 00E6             DDRC.0=1;
0000f3 940e 0190 	CALL SUBOPT_0x0
                 ; 0000 00E7             DDRC.1=1;
                 ; 0000 00E8             DDRC.2=1;
                 ; 0000 00E9             DDRD.7=1;
                 ; 0000 00EA             PORTC.0=0;
                 ; 0000 00EB             PORTC.1=1;
                 ; 0000 00EC             PORTC.2=1;
0000f5 9aaa      	SBI  0x15,2
                 ; 0000 00ED       }
                 _0x1B:
                 ; 0000 00EE 
                 ; 0000 00EF 
                 ; 0000 00F0       //ferestadane dama
                 ; 0000 00F1       putchar(temp);
0000f6 2da4      	MOV  R26,R4
0000f7 940e 0189 	CALL _putchar
                 ; 0000 00F2 
                 ; 0000 00F3 
                 ; 0000 00F4 
                 ; 0000 00F5       }
0000f9 cfc4      	RJMP _0x6
                 ; 0000 00F6 }
                 _0x2A:
0000fa cfff      	RJMP _0x2A
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000fb 93aa      	ST   -Y,R26
0000fc b3e8      	IN   R30,0x18
0000fd 70ef      	ANDI R30,LOW(0xF)
0000fe 2fae      	MOV  R26,R30
0000ff 81e8      	LD   R30,Y
000100 7fe0      	ANDI R30,LOW(0xF0)
000101 2bea      	OR   R30,R26
000102 bbe8      	OUT  0x18,R30
                +
000103 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000104 958a     +DEC R24
000105 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000106 9ac2      	SBI  0x18,2
                +
000107 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000108 958a     +DEC R24
000109 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
00010a 98c2      	CBI  0x18,2
                +
00010b e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
00010c 958a     +DEC R24
00010d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
00010e 940c 018e 	JMP  _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000110 93aa      	ST   -Y,R26
000111 81a8      	LD   R26,Y
000112 dfe8      	RCALL __lcd_write_nibble_G100
000113 81e8          ld    r30,y
000114 95e2          swap  r30
000115 83e8          st    y,r30
000116 81a8      	LD   R26,Y
000117 dfe3      	RCALL __lcd_write_nibble_G100
                +
000118 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
000119 958a     +DEC R24
00011a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
00011b c072      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00011c 93aa      	ST   -Y,R26
00011d 81e8      	LD   R30,Y
00011e e0f0      	LDI  R31,0
00011f 5ae0      	SUBI R30,LOW(-__base_y_G100)
000120 4ffe      	SBCI R31,HIGH(-__base_y_G100)
000121 81e0      	LD   R30,Z
000122 81a9      	LDD  R26,Y+1
000123 0fae      	ADD  R26,R30
000124 dfeb      	RCALL __lcd_write_data
000125 80b9      	LDD  R11,Y+1
000126 80a8      	LDD  R10,Y+0
000127 9622      	ADIW R28,2
000128 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000129 e0a2      	LDI  R26,LOW(2)
00012a 940e 0197 	CALL SUBOPT_0x1
00012c e0ac      	LDI  R26,LOW(12)
00012d dfe2      	RCALL __lcd_write_data
00012e e0a1      	LDI  R26,LOW(1)
00012f 940e 0197 	CALL SUBOPT_0x1
000131 e0e0      	LDI  R30,LOW(0)
000132 2eae      	MOV  R10,R30
000133 2ebe      	MOV  R11,R30
000134 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000135 93aa      	ST   -Y,R26
000136 81a8      	LD   R26,Y
000137 30aa      	CPI  R26,LOW(0xA)
000138 f011      	BREQ _0x2000005
000139 14bd      	CP   R11,R13
00013a f048      	BRLO _0x2000004
                 _0x2000005:
00013b e0e0      	LDI  R30,LOW(0)
00013c 93ea      	ST   -Y,R30
00013d 94a3      	INC  R10
00013e 2daa      	MOV  R26,R10
00013f dfdc      	RCALL _lcd_gotoxy
000140 81a8      	LD   R26,Y
000141 30aa      	CPI  R26,LOW(0xA)
000142 f409      	BRNE _0x2000007
000143 c04a      	RJMP _0x2080001
                 _0x2000007:
                 _0x2000004:
000144 94b3      	INC  R11
000145 9ac0      	SBI  0x18,0
000146 81a8      	LD   R26,Y
000147 dfc8      	RCALL __lcd_write_data
000148 98c0      	CBI  0x18,0
000149 c044      	RJMP _0x2080001
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
00014a 93ba      	ST   -Y,R27
00014b 93aa      	ST   -Y,R26
00014c 931a      	ST   -Y,R17
                 _0x200000B:
00014d 81e9      	LDD  R30,Y+1
00014e 81fa      	LDD  R31,Y+1+1
00014f 9631      	ADIW R30,1
000150 83e9      	STD  Y+1,R30
000151 83fa      	STD  Y+1+1,R31
000152 9731      	SBIW R30,1
000153 91e4      	LPM  R30,Z
000154 2f1e      	MOV  R17,R30
000155 30e0      	CPI  R30,0
000156 f019      	BREQ _0x200000D
000157 2fa1      	MOV  R26,R17
000158 dfdc      	RCALL _lcd_putchar
000159 cff3      	RJMP _0x200000B
                 _0x200000D:
00015a 8118      	LDD  R17,Y+0
00015b 9623      	ADIW R28,3
00015c 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00015d 93aa      	ST   -Y,R26
00015e b3e7      	IN   R30,0x17
00015f 6fe0      	ORI  R30,LOW(0xF0)
000160 bbe7      	OUT  0x17,R30
000161 9aba      	SBI  0x17,2
000162 9ab8      	SBI  0x17,0
000163 9ab9      	SBI  0x17,1
000164 98c2      	CBI  0x18,2
000165 98c0      	CBI  0x18,0
000166 98c1      	CBI  0x18,1
000167 80d8      	LDD  R13,Y+0
000168 81e8      	LD   R30,Y
000169 58e0      	SUBI R30,-LOW(128)
                +
00016a 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00016c 81e8      	LD   R30,Y
00016d 54e0      	SUBI R30,-LOW(192)
                +
00016e 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000170 e1a4      	LDI  R26,LOW(20)
000171 e0b0      	LDI  R27,0
000172 940e 01a4 	CALL _delay_ms
000174 940e 019d 	CALL SUBOPT_0x2
000176 940e 019d 	CALL SUBOPT_0x2
000178 940e 019d 	CALL SUBOPT_0x2
00017a e2a0      	LDI  R26,LOW(32)
00017b df7f      	RCALL __lcd_write_nibble_G100
                +
00017c e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
00017d 958a     +DEC R24
00017e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
00017f e2a8      	LDI  R26,LOW(40)
000180 df8f      	RCALL __lcd_write_data
000181 e0a4      	LDI  R26,LOW(4)
000182 df8d      	RCALL __lcd_write_data
000183 e8a5      	LDI  R26,LOW(133)
000184 df8b      	RCALL __lcd_write_data
000185 e0a6      	LDI  R26,LOW(6)
000186 df89      	RCALL __lcd_write_data
000187 dfa1      	RCALL _lcd_clear
000188 c005      	RJMP _0x2080001
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 ; .FSTART _putchar
000189 93aa      	ST   -Y,R26
                 putchar0:
00018a 9b5d           sbis usr,udre
00018b cffe           rjmp putchar0
00018c 81e8           ld   r30,y
00018d b9ec           out  udr,r30
                 _0x2080001:
00018e 9621      	ADIW R28,1
00018f 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000190 9aa0      	SBI  0x14,0
000191 9aa1      	SBI  0x14,1
000192 9aa2      	SBI  0x14,2
000193 9a8f      	SBI  0x11,7
000194 98a8      	CBI  0x15,0
000195 9aa9      	SBI  0x15,1
000196 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000197 940e 0110 	CALL __lcd_write_data
000199 e0a3      	LDI  R26,LOW(3)
00019a e0b0      	LDI  R27,0
00019b 940c 01a4 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x2:
00019d e3a0      	LDI  R26,LOW(48)
00019e 940e 00fb 	CALL __lcd_write_nibble_G100
                +
0001a0 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
0001a1 958a     +DEC R24
0001a2 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
0001a3 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0001a4 9610      	adiw r26,0
0001a5 f039      	breq __delay_ms1
                 __delay_ms0:
0001a6 95a8      	wdr
                +
0001a7 ef8a     +LDI R24 , LOW ( 0xFA )
0001a8 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0001a9 9701     +SBIW R24 , 1
0001aa f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0001ab 9711      	sbiw r26,1
0001ac f7c9      	brne __delay_ms0
                 __delay_ms1:
0001ad 9508      	ret
                 
                 __ROUND_REPACK:
0001ae 2355      	TST  R21
0001af f442      	BRPL __REPACK
0001b0 3850      	CPI  R21,0x80
0001b1 f411      	BRNE __ROUND_REPACK0
0001b2 ffe0      	SBRS R30,0
0001b3 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0001b4 9631      	ADIW R30,1
0001b5 1f69      	ADC  R22,R25
0001b6 1f79      	ADC  R23,R25
0001b7 f06b      	BRVS __REPACK1
                 
                 __REPACK:
0001b8 e850      	LDI  R21,0x80
0001b9 2757      	EOR  R21,R23
0001ba f411      	BRNE __REPACK0
0001bb 935f      	PUSH R21
0001bc c073      	RJMP __ZERORES
                 __REPACK0:
0001bd 3f5f      	CPI  R21,0xFF
0001be f031      	BREQ __REPACK1
0001bf 0f66      	LSL  R22
0001c0 0c00      	LSL  R0
0001c1 9557      	ROR  R21
0001c2 9567      	ROR  R22
0001c3 2f75      	MOV  R23,R21
0001c4 9508      	RET
                 __REPACK1:
0001c5 935f      	PUSH R21
0001c6 2000      	TST  R0
0001c7 f00a      	BRMI __REPACK2
0001c8 c073      	RJMP __MAXRES
                 __REPACK2:
0001c9 c06c      	RJMP __MINRES
                 
                 __UNPACK:
0001ca e850      	LDI  R21,0x80
0001cb 2e19      	MOV  R1,R25
0001cc 2215      	AND  R1,R21
0001cd 0f88      	LSL  R24
0001ce 1f99      	ROL  R25
0001cf 2795      	EOR  R25,R21
0001d0 0f55      	LSL  R21
0001d1 9587      	ROR  R24
                 
                 __UNPACK1:
0001d2 e850      	LDI  R21,0x80
0001d3 2e07      	MOV  R0,R23
0001d4 2205      	AND  R0,R21
0001d5 0f66      	LSL  R22
0001d6 1f77      	ROL  R23
0001d7 2775      	EOR  R23,R21
0001d8 0f55      	LSL  R21
0001d9 9567      	ROR  R22
0001da 9508      	RET
                 
                 __CFD1U:
0001db 9468      	SET
0001dc c001      	RJMP __CFD1U0
                 __CFD1:
0001dd 94e8      	CLT
                 __CFD1U0:
0001de 935f      	PUSH R21
0001df dff2      	RCALL __UNPACK1
0001e0 3870      	CPI  R23,0x80
0001e1 f018      	BRLO __CFD10
0001e2 3f7f      	CPI  R23,0xFF
0001e3 f408      	BRCC __CFD10
0001e4 c04b      	RJMP __ZERORES
                 __CFD10:
0001e5 e156      	LDI  R21,22
0001e6 1b57      	SUB  R21,R23
0001e7 f4aa      	BRPL __CFD11
0001e8 9551      	NEG  R21
0001e9 3058      	CPI  R21,8
0001ea f40e      	BRTC __CFD19
0001eb 3059      	CPI  R21,9
                 __CFD19:
0001ec f030      	BRLO __CFD17
0001ed efef      	SER  R30
0001ee efff      	SER  R31
0001ef ef6f      	SER  R22
0001f0 e77f      	LDI  R23,0x7F
0001f1 f977      	BLD  R23,7
0001f2 c01a      	RJMP __CFD15
                 __CFD17:
0001f3 2777      	CLR  R23
0001f4 2355      	TST  R21
0001f5 f0b9      	BREQ __CFD15
                 __CFD18:
0001f6 0fee      	LSL  R30
0001f7 1fff      	ROL  R31
0001f8 1f66      	ROL  R22
0001f9 1f77      	ROL  R23
0001fa 955a      	DEC  R21
0001fb f7d1      	BRNE __CFD18
0001fc c010      	RJMP __CFD15
                 __CFD11:
0001fd 2777      	CLR  R23
                 __CFD12:
0001fe 3058      	CPI  R21,8
0001ff f028      	BRLO __CFD13
000200 2fef      	MOV  R30,R31
000201 2ff6      	MOV  R31,R22
000202 2f67      	MOV  R22,R23
000203 5058      	SUBI R21,8
000204 cff9      	RJMP __CFD12
                 __CFD13:
000205 2355      	TST  R21
000206 f031      	BREQ __CFD15
                 __CFD14:
000207 9576      	LSR  R23
000208 9567      	ROR  R22
000209 95f7      	ROR  R31
00020a 95e7      	ROR  R30
00020b 955a      	DEC  R21
00020c f7d1      	BRNE __CFD14
                 __CFD15:
00020d 2000      	TST  R0
00020e f40a      	BRPL __CFD16
00020f d084      	RCALL __ANEGD1
                 __CFD16:
000210 915f      	POP  R21
000211 9508      	RET
                 
                 __CDF1U:
000212 9468      	SET
000213 c001      	RJMP __CDF1U0
                 __CDF1:
000214 94e8      	CLT
                 __CDF1U0:
000215 9730      	SBIW R30,0
000216 4060      	SBCI R22,0
000217 4070      	SBCI R23,0
000218 f0b1      	BREQ __CDF10
000219 2400      	CLR  R0
00021a f026      	BRTS __CDF11
00021b 2377      	TST  R23
00021c f412      	BRPL __CDF11
00021d 9400      	COM  R0
00021e d075      	RCALL __ANEGD1
                 __CDF11:
00021f 2e17      	MOV  R1,R23
000220 e17e      	LDI  R23,30
000221 2011      	TST  R1
                 __CDF12:
000222 f032      	BRMI __CDF13
000223 957a      	DEC  R23
000224 0fee      	LSL  R30
000225 1fff      	ROL  R31
000226 1f66      	ROL  R22
000227 1c11      	ROL  R1
000228 cff9      	RJMP __CDF12
                 __CDF13:
000229 2fef      	MOV  R30,R31
00022a 2ff6      	MOV  R31,R22
00022b 2d61      	MOV  R22,R1
00022c 935f      	PUSH R21
00022d df8a      	RCALL __REPACK
00022e 915f      	POP  R21
                 __CDF10:
00022f 9508      	RET
                 
                 __ZERORES:
000230 27ee      	CLR  R30
000231 27ff      	CLR  R31
000232 2766      	CLR  R22
000233 2777      	CLR  R23
000234 915f      	POP  R21
000235 9508      	RET
                 
                 __MINRES:
000236 efef      	SER  R30
000237 efff      	SER  R31
000238 e76f      	LDI  R22,0x7F
000239 ef7f      	SER  R23
00023a 915f      	POP  R21
00023b 9508      	RET
                 
                 __MAXRES:
00023c efef      	SER  R30
00023d efff      	SER  R31
00023e e76f      	LDI  R22,0x7F
00023f e77f      	LDI  R23,0x7F
000240 915f      	POP  R21
000241 9508      	RET
                 
                 __MULF12:
000242 935f      	PUSH R21
000243 df86      	RCALL __UNPACK
000244 3870      	CPI  R23,0x80
000245 f351      	BREQ __ZERORES
000246 3890      	CPI  R25,0x80
000247 f341      	BREQ __ZERORES
000248 2401      	EOR  R0,R1
000249 9408      	SEC
00024a 1f79      	ADC  R23,R25
00024b f423      	BRVC __MULF124
00024c f31c      	BRLT __ZERORES
                 __MULF125:
00024d 2000      	TST  R0
00024e f33a      	BRMI __MINRES
00024f cfec      	RJMP __MAXRES
                 __MULF124:
000250 920f      	PUSH R0
000251 931f      	PUSH R17
000252 932f      	PUSH R18
000253 933f      	PUSH R19
000254 934f      	PUSH R20
000255 2711      	CLR  R17
000256 2722      	CLR  R18
000257 2799      	CLR  R25
000258 9f68      	MUL  R22,R24
000259 01a0      	MOVW R20,R0
00025a 9f8f      	MUL  R24,R31
00025b 2d30      	MOV  R19,R0
00025c 0d41      	ADD  R20,R1
00025d 1f59      	ADC  R21,R25
00025e 9f6b      	MUL  R22,R27
00025f 0d30      	ADD  R19,R0
000260 1d41      	ADC  R20,R1
000261 1f59      	ADC  R21,R25
000262 9f8e      	MUL  R24,R30
000263 d027      	RCALL __MULF126
000264 9fbf      	MUL  R27,R31
000265 d025      	RCALL __MULF126
000266 9f6a      	MUL  R22,R26
000267 d023      	RCALL __MULF126
000268 9fbe      	MUL  R27,R30
000269 d01d      	RCALL __MULF127
00026a 9faf      	MUL  R26,R31
00026b d01b      	RCALL __MULF127
00026c 9fae      	MUL  R26,R30
00026d 0d11      	ADD  R17,R1
00026e 1f29      	ADC  R18,R25
00026f 1f39      	ADC  R19,R25
000270 1f49      	ADC  R20,R25
000271 1f59      	ADC  R21,R25
000272 2fe3      	MOV  R30,R19
000273 2ff4      	MOV  R31,R20
000274 2f65      	MOV  R22,R21
000275 2f52      	MOV  R21,R18
000276 914f      	POP  R20
000277 913f      	POP  R19
000278 912f      	POP  R18
000279 911f      	POP  R17
00027a 900f      	POP  R0
00027b 2366      	TST  R22
00027c f02a      	BRMI __MULF122
00027d 0f55      	LSL  R21
00027e 1fee      	ROL  R30
00027f 1fff      	ROL  R31
000280 1f66      	ROL  R22
000281 c002      	RJMP __MULF123
                 __MULF122:
000282 9573      	INC  R23
000283 f24b      	BRVS __MULF125
                 __MULF123:
000284 df29      	RCALL __ROUND_REPACK
000285 915f      	POP  R21
000286 9508      	RET
                 
                 __MULF127:
000287 0d10      	ADD  R17,R0
000288 1d21      	ADC  R18,R1
000289 1f39      	ADC  R19,R25
00028a c002      	RJMP __MULF128
                 __MULF126:
00028b 0d20      	ADD  R18,R0
00028c 1d31      	ADC  R19,R1
                 __MULF128:
00028d 1f49      	ADC  R20,R25
00028e 1f59      	ADC  R21,R25
00028f 9508      	RET
                 
                 __ANEGW1:
000290 95f1      	NEG  R31
000291 95e1      	NEG  R30
000292 40f0      	SBCI R31,0
000293 9508      	RET
                 
                 __ANEGD1:
000294 95f0      	COM  R31
000295 9560      	COM  R22
000296 9570      	COM  R23
000297 95e1      	NEG  R30
000298 4fff      	SBCI R31,-1
000299 4f6f      	SBCI R22,-1
00029a 4f7f      	SBCI R23,-1
00029b 9508      	RET
                 
                 __CWD1:
00029c 2f6f      	MOV  R22,R31
00029d 0f66      	ADD  R22,R22
00029e 0b66      	SBC  R22,R22
00029f 2f76      	MOV  R23,R22
0002a0 9508      	RET
                 
                 __DIVW21U:
0002a1 2400      	CLR  R0
0002a2 2411      	CLR  R1
0002a3 e190      	LDI  R25,16
                 __DIVW21U1:
0002a4 0faa      	LSL  R26
0002a5 1fbb      	ROL  R27
0002a6 1c00      	ROL  R0
0002a7 1c11      	ROL  R1
0002a8 1a0e      	SUB  R0,R30
0002a9 0a1f      	SBC  R1,R31
0002aa f418      	BRCC __DIVW21U2
0002ab 0e0e      	ADD  R0,R30
0002ac 1e1f      	ADC  R1,R31
0002ad c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002ae 60a1      	SBR  R26,1
                 __DIVW21U3:
0002af 959a      	DEC  R25
0002b0 f799      	BRNE __DIVW21U1
0002b1 01fd      	MOVW R30,R26
0002b2 01d0      	MOVW R26,R0
0002b3 9508      	RET
                 
                 __DIVW21:
0002b4 d004      	RCALL __CHKSIGNW
0002b5 dfeb      	RCALL __DIVW21U
0002b6 f40e      	BRTC __DIVW211
0002b7 dfd8      	RCALL __ANEGW1
                 __DIVW211:
0002b8 9508      	RET
                 
                 __CHKSIGNW:
0002b9 94e8      	CLT
0002ba fff7      	SBRS R31,7
0002bb c002      	RJMP __CHKSW1
0002bc dfd3      	RCALL __ANEGW1
0002bd 9468      	SET
                 __CHKSW1:
0002be ffb7      	SBRS R27,7
0002bf c006      	RJMP __CHKSW2
0002c0 95a0      	COM  R26
0002c1 95b0      	COM  R27
0002c2 9611      	ADIW R26,1
0002c3 f800      	BLD  R0,0
0002c4 9403      	INC  R0
0002c5 fa00      	BST  R0,0
                 __CHKSW2:
0002c6 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  28 r1 :  17 r2 :   0 r3 :   0 r4 :   6 r5 :   2 r6 :   4 r7 :   2 
r8 :   3 r9 :   2 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   0 r17:   9 r18:   7 r19:   8 r20:   8 r21:  44 r22:  33 r23:  30 
r24:  29 r25:  23 r26:  55 r27:  15 r28:   4 r29:   1 r30: 141 r31:  39 
x  :   3 y  :  33 z  :   9 
Registers used: 29 out of 35 (82.9%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  17 add   :   9 
adiw  :   8 and   :   2 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  10 
brge  :   2 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   1 brmi  :   4 brne  :  18 brpl  :   4 brsh  :   0 brtc  :   2 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   1 call  :  18 
cbi   :   7 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  18 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   6 
cp    :   3 cpc   :   2 cpi   :  12 cpse  :   0 dec   :  12 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   4 jmp   :  25 ld    :  13 ldd   :   7 ldi   :  79 
lds   :   0 lpm   :   9 lsl   :  10 lsr   :   1 mov   :  24 movw  :  12 
mul   :   9 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   1 out   :  53 pop   :  11 push  :  10 rcall :  34 ret   :  22 
reti  :   0 rjmp  :  29 rol   :  14 ror   :   7 sbc   :   2 sbci  :   7 
sbi   :  13 sbic  :   0 sbis  :   2 sbiw  :   7 sbr   :   1 sbrc  :   0 
sbrs  :   3 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  15 std   :   2 sts   :   2 sub   :   2 subi  :   4 swap  :   1 
tst   :   9 wdr   :   1 
Instructions used: 71 out of 116 (61.2%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00058e   1376     46   1422   16384   8.7%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 9 warnings
