Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  VGA_Paint.vo
Sim SDF file          :  VGA_Paint__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak4
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {VGA_Paint.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:21:28 on May 22,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." VGA_Paint.vo 
ModelSim-Altera Info: # -- Compiling module VGA_Paint
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	VGA_Paint
ModelSim-Altera Info: # End time: 22:21:29 on May 22,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Hw2 {C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:21:29 on May 22,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/0509_Hw/Hw2" C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v 
ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	VGA_Paint_tb
ModelSim-Altera Info: # End time: 22:21:29 on May 22,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  VGA_Paint_tb
ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" VGA_Paint_tb 
ModelSim-Altera Info: # Start time: 22:21:29 on May 22,2022
ModelSim-Altera Info: # Loading work.VGA_Paint_tb
ModelSim-Altera Info: # Loading work.VGA_Paint
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac
ModelSim-Altera Warning: # ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'U1'.  Expected 14, found 9.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1 File: C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v Line: 10
ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): [TFMPC] - Missing connection for port 'Seg5'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): [TFMPC] - Missing connection for port 'Seg4'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): [TFMPC] - Missing connection for port 'Seg3'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): [TFMPC] - Missing connection for port 'Seg2'.
ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): [TFMPC] - Missing connection for port 'Seg1'.
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~324  File: VGA_Paint.vo Line: 32622
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult7~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult7~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~324  File: VGA_Paint.vo Line: 32985
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult9~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult9~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~324  File: VGA_Paint.vo Line: 33367
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult8~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult8~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult8~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult8~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult9~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult9~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult7~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult7~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~324  File: VGA_Paint.vo Line: 34565
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult3~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult3~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult3~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult3~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~324  File: VGA_Paint.vo Line: 35008
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult4~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult4~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult4~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult4~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~324  File: VGA_Paint.vo Line: 35451
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult2~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult2~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult2~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult2~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~324  File: VGA_Paint.vo Line: 36205
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult6~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult6~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult6~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult6~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~324  File: VGA_Paint.vo Line: 36364
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult5~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult5~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult5~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult5~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~324  File: VGA_Paint.vo Line: 38119
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult1~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult1~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult1~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult1~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~324  File: VGA_Paint.vo Line: 38278
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult0~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult0~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult0~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult0~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add48~8  File: VGA_Paint.vo Line: 41471
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add48~8  File: VGA_Paint.vo Line: 41471
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add48~8  File: VGA_Paint.vo Line: 41471
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add48~8  File: VGA_Paint.vo Line: 41471
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add43~8  File: VGA_Paint.vo Line: 42641
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add43~8  File: VGA_Paint.vo Line: 42641
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add43~8  File: VGA_Paint.vo Line: 42641
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Add43~8  File: VGA_Paint.vo Line: 42641
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~324  File: VGA_Paint.vo Line: 42986
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult23~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult23~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult23~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult23~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~324  File: VGA_Paint.vo Line: 43145
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult22~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult22~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult22~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult22~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~324  File: VGA_Paint.vo Line: 43304
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult21~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult21~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult21~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult21~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~324  File: VGA_Paint.vo Line: 44058
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult18~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult18~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult18~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult18~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~324  File: VGA_Paint.vo Line: 44217
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult17~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult17~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult17~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult17~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~324  File: VGA_Paint.vo Line: 44376
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult16~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult16~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult16~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult16~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~324  File: VGA_Paint.vo Line: 45130
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult19~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult19~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~324  File: VGA_Paint.vo Line: 45209
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult20~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult20~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult20~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult20~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult19~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult19~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~324  File: VGA_Paint.vo Line: 46969
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult14~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult14~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult14~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult14~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~324  File: VGA_Paint.vo Line: 47128
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult15~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult15~324 /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult15~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: (vsim-3015) [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\Mult15~mult_hlmac /inst/<protected> File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38
ModelSim-Altera Warning: # ** Warning: Design size of 19964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run 20 sec
ModelSim-Altera Info: # Break key hit
ModelSim-Altera Info: # Simulation stop requested.
ModelSim-Altera Info: # End time: 22:36:19 on May 22,2022, Elapsed time: 0:14:50
ModelSim-Altera Info: # Errors: 0, Warnings: 295
Info: NativeLink simulation flow was successful
