{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711218273583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711218273599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 12:24:33 2024 " "Processing started: Sat Mar 23 12:24:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711218273599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218273599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_ANC -c Final_ANC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_ANC -c Final_ANC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218273599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711218275298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711218275298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-behavior " "Found design unit 1: uart_tx-behavior" {  } { { "uart_tx.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293523 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293528 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293531 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293531 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Final_ANC.v " "Can't analyze file -- file Final_ANC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711218293537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293546 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_driver-Behavioral " "Found design unit 1: i2s_driver-Behavioral" {  } { { "i2s_driver.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/i2s_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293556 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_driver " "Found entity 1: i2s_driver" {  } { { "i2s_driver.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/i2s_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_clock_gen-behavior " "Found design unit 1: i2s_clock_gen-behavior" {  } { { "i2s_clock_gen.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/i2s_clock_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293572 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_clock_gen " "Found entity 1: i2s_clock_gen" {  } { { "i2s_clock_gen.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/i2s_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_module-behavior " "Found design unit 1: fir_module-behavior" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293572 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_module " "Found entity 1: fir_module" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anc_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file anc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anc_package " "Found design unit 1: anc_package" {  } { { "anc_package.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/anc_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293588 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 anc_package-body " "Found design unit 2: anc_package-body" {  } { { "anc_package.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/anc_package.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_uart-SYN " "Found design unit 1: pll_uart-SYN" {  } { { "pll_uart.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll_uart.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293588 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_uart " "Found entity 1: pll_uart" {  } { { "pll_uart.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll_uart.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218293588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218293588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711218293960 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_l_dummy top.vhd(148) " "VHDL Signal Declaration warning at top.vhd(148): used implicit default value for signal \"in_l_dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711218293967 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_r_dummy top.vhd(149) " "VHDL Signal Declaration warning at top.vhd(149): used implicit default value for signal \"in_r_dummy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 149 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711218293967 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_s top.vhd(159) " "VHDL Signal Declaration warning at top.vhd(159): used implicit default value for signal \"data_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711218293967 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_is_valid top.vhd(162) " "Verilog HDL or VHDL warning at top.vhd(162): object \"i2s_is_valid\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711218293967 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_driver i2s_driver:i2s_driver_io " "Elaborating entity \"i2s_driver\" for hierarchy \"i2s_driver:i2s_driver_io\"" {  } { { "top.vhd" "i2s_driver_io" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218293985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_inst\"" {  } { { "top.vhd" "fifo_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218293998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "dcfifo_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fifo.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218294439 ""}  } { { "fifo.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fifo.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711218294439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7qi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7qi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7qi1 " "Found entity 1: dcfifo_7qi1" {  } { { "db/dcfifo_7qi1.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7qi1 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated " "Elaborating entity \"dcfifo_7qi1\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_7qi1.tdf" "rdptr_g1p" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_7qi1.tdf" "wrptr_g1p" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa61 " "Found entity 1: altsyncram_aa61" {  } { { "db/altsyncram_aa61.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/altsyncram_aa61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa61 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|altsyncram_aa61:fifo_ram " "Elaborating entity \"altsyncram_aa61\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|altsyncram_aa61:fifo_ram\"" {  } { { "db/dcfifo_7qi1.tdf" "fifo_ram" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_7qi1.tdf" "rs_dgwp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_7qi1.tdf" "wraclr" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_7qi1.tdf" "ws_dgrp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218294973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218294973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo:fifo_inst\|dcfifo:dcfifo_component\|dcfifo_7qi1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_7qi1.tdf" "rdempty_eq_comp" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/dcfifo_7qi1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218294974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.vhd" "pll_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218295139 ""}  } { { "pll.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/pll.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711218295139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218295216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218295216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_clock_gen i2s_clock_gen:clock_gen_inst " "Elaborating entity \"i2s_clock_gen\" for hierarchy \"i2s_clock_gen:clock_gen_inst\"" {  } { { "top.vhd" "clock_gen_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_module fir_module:filter_inst " "Elaborating entity \"fir_module\" for hierarchy \"fir_module:filter_inst\"" {  } { { "top.vhd" "filter_inst" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218295265 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_low fir_module.vhd(50) " "VHDL Process Statement warning at fir_module.vhd(50): signal \"rst_low\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711218295280 "|top|fir_module:filter_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mu fir_module.vhd(49) " "VHDL Process Statement warning at fir_module.vhd(49): inferring latch(es) for signal or variable \"mu\", which holds its previous value in one or more paths through the process" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711218295532 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[0\] fir_module.vhd(49) " "Inferred latch for \"mu\[0\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[1\] fir_module.vhd(49) " "Inferred latch for \"mu\[1\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[2\] fir_module.vhd(49) " "Inferred latch for \"mu\[2\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[3\] fir_module.vhd(49) " "Inferred latch for \"mu\[3\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[4\] fir_module.vhd(49) " "Inferred latch for \"mu\[4\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[5\] fir_module.vhd(49) " "Inferred latch for \"mu\[5\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[6\] fir_module.vhd(49) " "Inferred latch for \"mu\[6\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[7\] fir_module.vhd(49) " "Inferred latch for \"mu\[7\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[8\] fir_module.vhd(49) " "Inferred latch for \"mu\[8\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[9\] fir_module.vhd(49) " "Inferred latch for \"mu\[9\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[10\] fir_module.vhd(49) " "Inferred latch for \"mu\[10\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[11\] fir_module.vhd(49) " "Inferred latch for \"mu\[11\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[12\] fir_module.vhd(49) " "Inferred latch for \"mu\[12\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[13\] fir_module.vhd(49) " "Inferred latch for \"mu\[13\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[14\] fir_module.vhd(49) " "Inferred latch for \"mu\[14\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[15\] fir_module.vhd(49) " "Inferred latch for \"mu\[15\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[16\] fir_module.vhd(49) " "Inferred latch for \"mu\[16\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296012 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[17\] fir_module.vhd(49) " "Inferred latch for \"mu\[17\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[18\] fir_module.vhd(49) " "Inferred latch for \"mu\[18\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[19\] fir_module.vhd(49) " "Inferred latch for \"mu\[19\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[20\] fir_module.vhd(49) " "Inferred latch for \"mu\[20\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[21\] fir_module.vhd(49) " "Inferred latch for \"mu\[21\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[22\] fir_module.vhd(49) " "Inferred latch for \"mu\[22\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mu\[23\] fir_module.vhd(49) " "Inferred latch for \"mu\[23\]\" at fir_module.vhd(49)" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218296013 "|top|fir_module:filter_inst"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711218299512 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711218299512 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult0\"" {  } { { "fir_module.vhd" "Mult0" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218308377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult1\"" {  } { { "fir_module.vhd" "Mult1" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218308377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult3\"" {  } { { "fir_module.vhd" "Mult3" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218308377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_module:filter_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_module:filter_inst\|Mult2\"" {  } { { "fir_module.vhd" "Mult2" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218308377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711218308377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult0\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218308504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308504 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711218308504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ugs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ugs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ugs " "Found entity 1: mult_ugs" {  } { { "db/mult_ugs.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/mult_ugs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218308567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218308567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult1\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218308616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308616 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711218308616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eks " "Found entity 1: mult_eks" {  } { { "db/mult_eks.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/mult_eks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218308662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218308662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_module:filter_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fir_module:filter_inst\|lpm_mult:Mult3\"" {  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218308710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_module:filter_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"fir_module:filter_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 46 " "Parameter \"LPM_WIDTHA\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711218308710 ""}  } { { "fir_module.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/fir_module.vhd" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711218308710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/mult_tgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711218308759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218308759 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1031 " "Ignored 1031 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1031 " "Ignored 1031 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711218310086 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711218310086 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711218310166 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711218310166 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1711218310166 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1711218310166 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[16\] GND pin " "The pin \"GPIO\[16\]\" is fed by GND" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1711218310166 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1711218310166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_jg6.tdf" 32 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_jg6.tdf" 44 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/db/a_graycounter_fub.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711218310337 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711218310337 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218313360 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1711218313360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] VCC " "Pin \"LEDR\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711218313360 "|top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711218313360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711218314163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711218326523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711218326523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218327902 "|top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218327902 "|top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/logan/OneDrive/Documents/School/Senior Design/ANC_System/HDL/Final_ANC/top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711218327902 "|top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711218327902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26838 " "Implemented 26838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26708 " "Implemented 26708 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711218327902 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "38 " "Implemented 38 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711218327902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711218327902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5062 " "Peak virtual memory: 5062 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711218327963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 12:25:27 2024 " "Processing ended: Sat Mar 23 12:25:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711218327963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711218327963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711218327963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711218327963 ""}
