// Seed: 2972996833
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  logic id_5,
    output logic id_6,
    output logic id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  always
    if (1'b0)
      if (1) begin : LABEL_0
        id_6 <= id_5;
        id_7 <= 1;
      end else id_1 <= 1'b0 == 1'b0;
    else id_6 <= 1;
endmodule
