

================================================================
== Vivado HLS Report for 'relu_bn1'
================================================================
* Date:           Mon Dec  5 18:13:33 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.526 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202| 8.192 ms | 8.192 ms |  819202|  819202|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- relu1_args0_relu1_args1_relu1_args2  |   819200|   819200|         2|          1|          1|  819200|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1_pipe_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str304, i32 0, i32 0, [1 x i8]* @p_str305, [1 x i8]* @p_str306, [1 x i8]* @p_str307, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str308, [1 x i8]* @p_str309)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str45)" [kernel.cpp:176]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:177]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i20 [ 0, %relu1_y_begin ], [ %add_ln177, %relu1_args2 ]" [kernel.cpp:177]   --->   Operation 9 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %relu1_y_begin ], [ %select_ln178, %relu1_args2 ]" [kernel.cpp:178]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%args2_0_0 = phi i5 [ 0, %relu1_y_begin ], [ %add_ln179, %relu1_args2 ]" [kernel.cpp:179]   --->   Operation 11 'phi' 'args2_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.92ns)   --->   "%icmp_ln177 = icmp eq i20 %indvar_flatten11, -229376" [kernel.cpp:177]   --->   Operation 12 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.06ns)   --->   "%add_ln177 = add i20 %indvar_flatten11, 1" [kernel.cpp:177]   --->   Operation 13 'add' 'add_ln177' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %relu1_y_end, label %relu1_args2" [kernel.cpp:177]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln178 = icmp eq i14 %indvar_flatten, 5120" [kernel.cpp:178]   --->   Operation 15 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%xor_ln178 = xor i1 %icmp_ln178, true" [kernel.cpp:178]   --->   Operation 16 'xor' 'xor_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln179 = icmp eq i5 %args2_0_0, -16" [kernel.cpp:179]   --->   Operation 17 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%and_ln178 = and i1 %icmp_ln179, %xor_ln178" [kernel.cpp:178]   --->   Operation 18 'and' 'and_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln179)   --->   "%or_ln179 = or i1 %and_ln178, %icmp_ln178" [kernel.cpp:179]   --->   Operation 19 'or' 'or_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln179 = select i1 %or_ln179, i5 0, i5 %args2_0_0" [kernel.cpp:179]   --->   Operation 20 'select' 'select_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %select_ln179 to i64" [kernel.cpp:185]   --->   Operation 21 'zext' 'zext_ln185' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_batchnorm1_V_addr = getelementptr [16 x i12]* @a_batchnorm1_V, i64 0, i64 %zext_ln185" [kernel.cpp:185]   --->   Operation 22 'getelementptr' 'a_batchnorm1_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%a_batchnorm1_V_load = load i12* %a_batchnorm1_V_addr, align 2" [kernel.cpp:185]   --->   Operation 23 'load' 'a_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%b_batchnorm1_V_addr = getelementptr [16 x i21]* @b_batchnorm1_V, i64 0, i64 %zext_ln185" [kernel.cpp:185]   --->   Operation 24 'getelementptr' 'b_batchnorm1_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%b_batchnorm1_V_load = load i21* %b_batchnorm1_V_addr, align 4" [kernel.cpp:185]   --->   Operation 25 'load' 'b_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln179 = add i5 1, %select_ln179" [kernel.cpp:179]   --->   Operation 26 'add' 'add_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%add_ln178 = add i14 1, %indvar_flatten" [kernel.cpp:178]   --->   Operation 27 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.54ns)   --->   "%select_ln178 = select i1 %icmp_ln178, i14 1, i14 %add_ln178" [kernel.cpp:178]   --->   Operation 28 'select' 'select_ln178' <Predicate = (!icmp_ln177)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @relu1_args0_relu1_ar)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 819200, i64 819200, i64 819200)"   --->   Operation 30 'speclooptripcount' 'empty_77' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @relu1_args1_relu1_ar)"   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str48) nounwind" [kernel.cpp:179]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str48)" [kernel.cpp:179]   --->   Operation 33 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:180]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %conv1_pipe_1_V_V)" [kernel.cpp:184]   --->   Operation 35 'read' 'tmp_V' <Predicate = (!icmp_ln177)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%a_batchnorm1_V_load = load i12* %a_batchnorm1_V_addr, align 2" [kernel.cpp:185]   --->   Operation 36 'load' 'a_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %a_batchnorm1_V_load to i26" [kernel.cpp:185]   --->   Operation 37 'sext' 'sext_ln703' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %tmp_V to i26" [kernel.cpp:185]   --->   Operation 38 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.63ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln703 = mul i26 %sext_ln703_3, %sext_ln703" [kernel.cpp:185]   --->   Operation 39 'mul' 'mul_ln703' <Predicate = (!icmp_ln177)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%b_batchnorm1_V_load = load i21* %b_batchnorm1_V_addr, align 4" [kernel.cpp:185]   --->   Operation 40 'load' 'b_batchnorm1_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i21 %b_batchnorm1_V_load to i26" [kernel.cpp:185]   --->   Operation 41 'sext' 'sext_ln1265' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln703, %sext_ln1265" [kernel.cpp:185]   --->   Operation 42 'add' 'add_ln1192' <Predicate = (!icmp_ln177)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [kernel.cpp:185]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %add_ln1192, i32 25)" [kernel.cpp:186]   --->   Operation 44 'bitselect' 'tmp_11' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.86ns)   --->   "%icmp_ln1495 = icmp sgt i16 %trunc_ln, 256" [kernel.cpp:186]   --->   Operation 45 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %add_ln1192, i32 14, i32 18)" [kernel.cpp:186]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%select_ln1495 = select i1 %tmp_11, i5 0, i5 -16" [kernel.cpp:186]   --->   Operation 47 'select' 'select_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_7)   --->   "%or_ln1495 = or i1 %tmp_11, %icmp_ln1495" [kernel.cpp:186]   --->   Operation 48 'or' 'or_ln1495' <Predicate = (!icmp_ln177)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_V_7 = select i1 %or_ln1495, i5 %select_ln1495, i5 %tmp_s" [kernel.cpp:186]   --->   Operation 49 'select' 'tmp_V_7' <Predicate = (!icmp_ln177)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V, i5 %tmp_V_7)" [kernel.cpp:187]   --->   Operation 50 'write' <Predicate = (!icmp_ln177)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 0> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str48, i32 %tmp_2)" [kernel.cpp:188]   --->   Operation 51 'specregionend' 'empty_78' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 52 'br' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str45, i32 %tmp)" [kernel.cpp:191]   --->   Operation 53 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:192]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', kernel.cpp:177) with incoming values : ('add_ln177', kernel.cpp:177) [12]  (0.755 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'phi' operation ('args2_0_0', kernel.cpp:179) with incoming values : ('add_ln179', kernel.cpp:179) [14]  (0 ns)
	'icmp' operation ('icmp_ln179', kernel.cpp:179) [23]  (0.877 ns)
	'and' operation ('and_ln178', kernel.cpp:178) [24]  (0 ns)
	'or' operation ('or_ln179', kernel.cpp:179) [26]  (0 ns)
	'select' operation ('select_ln179', kernel.cpp:179) [27]  (0.48 ns)
	'getelementptr' operation ('a_batchnorm1_V_addr', kernel.cpp:185) [33]  (0 ns)
	'load' operation ('a_batchnorm1_V_load', kernel.cpp:185) on array 'a_batchnorm1_V' [34]  (1.35 ns)

 <State 3>: 8.53ns
The critical path consists of the following:
	fifo read on port 'conv1_pipe_1_V_V' (kernel.cpp:184) [31]  (2.17 ns)
	'mul' operation of DSP[41] ('mul_ln703', kernel.cpp:185) [37]  (0.638 ns)
	'add' operation of DSP[41] ('add_ln1192', kernel.cpp:185) [41]  (2.21 ns)
	'icmp' operation ('icmp_ln1495', kernel.cpp:186) [44]  (0.866 ns)
	'or' operation ('or_ln1495', kernel.cpp:186) [47]  (0 ns)
	'select' operation ('tmp.V', kernel.cpp:186) [48]  (0.48 ns)
	fifo write on port 'relu1_pipe_2_V_V' (kernel.cpp:187) [49]  (2.17 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
