// Seed: 2185066080
`default_nettype id_2 `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
    , id_5
);
  reg   id_6;
  logic id_7 = 1;
  type_19(
      SystemTFIdentifier(id_6), 1'b0, id_0
  );
  logic id_8;
  reg   id_9;
  logic id_10 = 1 - !(1);
  reg   id_11;
  logic id_12;
  reg   id_13;
  type_24(
      id_11, id_4, id_1[1], id_6
  );
  always @(posedge id_10) begin
    if (1 == 1) id_9 <= id_13;
  end
  logic id_14;
  assign id_9 = id_0 ? id_11 : 1;
  reg id_15 = id_9;
endmodule
