<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Conversion/ExportVerilog/ExportVerilog.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilog.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="Conversion_2ExportVerilog_8h_source.html">circt/Conversion/ExportVerilog.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Conversion_2PassDetail_8h_source.html">../PassDetail.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RearrangableOStream_8h_source.html">RearrangableOStream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombDialect_8h_source.html">circt/Dialect/Comb/CombDialect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombVisitors_8h_source.html">circt/Dialect/Comb/CombVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWAttributes_8h_source.html">circt/Dialect/HW/HWAttributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWTypes_8h_source.html">circt/Dialect/HW/HWTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWVisitors_8h_source.html">circt/Dialect/HW/HWVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVVisitors_8h_source.html">circt/Dialect/SV/SVVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVM_8h_source.html">circt/Support/LLVM.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LoweringOptions_8h_source.html">circt/Support/LoweringOptions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Path_8h_source.html">circt/Support/Path.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/BuiltinOps.h&quot;</code><br />
<code>#include &quot;mlir/IR/ImplicitLocOpBuilder.h&quot;</code><br />
<code>#include &quot;mlir/IR/Threading.h&quot;</code><br />
<code>#include &quot;mlir/Support/FileUtilities.h&quot;</code><br />
<code>#include &quot;llvm/ADT/MapVector.h&quot;</code><br />
<code>#include &quot;llvm/ADT/STLExtras.h&quot;</code><br />
<code>#include &quot;llvm/ADT/StringSet.h&quot;</code><br />
<code>#include &quot;llvm/ADT/TypeSwitch.h&quot;</code><br />
<code>#include &quot;llvm/Support/FileSystem.h&quot;</code><br />
<code>#include &quot;llvm/Support/Path.h&quot;</code><br />
<code>#include &quot;llvm/Support/SaveAndRestore.h&quot;</code><br />
<code>#include &quot;llvm/Support/ToolOutputFile.h&quot;</code><br />
<code>#include &quot;llvm/Support/raw_ostream.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilog.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="Conversion_2ExportVerilog_2ExportVerilog_8cpp__incl.png" border="0" usemap="#lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp" alt=""/></div>
<map name="lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp" id="lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp">
<area shape="rect" title=" " alt="" coords="1849,5,2056,47"/>
<area shape="rect" href="Conversion_2ExportVerilog_8h.html" title=" " alt="" coords="5,102,236,129"/>
<area shape="rect" href="Conversion_2PassDetail_8h.html" title=" " alt="" coords="261,102,375,129"/>
<area shape="rect" href="ExportVerilogInternals_8h.html" title=" " alt="" coords="2059,102,2238,129"/>
<area shape="rect" href="LLVM_8h.html" title=" " alt="" coords="663,452,818,479"/>
<area shape="rect" href="HWTypes_8h.html" title=" " alt="" coords="997,281,1199,307"/>
<area shape="rect" title=" " alt="" coords="1275,281,1423,307"/>
<area shape="rect" href="HWAttributes_8h.html" title=" " alt="" coords="2350,281,2579,307"/>
<area shape="rect" title=" " alt="" coords="2609,191,2776,218"/>
<area shape="rect" href="RearrangableOStream_8h.html" title=" " alt="" coords="829,102,1007,129"/>
<area shape="rect" title=" " alt="" coords="895,191,1101,218"/>
<area shape="rect" href="CombDialect_8h.html" title=" " alt="" coords="1951,273,2093,315"/>
<area shape="rect" href="CombVisitors_8h.html" title=" " alt="" coords="1324,95,1467,136"/>
<area shape="rect" title=" " alt="" coords="1395,191,1566,218"/>
<area shape="rect" href="HWVisitors_8h.html" title=" " alt="" coords="1543,102,1757,129"/>
<area shape="rect" href="SVVisitors_8h.html" title=" " alt="" coords="1782,102,1985,129"/>
<area shape="rect" href="LoweringOptions_8h.html" title=" " alt="" coords="559,102,789,129"/>
<area shape="rect" href="Path_8h.html" title=" " alt="" coords="321,281,469,307"/>
<area shape="rect" title=" " alt="" coords="2364,102,2579,129"/>
<area shape="rect" title=" " alt="" coords="2603,102,2750,129"/>
<area shape="rect" title=" " alt="" coords="2774,102,2966,129"/>
<area shape="rect" title=" " alt="" coords="2990,102,3153,129"/>
<area shape="rect" title=" " alt="" coords="3177,102,3334,129"/>
<area shape="rect" title=" " alt="" coords="3359,102,3552,129"/>
<area shape="rect" title=" " alt="" coords="3577,102,3726,129"/>
<area shape="rect" title=" " alt="" coords="3751,102,3979,129"/>
<area shape="rect" title=" " alt="" coords="4003,102,4217,129"/>
<area shape="rect" title=" " alt="" coords="57,191,184,218"/>
<area shape="rect" title=" " alt="" coords="209,191,419,218"/>
<area shape="rect" href="HWOps_8h.html" title=" " alt="" coords="1591,191,1781,218"/>
<area shape="rect" href="HWSymCache_8h.html" title=" " alt="" coords="2059,191,2294,218"/>
<area shape="rect" href="SVOps_8h.html" title=" " alt="" coords="1806,191,1985,218"/>
<area shape="rect" title=" " alt="" coords="2319,191,2493,218"/>
<area shape="rect" title=" " alt="" coords="2518,191,2585,218"/>
<area shape="rect" href="HWDialect_8h.html" title=" " alt="" coords="1495,370,1707,397"/>
<area shape="rect" title=" " alt="" coords="1447,281,1648,307"/>
<area shape="rect" title=" " alt="" coords="1673,281,1875,307"/>
<area shape="rect" title=" " alt="" coords="2038,452,2225,479"/>
<area shape="rect" title=" " alt="" coords="1608,452,1735,479"/>
<area shape="rect" title=" " alt="" coords="563,527,715,553"/>
<area shape="rect" title=" " alt="" coords="739,527,945,553"/>
<area shape="rect" title=" " alt="" coords="779,370,897,397"/>
<area shape="rect" title=" " alt="" coords="922,370,1149,397"/>
<area shape="rect" title=" " alt="" coords="2169,370,2315,397"/>
<area shape="rect" title=" " alt="" coords="2339,370,2591,397"/>
<area shape="rect" title=" " alt="" coords="777,191,819,218"/>
<area shape="rect" title=" " alt="" coords="1781,363,1927,404"/>
<area shape="rect" title=" " alt="" coords="1951,363,2093,404"/>
<area shape="rect" href="CombOps_8h.html" title=" " alt="" coords="1228,184,1371,225"/>
<area shape="rect" title=" " alt="" coords="595,191,753,218"/>
</map>
</div>
</div>
<p><a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;export-verilog&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a4ed3eb187b03ad2fabdf644296f261a9"><td class="memItemLeft" align="right" valign="top">static Attribute&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a4ed3eb187b03ad2fabdf644296f261a9">getInt32Attr</a> (MLIRContext *ctx, uint32_t value)</td></tr>
<tr class="separator:a4ed3eb187b03ad2fabdf644296f261a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46e8bd0805b8543439ac158c90f7aee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af46e8bd0805b8543439ac158c90f7aee">isDuplicatableNullaryExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:af46e8bd0805b8543439ac158c90f7aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for nullary operations that are better emitted multiple times as inline expression (when they have multiple uses) rather than having a temporary wire.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af46e8bd0805b8543439ac158c90f7aee">More...</a><br /></td></tr>
<tr class="separator:af46e8bd0805b8543439ac158c90f7aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185268e1e57f6d7131ca2464fbc4ce41"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a185268e1e57f6d7131ca2464fbc4ce41">isDuplicatableExpression</a> (Operation *op)</td></tr>
<tr class="separator:a185268e1e57f6d7131ca2464fbc4ce41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac418c307ada7b43486fcb3aeb00ec347"><td class="memItemLeft" align="right" valign="top">static StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac418c307ada7b43486fcb3aeb00ec347">getSymOpName</a> (Operation *symOp)</td></tr>
<tr class="memdesc:ac418c307ada7b43486fcb3aeb00ec347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the operations that can define a symbol.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac418c307ada7b43486fcb3aeb00ec347">More...</a><br /></td></tr>
<tr class="separator:ac418c307ada7b43486fcb3aeb00ec347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a00319cc5e867cb197b703f5b9eef43"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a3a00319cc5e867cb197b703f5b9eef43">getPortVerilogName</a> (Operation *module, ssize_t portArgNum)</td></tr>
<tr class="memdesc:a3a00319cc5e867cb197b703f5b9eef43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the port for the module.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a3a00319cc5e867cb197b703f5b9eef43">More...</a><br /></td></tr>
<tr class="separator:a3a00319cc5e867cb197b703f5b9eef43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace73eefb2157ccbc8d3b4d6155a81e5f"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ace73eefb2157ccbc8d3b4d6155a81e5f">getPortVerilogName</a> (Operation *module, PortInfo port)</td></tr>
<tr class="separator:ace73eefb2157ccbc8d3b4d6155a81e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a9cc0eabb7846239f0bff664e15ac9ff3">getBitWidthOrSentinel</a> (Type type)</td></tr>
<tr class="memdesc:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the width of the specified type in bits or -1 if it isn't supported.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a9cc0eabb7846239f0bff664e15ac9ff3">More...</a><br /></td></tr>
<tr class="separator:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8b3dcdd828a80b60b3f1f2315e21d3a8">getTypeDims</a> (SmallVectorImpl&lt; Attribute &gt; &amp;dims, Type type, Location loc)</td></tr>
<tr class="memdesc:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push this type's dimension into a vector.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8b3dcdd828a80b60b3f1f2315e21d3a8">More...</a><br /></td></tr>
<tr class="separator:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9a9317321efbae796b8fe9d1b4bfefa">haveMatchingDims</a> (Type a, Type b, Location loc)</td></tr>
<tr class="memdesc:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="mdescLeft">&#160;</td><td class="mdescRight">True iff 'a' and 'b' have the same wire dims.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9a9317321efbae796b8fe9d1b4bfefa">More...</a><br /></td></tr>
<tr class="separator:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4513cc3f0c321fecb2b8316213d39618"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a4513cc3f0c321fecb2b8316213d39618">isZeroBitType</a> (Type type)</td></tr>
<tr class="memdesc:a4513cc3f0c321fecb2b8316213d39618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a zero bit type, e.g.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a4513cc3f0c321fecb2b8316213d39618">More...</a><br /></td></tr>
<tr class="separator:a4513cc3f0c321fecb2b8316213d39618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="memItemLeft" align="right" valign="top">static Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac2fbc372d5e4a51fe5adfc0eaafceceb">stripUnpackedTypes</a> (Type type)</td></tr>
<tr class="memdesc:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a set of known nested types (those supported by this pass), strip off leading unpacked types.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac2fbc372d5e4a51fe5adfc0eaafceceb">More...</a><br /></td></tr>
<tr class="separator:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211871773b534c3026acba98f5afe887"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a211871773b534c3026acba98f5afe887">hasStructType</a> (Type type)</td></tr>
<tr class="memdesc:a211871773b534c3026acba98f5afe887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if type has a struct type as a subtype.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a211871773b534c3026acba98f5afe887">More...</a><br /></td></tr>
<tr class="separator:a211871773b534c3026acba98f5afe887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051242a22c69988239ff65a10d64ea28"><td class="memItemLeft" align="right" valign="top">static StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a051242a22c69988239ff65a10d64ea28">getVerilogDeclWord</a> (Operation *op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a051242a22c69988239ff65a10d64ea28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the word (e.g. "reg") in Verilog to declare the specified thing.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a051242a22c69988239ff65a10d64ea28">More...</a><br /></td></tr>
<tr class="separator:a051242a22c69988239ff65a10d64ea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c56f0a2b0ebd4c3a7dc6b95e4683b4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a34c56f0a2b0ebd4c3a7dc6b95e4683b4">collectFileLineColLocs</a> (Location loc, SmallPtrSet&lt; Attribute, 8 &gt; &amp;locationSet)</td></tr>
<tr class="memdesc:a34c56f0a2b0ebd4c3a7dc6b95e4683b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull any FileLineCol locs out of the specified location and add it to the specified set.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a34c56f0a2b0ebd4c3a7dc6b95e4683b4">More...</a><br /></td></tr>
<tr class="separator:a34c56f0a2b0ebd4c3a7dc6b95e4683b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541cee77e2b4ef727b3f2429139d4fe2"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a541cee77e2b4ef727b3f2429139d4fe2">getLocationInfoAsString</a> (const SmallPtrSet&lt; Operation *, 8 &gt; &amp;ops)</td></tr>
<tr class="memdesc:a541cee77e2b4ef727b3f2429139d4fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the location information as a (potentially empty) string.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a541cee77e2b4ef727b3f2429139d4fe2">More...</a><br /></td></tr>
<tr class="separator:a541cee77e2b4ef727b3f2429139d4fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">isOkToBitSelectFrom</a> (Value v)</td></tr>
<tr class="memdesc:a46b7dc1d092fd335f4246ed44c905f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most expressions are invalid to bit-select from in Verilog, but some things are ok.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">More...</a><br /></td></tr>
<tr class="separator:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e0532b8428d67e864344ca1788543a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a66e0532b8428d67e864344ca1788543a">emitDims</a> (ArrayRef&lt; Attribute &gt; dims, raw_ostream &amp;os, Location loc, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:a66e0532b8428d67e864344ca1788543a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a list of dimensions.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a66e0532b8428d67e864344ca1788543a">More...</a><br /></td></tr>
<tr class="separator:a66e0532b8428d67e864344ca1788543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170a21f94d66974e9cfb9e3568b1a9ec"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a170a21f94d66974e9cfb9e3568b1a9ec">printPackedTypeImpl</a> (Type type, raw_ostream &amp;os, Location loc, SmallVectorImpl&lt; Attribute &gt; &amp;dims, bool implicitIntType, bool singleBitDefaultType, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:a170a21f94d66974e9cfb9e3568b1a9ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output the basic type that consists of packed and primitive types.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a170a21f94d66974e9cfb9e3568b1a9ec">More...</a><br /></td></tr>
<tr class="separator:a170a21f94d66974e9cfb9e3568b1a9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859a3edbdf457da3dc404a11d6a70f18"><td class="memItemLeft" align="right" valign="top">static Value&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a859a3edbdf457da3dc404a11d6a70f18">isZeroExtension</a> (Value value)</td></tr>
<tr class="memdesc:a859a3edbdf457da3dc404a11d6a70f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified extension is a zero extended version of another value, return the shorter value, otherwise return null.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a859a3edbdf457da3dc404a11d6a70f18">More...</a><br /></td></tr>
<tr class="separator:a859a3edbdf457da3dc404a11d6a70f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#aa6d8ee2ac8c4cdf6c836b079e1b3868b">isExpressionUnableToInline</a> (Operation *op)</td></tr>
<tr class="memdesc:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we are unable to ever inline the specified operation.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#aa6d8ee2ac8c4cdf6c836b079e1b3868b">More...</a><br /></td></tr>
<tr class="separator:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9d758cd78d746aeb2ede57ae8b91f4c">isExpressionEmittedInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this expression should be emitted inline into any statement that uses it.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9d758cd78d746aeb2ede57ae8b91f4c">More...</a><br /></td></tr>
<tr class="separator:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e93a66280d7039fb4c3e419786541b3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6e93a66280d7039fb4c3e419786541b3">isExpressionEmittedInlineIntoProceduralDeclaration</a> (Operation *op, StmtEmitter &amp;stmtEmitter)</td></tr>
<tr class="memdesc:a6e93a66280d7039fb4c3e419786541b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an operation corresponding to a VerilogExpression, determine whether it is safe to emit inline into a 'localparam' or 'automatic logic' varaible initializer in a procedural region.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6e93a66280d7039fb4c3e419786541b3">More...</a><br /></td></tr>
<tr class="separator:a6e93a66280d7039fb4c3e419786541b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ede5cf18565e23a36f6b561bba6bc2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a08ede5cf18565e23a36f6b561bba6bc2">emitOperation</a> (VerilogEmitterState &amp;state, Operation *op)</td></tr>
<tr class="separator:a08ede5cf18565e23a36f6b561bba6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0200e31d7c8db741f7655f14fe12c339"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a0200e31d7c8db741f7655f14fe12c339">prepareForEmission</a> (ModuleOp module, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a0200e31d7c8db741f7655f14fe12c339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepare the given MLIR module for emission.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a0200e31d7c8db741f7655f14fe12c339">More...</a><br /></td></tr>
<tr class="separator:a0200e31d7c8db741f7655f14fe12c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aaa590631939d0bb6c446554463dbe7"><td class="memItemLeft" align="right" valign="top">static std::unique_ptr&lt; llvm::ToolOutputFile &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a3aaa590631939d0bb6c446554463dbe7">createOutputFile</a> (StringRef fileName, StringRef dirname, SharedEmitterState &amp;emitter)</td></tr>
<tr class="separator:a3aaa590631939d0bb6c446554463dbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a76023b7c0a7958fdff7aedb2ed8106"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8a76023b7c0a7958fdff7aedb2ed8106">createSplitOutputFile</a> (StringAttr fileName, FileInfo &amp;file, StringRef dirname, SharedEmitterState &amp;emitter)</td></tr>
<tr class="separator:a8a76023b7c0a7958fdff7aedb2ed8106"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af6da8c0ee2b3e772ec2bb26a358a6a4a"><td class="memItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af6da8c0ee2b3e772ec2bb26a358a6a4a">INDENT_AMOUNT</a> = 2</td></tr>
<tr class="separator:af6da8c0ee2b3e772ec2bb26a358a6a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53e586b5a3fc131b5ba4afe22da8930"><td class="memItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af53e586b5a3fc131b5ba4afe22da8930">SPACE_PER_INDENT_IN_EXPRESSION_FORMATTING</a> = 8</td></tr>
<tr class="separator:af53e586b5a3fc131b5ba4afe22da8930"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;export-verilog&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00052">52</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a34c56f0a2b0ebd4c3a7dc6b95e4683b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c56f0a2b0ebd4c3a7dc6b95e4683b4">&#9670;&nbsp;</a></span>collectFileLineColLocs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void collectFileLineColLocs </td>
          <td>(</td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallPtrSet&lt; Attribute, 8 &gt; &amp;&#160;</td>
          <td class="paramname"><em>locationSet</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull any FileLineCol locs out of the specified location and add it to the specified set. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00383">383</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00395">getLocationInfoAsString()</a>.</p>

</div>
</div>
<a id="a3aaa590631939d0bb6c446554463dbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aaa590631939d0bb6c446554463dbe7">&#9670;&nbsp;</a></span>createOutputFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::unique_ptr&lt;llvm::ToolOutputFile&gt; createOutputFile </td>
          <td>(</td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>fileName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>dirname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SharedEmitterState &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04519">4519</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Path_8cpp_source.html#l00023">circt::appendPossiblyAbsolutePath()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04545">createSplitOutputFile()</a>.</p>

</div>
</div>
<a id="a8a76023b7c0a7958fdff7aedb2ed8106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a76023b7c0a7958fdff7aedb2ed8106">&#9670;&nbsp;</a></span>createSplitOutputFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createSplitOutputFile </td>
          <td>(</td>
          <td class="paramtype">StringAttr&#160;</td>
          <td class="paramname"><em>fileName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">FileInfo &amp;&#160;</td>
          <td class="paramname"><em>file</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>dirname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SharedEmitterState &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04545">4545</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04519">createOutputFile()</a>.</p>

</div>
</div>
<a id="a66e0532b8428d67e864344ca1788543a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e0532b8428d67e864344ca1788543a">&#9670;&nbsp;</a></span>emitDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitDims </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; Attribute &gt;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a list of dimensions. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01040">1040</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l00039">circt::calyx::direction::get()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00103">getInt32Attr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01080">printPackedTypeImpl()</a>.</p>

</div>
</div>
<a id="a08ede5cf18565e23a36f6b561bba6bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ede5cf18565e23a36f6b561bba6bc2">&#9670;&nbsp;</a></span>emitOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitOperation </td>
          <td>(</td>
          <td class="paramtype">VerilogEmitterState &amp;&#160;</td>
          <td class="paramname"><em>state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04348">4348</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04372">circt::ExportVerilog::SharedEmitterState::emitOps()</a>.</p>

</div>
</div>
<a id="a9cc0eabb7846239f0bff664e15ac9ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc0eabb7846239f0bff664e15ac9ff3">&#9670;&nbsp;</a></span>getBitWidthOrSentinel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getBitWidthOrSentinel </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the width of the specified type in bits or -1 if it isn't supported. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00234">234</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HandshakeToFIRRTL_8cpp_source.html#l01903">buildInnerFIFO()</a>, <a class="el" href="FIRRTLFolds_8cpp_source.html#l01165">canonicalizeMux()</a>, and <a class="el" href="FIRRTLFolds_8cpp_source.html#l00239">canonicalizePrimOp()</a>.</p>

</div>
</div>
<a id="a4ed3eb187b03ad2fabdf644296f261a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed3eb187b03ad2fabdf644296f261a9">&#9670;&nbsp;</a></span>getInt32Attr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Attribute getInt32Attr </td>
          <td>(</td>
          <td class="paramtype">MLIRContext *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00103">103</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01040">emitDims()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00251">getTypeDims()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01080">printPackedTypeImpl()</a>.</p>

</div>
</div>
<a id="a541cee77e2b4ef727b3f2429139d4fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541cee77e2b4ef727b3f2429139d4fe2">&#9670;&nbsp;</a></span>getLocationInfoAsString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::string getLocationInfoAsString </td>
          <td>(</td>
          <td class="paramtype">const SmallPtrSet&lt; Operation *, 8 &gt; &amp;&#160;</td>
          <td class="paramname"><em>ops</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the location information as a (potentially empty) string. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00395">395</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00383">collectFileLineColLocs()</a>.</p>

</div>
</div>
<a id="ace73eefb2157ccbc8d3b4d6155a81e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace73eefb2157ccbc8d3b4d6155a81e5f">&#9670;&nbsp;</a></span>getPortVerilogName() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef getPortVerilogName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PortInfo&#160;</td>
          <td class="paramname"><em>port</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00210">210</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWOps_8h_source.html#l00126">circt::hw::getModuleNumInputs()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00178">getPortVerilogName()</a>.</p>

</div>
</div>
<a id="a3a00319cc5e867cb197b703f5b9eef43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a00319cc5e867cb197b703f5b9eef43">&#9670;&nbsp;</a></span>getPortVerilogName() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef getPortVerilogName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ssize_t&#160;</td>
          <td class="paramname"><em>portArgNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the verilog name of the port for the module. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00178">178</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWOps_8h_source.html#l00126">circt::hw::getModuleNumInputs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00210">getPortVerilogName()</a>.</p>

</div>
</div>
<a id="ac418c307ada7b43486fcb3aeb00ec347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac418c307ada7b43486fcb3aeb00ec347">&#9670;&nbsp;</a></span>getSymOpName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static StringRef getSymOpName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>symOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the verilog name of the operations that can define a symbol. </p>
<p>Except for &lt;WireOp, RegOp, LocalParamOp, InstanceOp&gt;, check global state <code>getDeclarationVerilogName</code> for them. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00150">150</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWOps_8h_source.html#l00142">circt::hw::getVerilogModuleName()</a>, and <a class="el" href="HWOps_8cpp_source.html#l00321">circt::hw::getVerilogModuleNameAttr()</a>.</p>

</div>
</div>
<a id="a8b3dcdd828a80b60b3f1f2315e21d3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3dcdd828a80b60b3f1f2315e21d3a8">&#9670;&nbsp;</a></span>getTypeDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getTypeDims </td>
          <td>(</td>
          <td class="paramtype">SmallVectorImpl&lt; Attribute &gt; &amp;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push this type's dimension into a vector. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00251">251</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00103">getInt32Attr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00280">haveMatchingDims()</a>.</p>

</div>
</div>
<a id="a051242a22c69988239ff65a10d64ea28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051242a22c69988239ff65a10d64ea28">&#9670;&nbsp;</a></span>getVerilogDeclWord()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static StringRef getVerilogDeclWord </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the word (e.g. "reg") in Verilog to declare the specified thing. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00334">334</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="LoweringOptions_8h_source.html#l00076">circt::LoweringOptions::disallowLocalVariables</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00324">hasStructType()</a>.</p>

</div>
</div>
<a id="a211871773b534c3026acba98f5afe887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211871773b534c3026acba98f5afe887">&#9670;&nbsp;</a></span>hasStructType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasStructType </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if type has a struct type as a subtype. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00324">324</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00334">getVerilogDeclWord()</a>.</p>

</div>
</div>
<a id="ab9a9317321efbae796b8fe9d1b4bfefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a9317321efbae796b8fe9d1b4bfefa">&#9670;&nbsp;</a></span>haveMatchingDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool haveMatchingDims </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True iff 'a' and 'b' have the same wire dims. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00280">280</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00251">getTypeDims()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02213">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a185268e1e57f6d7131ca2464fbc4ce41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185268e1e57f6d7131ca2464fbc4ce41">&#9670;&nbsp;</a></span>isDuplicatableExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDuplicatableExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">132</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00113">isDuplicatableNullaryExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02273">isExpressionEmittedInline()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02213">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="af46e8bd0805b8543439ac158c90f7aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46e8bd0805b8543439ac158c90f7aee">&#9670;&nbsp;</a></span>isDuplicatableNullaryExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDuplicatableNullaryExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for nullary operations that are better emitted multiple times as inline expression (when they have multiple uses) rather than having a temporary wire. </p>
<p>This can only handle nullary expressions, because we don't want to replicate subtrees arbitrarily. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00113">113</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00273">circt::ExportVerilog::isConstantExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">isDuplicatableExpression()</a>.</p>

</div>
</div>
<a id="ab9d758cd78d746aeb2ede57ae8b91f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d758cd78d746aeb2ede57ae8b91f4c">&#9670;&nbsp;</a></span>isExpressionEmittedInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionEmittedInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this expression should be emitted inline into any statement that uses it. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02273">2273</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">isDuplicatableExpression()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02213">isExpressionUnableToInline()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l03587">isExpressionEmittedInlineIntoProceduralDeclaration()</a>.</p>

</div>
</div>
<a id="a6e93a66280d7039fb4c3e419786541b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e93a66280d7039fb4c3e419786541b3">&#9670;&nbsp;</a></span>isExpressionEmittedInlineIntoProceduralDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionEmittedInlineIntoProceduralDeclaration </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StmtEmitter &amp;&#160;</td>
          <td class="paramname"><em>stmtEmitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an operation corresponding to a VerilogExpression, determine whether it is safe to emit inline into a 'localparam' or 'automatic logic' varaible initializer in a procedural region. </p>
<p>We can't emit exprs inline when they refer to something else that can't be emitted inline, when they're in a general #ifdef region, </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l03587">3587</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02273">isExpressionEmittedInline()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00220">circt::ExportVerilog::isVerilogExpression()</a>.</p>

</div>
</div>
<a id="aa6d8ee2ac8c4cdf6c836b079e1b3868b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d8ee2ac8c4cdf6c836b079e1b3868b">&#9670;&nbsp;</a></span>isExpressionUnableToInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionUnableToInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we are unable to ever inline the specified operation. </p>
<p>This happens because not all Verilog expressions are composable, notably you can only use bit selects like x[4:6] on simple expressions, you cannot use expressions in the sensitivity list of always blocks, etc. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02213">2213</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00280">haveMatchingDims()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">isDuplicatableExpression()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00489">isOkToBitSelectFrom()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02273">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a46b7dc1d092fd335f4246ed44c905f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b7dc1d092fd335f4246ed44c905f7e">&#9670;&nbsp;</a></span>isOkToBitSelectFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOkToBitSelectFrom </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most expressions are invalid to bit-select from in Verilog, but some things are ok. </p>
<p>Return true if it is ok to inline bitselect from the result of this expression. It is conservatively correct to return false. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00489">489</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02213">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a4513cc3f0c321fecb2b8316213d39618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4513cc3f0c321fecb2b8316213d39618">&#9670;&nbsp;</a></span>isZeroBitType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZeroBitType </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a zero bit type, e.g. </p>
<p>a zero bit integer or array thereof. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00292">292</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a859a3edbdf457da3dc404a11d6a70f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859a3edbdf457da3dc404a11d6a70f18">&#9670;&nbsp;</a></span>isZeroExtension()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Value isZeroExtension </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified extension is a zero extended version of another value, return the shorter value, otherwise return null. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01743">1743</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l00603">concat()</a>.</p>

</div>
</div>
<a id="a0200e31d7c8db741f7655f14fe12c339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0200e31d7c8db741f7655f14fe12c339">&#9670;&nbsp;</a></span>prepareForEmission()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void prepareForEmission </td>
          <td>(</td>
          <td class="paramtype">ModuleOp&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prepare the given MLIR module for emission. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l04436">4436</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a170a21f94d66974e9cfb9e3568b1a9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170a21f94d66974e9cfb9e3568b1a9ec">&#9670;&nbsp;</a></span>printPackedTypeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool printPackedTypeImpl </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallVectorImpl&lt; Attribute &gt; &amp;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>implicitIntType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>singleBitDefaultType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output the basic type that consists of packed and primitive types. </p>
<p>This is those to the left of the name in verilog. implicitIntType controls whether to print a base type for (logic) for inteters or whether the caller will have handled this (with logic, wire, reg, etc).</p>
<p>Returns true when anything was printed out. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01080">1080</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01040">emitDims()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00103">getInt32Attr()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00312">stripUnpackedTypes()</a>.</p>

</div>
</div>
<a id="ac2fbc372d5e4a51fe5adfc0eaafceceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fbc372d5e4a51fe5adfc0eaafceceb">&#9670;&nbsp;</a></span>stripUnpackedTypes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Type stripUnpackedTypes </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a set of known nested types (those supported by this pass), strip off leading unpacked types. </p>
<p>This strips off portions of the type that are printed to the right of the name in verilog. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00312">312</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01080">printPackedTypeImpl()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af6da8c0ee2b3e772ec2bb26a358a6a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6da8c0ee2b3e772ec2bb26a358a6a4a">&#9670;&nbsp;</a></span>INDENT_AMOUNT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int INDENT_AMOUNT = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00054">54</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="af53e586b5a3fc131b5ba4afe22da8930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53e586b5a3fc131b5ba4afe22da8930">&#9670;&nbsp;</a></span>SPACE_PER_INDENT_IN_EXPRESSION_FORMATTING</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int SPACE_PER_INDENT_IN_EXPRESSION_FORMATTING = 8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00055">55</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 26 2022 00:21:49 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
