/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [12:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  reg [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[67] & in_data[28]);
  assign celloutsig_1_0z = ~(in_data[120] & in_data[157]);
  assign celloutsig_1_19z = ~(celloutsig_1_2z & celloutsig_1_12z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z[2] & celloutsig_0_5z[2]);
  assign celloutsig_0_9z = ~(in_data[81] | celloutsig_0_3z);
  assign celloutsig_1_12z = ~(celloutsig_1_6z[4] | celloutsig_1_4z[0]);
  assign celloutsig_0_77z = celloutsig_0_55z | ~(celloutsig_0_40z);
  assign celloutsig_1_11z = celloutsig_1_8z[2] | ~(celloutsig_1_10z[2]);
  assign celloutsig_0_35z = celloutsig_0_31z[8] | ~(celloutsig_0_2z);
  assign celloutsig_0_55z = ! { celloutsig_0_12z[2:1], celloutsig_0_9z, celloutsig_0_24z };
  assign celloutsig_0_23z = ! { celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[69:68], celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z[6:1], in_data[0] };
  assign celloutsig_1_8z = in_data[186:184] % { 1'h1, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_11z } % { 1'h1, in_data[134:129], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_10z = { in_data[28:26], celloutsig_0_7z } % { 1'h1, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[40:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[32:27] };
  assign celloutsig_0_12z = celloutsig_0_1z[3:1] * { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_8z[5:0], celloutsig_0_0z } * celloutsig_0_11z[7:1];
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_4z } * celloutsig_0_1z[6:3];
  assign celloutsig_0_40z = | { celloutsig_0_37z, celloutsig_0_12z[1:0], celloutsig_0_1z, in_data[49:43], in_data[35:4] };
  assign celloutsig_0_4z = | in_data[35:4];
  assign celloutsig_0_7z = | { celloutsig_0_6z[12:11], celloutsig_0_5z, celloutsig_0_2z, in_data[35:4], celloutsig_0_0z };
  assign celloutsig_1_2z = | { celloutsig_1_0z, in_data[119:117] };
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[115:112] };
  assign celloutsig_0_62z = ~^ { celloutsig_0_39z[1:0], celloutsig_0_30z, celloutsig_0_21z };
  assign celloutsig_1_1z = ~^ { in_data[155:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { in_data[183:182], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_9z[6:5], celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_14z[3:2], celloutsig_0_12z };
  assign celloutsig_0_76z = ^ { celloutsig_0_62z, celloutsig_0_37z, celloutsig_0_2z };
  assign celloutsig_0_15z = ^ celloutsig_0_5z;
  assign celloutsig_0_19z = ^ { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_2z = ^ in_data[7:4];
  assign celloutsig_0_30z = ^ { celloutsig_0_20z[2], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_3z = ^ { in_data[92:90], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_37z = ^ { celloutsig_0_13z[6:5], celloutsig_0_19z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z } <<< { celloutsig_1_4z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } <<< celloutsig_1_4z;
  assign celloutsig_0_39z = { celloutsig_0_13z[3:1], celloutsig_0_35z } >>> celloutsig_0_31z[12:9];
  assign celloutsig_1_4z = { in_data[154], celloutsig_1_0z, celloutsig_1_3z } >>> { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_13z[13:11] >>> celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_9z[10:8] >>> { celloutsig_1_14z[1:0], celloutsig_1_17z };
  assign celloutsig_0_11z = in_data[83:71] >>> in_data[53:41];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_9z = { in_data[168:160], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_20z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_20z = celloutsig_0_6z[10:8];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_31z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_31z = { celloutsig_0_11z[9:5], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
