- status: 0 - openlane design prep
  runtime_s: 2.29
  runtime_ts: 0h0m2s287ms
- status: 1 - synthesis - yosys
  runtime_s: 1.08
  runtime_ts: 0h0m1s78ms
- status: 2 - sta - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s553ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s876ms
- status: 4 - ioplace - openroad
  runtime_s: 0.22
  runtime_ts: 0h0m0s220ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.25
  runtime_ts: 0h0m0s246ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s522ms
- status: 7 - global placement - openroad
  runtime_s: 0.66
  runtime_ts: 0h0m0s655ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s623ms
- status: 9 - write verilog - openroad
  runtime_s: 0.22
  runtime_ts: 0h0m0s217ms
- status: 10 - remove buffers from nets - openlane
  runtime_s: 0.32
  runtime_ts: 0h0m0s315ms
- status: 11 - detailed placement - openroad
  runtime_s: 0.28
  runtime_ts: 0h0m0s278ms
- status: 12 - cts
  runtime_s: 40.04
  runtime_ts: 0h0m40s37ms
- status: 13 - write verilog - openroad
  runtime_s: 0.21
  runtime_ts: 0h0m0s214ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s620ms
- status: 15 - write verilog - openroad
  runtime_s: 0.22
  runtime_ts: 0h0m0s218ms
- status: 16 - remove buffers from nets - openlane
  runtime_s: 0.3
  runtime_ts: 0h0m0s304ms
- status: 17 - detailed placement - openroad
  runtime_s: 0.27
  runtime_ts: 0h0m0s265ms
- status: 18 - global routing - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s689ms
- status: 19 - fill insertion - openroad
  runtime_s: 0.29
  runtime_ts: 0h0m0s290ms
- status: 20 - write verilog - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s243ms
- status: 21 - detailed_routing - openroad
  runtime_s: 1.35
  runtime_ts: 0h0m1s354ms
- status: 22 - write verilog - openroad
  runtime_s: 0.24
  runtime_ts: 0h0m0s243ms
