<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cortex-m-0.7.7/src/peripheral/cbp.rs`."><title>cbp.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cortex_m" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cortex_m/peripheral/</div>cbp.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Cache and branch predictor maintenance operations
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! *NOTE* Not available on Armv6-M.
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">use </span>volatile_register::WO;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use </span><span class="kw">crate</span>::peripheral::CBP;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="doccomment">/// Register block
<a href=#10 id=10 data-nosnippet>10</a></span><span class="attr">#[repr(C)]
<a href=#11 id=11 data-nosnippet>11</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#12 id=12 data-nosnippet>12</a>    <span class="doccomment">/// I-cache invalidate all to PoU
<a href=#13 id=13 data-nosnippet>13</a>    </span><span class="kw">pub </span>iciallu: WO&lt;u32&gt;,
<a href=#14 id=14 data-nosnippet>14</a>    reserved0: u32,
<a href=#15 id=15 data-nosnippet>15</a>    <span class="doccomment">/// I-cache invalidate by MVA to PoU
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub </span>icimvau: WO&lt;u32&gt;,
<a href=#17 id=17 data-nosnippet>17</a>    <span class="doccomment">/// D-cache invalidate by MVA to PoC
<a href=#18 id=18 data-nosnippet>18</a>    </span><span class="kw">pub </span>dcimvac: WO&lt;u32&gt;,
<a href=#19 id=19 data-nosnippet>19</a>    <span class="doccomment">/// D-cache invalidate by set-way
<a href=#20 id=20 data-nosnippet>20</a>    </span><span class="kw">pub </span>dcisw: WO&lt;u32&gt;,
<a href=#21 id=21 data-nosnippet>21</a>    <span class="doccomment">/// D-cache clean by MVA to PoU
<a href=#22 id=22 data-nosnippet>22</a>    </span><span class="kw">pub </span>dccmvau: WO&lt;u32&gt;,
<a href=#23 id=23 data-nosnippet>23</a>    <span class="doccomment">/// D-cache clean by MVA to PoC
<a href=#24 id=24 data-nosnippet>24</a>    </span><span class="kw">pub </span>dccmvac: WO&lt;u32&gt;,
<a href=#25 id=25 data-nosnippet>25</a>    <span class="doccomment">/// D-cache clean by set-way
<a href=#26 id=26 data-nosnippet>26</a>    </span><span class="kw">pub </span>dccsw: WO&lt;u32&gt;,
<a href=#27 id=27 data-nosnippet>27</a>    <span class="doccomment">/// D-cache clean and invalidate by MVA to PoC
<a href=#28 id=28 data-nosnippet>28</a>    </span><span class="kw">pub </span>dccimvac: WO&lt;u32&gt;,
<a href=#29 id=29 data-nosnippet>29</a>    <span class="doccomment">/// D-cache clean and invalidate by set-way
<a href=#30 id=30 data-nosnippet>30</a>    </span><span class="kw">pub </span>dccisw: WO&lt;u32&gt;,
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// Branch predictor invalidate all
<a href=#32 id=32 data-nosnippet>32</a>    </span><span class="kw">pub </span>bpiall: WO&lt;u32&gt;,
<a href=#33 id=33 data-nosnippet>33</a>}
<a href=#34 id=34 data-nosnippet>34</a>
<a href=#35 id=35 data-nosnippet>35</a><span class="kw">const </span>CBP_SW_WAY_POS: u32 = <span class="number">30</span>;
<a href=#36 id=36 data-nosnippet>36</a><span class="kw">const </span>CBP_SW_WAY_MASK: u32 = <span class="number">0x3 </span>&lt;&lt; CBP_SW_WAY_POS;
<a href=#37 id=37 data-nosnippet>37</a><span class="kw">const </span>CBP_SW_SET_POS: u32 = <span class="number">5</span>;
<a href=#38 id=38 data-nosnippet>38</a><span class="kw">const </span>CBP_SW_SET_MASK: u32 = <span class="number">0x1FF </span>&lt;&lt; CBP_SW_SET_POS;
<a href=#39 id=39 data-nosnippet>39</a>
<a href=#40 id=40 data-nosnippet>40</a><span class="kw">impl </span>CBP {
<a href=#41 id=41 data-nosnippet>41</a>    <span class="doccomment">/// I-cache invalidate all to PoU
<a href=#42 id=42 data-nosnippet>42</a>    </span><span class="attr">#[inline(always)]
<a href=#43 id=43 data-nosnippet>43</a>    </span><span class="kw">pub fn </span>iciallu(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#44 id=44 data-nosnippet>44</a>        <span class="kw">unsafe </span>{ <span class="self">self</span>.iciallu.write(<span class="number">0</span>) };
<a href=#45 id=45 data-nosnippet>45</a>    }
<a href=#46 id=46 data-nosnippet>46</a>
<a href=#47 id=47 data-nosnippet>47</a>    <span class="doccomment">/// I-cache invalidate by MVA to PoU
<a href=#48 id=48 data-nosnippet>48</a>    </span><span class="attr">#[inline(always)]
<a href=#49 id=49 data-nosnippet>49</a>    </span><span class="kw">pub fn </span>icimvau(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
<a href=#50 id=50 data-nosnippet>50</a>        <span class="kw">unsafe </span>{ <span class="self">self</span>.icimvau.write(mva) };
<a href=#51 id=51 data-nosnippet>51</a>    }
<a href=#52 id=52 data-nosnippet>52</a>
<a href=#53 id=53 data-nosnippet>53</a>    <span class="doccomment">/// D-cache invalidate by MVA to PoC
<a href=#54 id=54 data-nosnippet>54</a>    </span><span class="attr">#[inline(always)]
<a href=#55 id=55 data-nosnippet>55</a>    </span><span class="kw">pub unsafe fn </span>dcimvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
<a href=#56 id=56 data-nosnippet>56</a>        <span class="self">self</span>.dcimvac.write(mva);
<a href=#57 id=57 data-nosnippet>57</a>    }
<a href=#58 id=58 data-nosnippet>58</a>
<a href=#59 id=59 data-nosnippet>59</a>    <span class="doccomment">/// D-cache invalidate by set-way
<a href=#60 id=60 data-nosnippet>60</a>    ///
<a href=#61 id=61 data-nosnippet>61</a>    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
<a href=#62 id=62 data-nosnippet>62</a>    </span><span class="attr">#[inline(always)]
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">pub unsafe fn </span>dcisw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
<a href=#64 id=64 data-nosnippet>64</a>        <span class="comment">// The ARMv7-M Architecture Reference Manual, as of Revision E.b, says these set/way
<a href=#65 id=65 data-nosnippet>65</a>        // operations have a register data format which depends on the implementation's
<a href=#66 id=66 data-nosnippet>66</a>        // associativity and number of sets. Specifically the 'way' and 'set' fields have
<a href=#67 id=67 data-nosnippet>67</a>        // offsets 32-log2(ASSOCIATIVITY) and log2(LINELEN) respectively.
<a href=#68 id=68 data-nosnippet>68</a>        //
<a href=#69 id=69 data-nosnippet>69</a>        // However, in Cortex-M7 devices, these offsets are fixed at 30 and 5, as per the Cortex-M7
<a href=#70 id=70 data-nosnippet>70</a>        // Generic User Guide section 4.8.3. Since no other ARMv7-M implementations except the
<a href=#71 id=71 data-nosnippet>71</a>        // Cortex-M7 have a DCACHE or ICACHE at all, it seems safe to do the same thing as the
<a href=#72 id=72 data-nosnippet>72</a>        // CMSIS-Core implementation and use fixed values.
<a href=#73 id=73 data-nosnippet>73</a>        </span><span class="self">self</span>.dcisw.write(
<a href=#74 id=74 data-nosnippet>74</a>            ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
<a href=#75 id=75 data-nosnippet>75</a>                | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
<a href=#76 id=76 data-nosnippet>76</a>        );
<a href=#77 id=77 data-nosnippet>77</a>    }
<a href=#78 id=78 data-nosnippet>78</a>
<a href=#79 id=79 data-nosnippet>79</a>    <span class="doccomment">/// D-cache clean by MVA to PoU
<a href=#80 id=80 data-nosnippet>80</a>    </span><span class="attr">#[inline(always)]
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">pub fn </span>dccmvau(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
<a href=#82 id=82 data-nosnippet>82</a>        <span class="kw">unsafe </span>{
<a href=#83 id=83 data-nosnippet>83</a>            <span class="self">self</span>.dccmvau.write(mva);
<a href=#84 id=84 data-nosnippet>84</a>        }
<a href=#85 id=85 data-nosnippet>85</a>    }
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a>    <span class="doccomment">/// D-cache clean by MVA to PoC
<a href=#88 id=88 data-nosnippet>88</a>    </span><span class="attr">#[inline(always)]
<a href=#89 id=89 data-nosnippet>89</a>    </span><span class="kw">pub fn </span>dccmvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
<a href=#90 id=90 data-nosnippet>90</a>        <span class="kw">unsafe </span>{
<a href=#91 id=91 data-nosnippet>91</a>            <span class="self">self</span>.dccmvac.write(mva);
<a href=#92 id=92 data-nosnippet>92</a>        }
<a href=#93 id=93 data-nosnippet>93</a>    }
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a>    <span class="doccomment">/// D-cache clean by set-way
<a href=#96 id=96 data-nosnippet>96</a>    ///
<a href=#97 id=97 data-nosnippet>97</a>    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
<a href=#98 id=98 data-nosnippet>98</a>    </span><span class="attr">#[inline(always)]
<a href=#99 id=99 data-nosnippet>99</a>    </span><span class="kw">pub fn </span>dccsw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
<a href=#100 id=100 data-nosnippet>100</a>        <span class="comment">// See comment for dcisw() about the format here
<a href=#101 id=101 data-nosnippet>101</a>        </span><span class="kw">unsafe </span>{
<a href=#102 id=102 data-nosnippet>102</a>            <span class="self">self</span>.dccsw.write(
<a href=#103 id=103 data-nosnippet>103</a>                ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
<a href=#104 id=104 data-nosnippet>104</a>                    | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
<a href=#105 id=105 data-nosnippet>105</a>            );
<a href=#106 id=106 data-nosnippet>106</a>        }
<a href=#107 id=107 data-nosnippet>107</a>    }
<a href=#108 id=108 data-nosnippet>108</a>
<a href=#109 id=109 data-nosnippet>109</a>    <span class="doccomment">/// D-cache clean and invalidate by MVA to PoC
<a href=#110 id=110 data-nosnippet>110</a>    </span><span class="attr">#[inline(always)]
<a href=#111 id=111 data-nosnippet>111</a>    </span><span class="kw">pub fn </span>dccimvac(<span class="kw-2">&amp;mut </span><span class="self">self</span>, mva: u32) {
<a href=#112 id=112 data-nosnippet>112</a>        <span class="kw">unsafe </span>{
<a href=#113 id=113 data-nosnippet>113</a>            <span class="self">self</span>.dccimvac.write(mva);
<a href=#114 id=114 data-nosnippet>114</a>        }
<a href=#115 id=115 data-nosnippet>115</a>    }
<a href=#116 id=116 data-nosnippet>116</a>
<a href=#117 id=117 data-nosnippet>117</a>    <span class="doccomment">/// D-cache clean and invalidate by set-way
<a href=#118 id=118 data-nosnippet>118</a>    ///
<a href=#119 id=119 data-nosnippet>119</a>    /// `set` is masked to be between 0 and 3, and `way` between 0 and 511.
<a href=#120 id=120 data-nosnippet>120</a>    </span><span class="attr">#[inline(always)]
<a href=#121 id=121 data-nosnippet>121</a>    </span><span class="kw">pub fn </span>dccisw(<span class="kw-2">&amp;mut </span><span class="self">self</span>, set: u16, way: u16) {
<a href=#122 id=122 data-nosnippet>122</a>        <span class="comment">// See comment for dcisw() about the format here
<a href=#123 id=123 data-nosnippet>123</a>        </span><span class="kw">unsafe </span>{
<a href=#124 id=124 data-nosnippet>124</a>            <span class="self">self</span>.dccisw.write(
<a href=#125 id=125 data-nosnippet>125</a>                ((u32::from(way) &amp; (CBP_SW_WAY_MASK &gt;&gt; CBP_SW_WAY_POS)) &lt;&lt; CBP_SW_WAY_POS)
<a href=#126 id=126 data-nosnippet>126</a>                    | ((u32::from(set) &amp; (CBP_SW_SET_MASK &gt;&gt; CBP_SW_SET_POS)) &lt;&lt; CBP_SW_SET_POS),
<a href=#127 id=127 data-nosnippet>127</a>            );
<a href=#128 id=128 data-nosnippet>128</a>        }
<a href=#129 id=129 data-nosnippet>129</a>    }
<a href=#130 id=130 data-nosnippet>130</a>
<a href=#131 id=131 data-nosnippet>131</a>    <span class="doccomment">/// Branch predictor invalidate all
<a href=#132 id=132 data-nosnippet>132</a>    </span><span class="attr">#[inline(always)]
<a href=#133 id=133 data-nosnippet>133</a>    </span><span class="kw">pub fn </span>bpiall(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#134 id=134 data-nosnippet>134</a>        <span class="kw">unsafe </span>{
<a href=#135 id=135 data-nosnippet>135</a>            <span class="self">self</span>.bpiall.write(<span class="number">0</span>);
<a href=#136 id=136 data-nosnippet>136</a>        }
<a href=#137 id=137 data-nosnippet>137</a>    }
<a href=#138 id=138 data-nosnippet>138</a>}</code></pre></div></section></main></body></html>