$date
	Tue Sep 27 11:59:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0904 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0904 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
0!
#36
1!
1"
#48
0!
#60
1!
#72
0!
0"
#84
1!
#96
0!
#108
1!
1"
#120
0!
#132
1!
#144
0!
0"
#156
1!
#168
0!
#180
1!
1"
#192
0!
#204
1!
#216
0!
0"
#228
1!
#240
0!
#252
1!
1"
#264
0!
#276
1!
#288
0!
0"
#300
1!
#312
0!
#324
1!
1"
#336
0!
#348
1!
#360
0!
0"
#372
1!
#384
0!
#396
1!
1"
#408
0!
#420
1!
#432
0!
0"
#444
1!
#456
0!
#468
1!
1"
#480
0!
#492
1!
#504
0!
0"
#516
1!
#528
0!
#540
1!
1"
#552
0!
#564
1!
#576
0!
0"
#588
1!
#600
0!
#612
1!
1"
#624
0!
#636
1!
#648
0!
0"
#660
1!
#672
0!
#684
1!
1"
#696
0!
#708
1!
#720
0!
0"
