{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581797541644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581797541653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 14:12:21 2020 " "Processing started: Sat Feb 15 14:12:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581797541653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797541653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797541653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581797542322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581797542323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/reg_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_9_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file bit_9_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_9 " "Found entity 1: bit_9" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560032 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560032 ""} { "Info" "ISGN_ENTITY_NAME" "3 ripple_adder " "Found entity 3: ripple_adder" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Synchronizers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1581797560050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581797560056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 bit_9_adder.sv(54) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(54): created implicit net for \"c1\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 bit_9_adder.sv(55) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(55): created implicit net for \"c2\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 bit_9_adder.sv(56) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(56): created implicit net for \"c3\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 bit_9_adder.sv(57) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(57): created implicit net for \"c4\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c5 bit_9_adder.sv(58) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(58): created implicit net for \"c5\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c6 bit_9_adder.sv(59) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(59): created implicit net for \"c6\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c7 bit_9_adder.sv(60) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(60): created implicit net for \"c7\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c8 bit_9_adder.sv(61) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(61): created implicit net for \"c8\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CO bit_9_adder.sv(62) " "Verilog HDL Implicit Net warning at bit_9_adder.sv(62): created implicit net for \"CO\"" {  } { { "bit_9_adder.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/bit_9_adder.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_s Processor.sv(25) " "Verilog HDL Implicit Net warning at Processor.sv(25): created implicit net for \"reset_s\"" {  } { { "Processor.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Processor.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581797560057 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b0 Control.sv(71) " "Verilog HDL error at Control.sv(71): object \"b0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Control.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Control.sv" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1581797560058 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "b0 Control.sv(79) " "Verilog HDL error at Control.sv(79): object \"b0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Control.sv" "" { Text "C:/Users/megge/Documents/GitHub/Multiplier/Control.sv" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1581797560058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/megge/Documents/GitHub/Multiplier/output_files/Multiplier.map.smsg " "Generated suppressed messages file C:/Users/megge/Documents/GitHub/Multiplier/output_files/Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581797560189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 15 14:12:40 2020 " "Processing ended: Sat Feb 15 14:12:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581797560189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581797560189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581797560189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560189 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581797560931 ""}
