{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":150
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"8"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE145_16clES2_EUlvE148_20.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":10
      , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20"
      , "children":
      [
        {
          "type":"bb"
          , "id":11
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"459"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":185
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"459"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":185
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"459"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"459"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":186
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"459"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":188
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"800"
                  , "Latency":"116"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":177
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"21"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"916"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"916"
              , "II":"458"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 458. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE167_16clES2_EUlvE176_20.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":22
      , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21"
      , "children":
      [
        {
          "type":"bb"
          , "id":23
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"54"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":224
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"47"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"327"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"327"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":26
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
              , "Loops To":"26"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":252
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"325"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":242
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"29"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"598"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"598"
              , "II":"3"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"3"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":256
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"272"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":253
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"45"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"306"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"306"
              , "II":"4"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 4. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":38
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":274
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"24"
                  , "Latency":"116"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":275
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"140"
                  , "Latency":"116"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"256"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"256"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
              , "Loops To":"32"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":48
      , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21"
      , "children":
      [
        {
          "type":"bb"
          , "id":49
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"60"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":54
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":311
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"53"
                  , "Latency":"100"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":312
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"153"
                  , "Latency":"100"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"253"
                  , "Latency":"256"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"510"
                  , "Latency":"100"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"610"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"610"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":58
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"256"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////opt/intel/oneapi/compiler/2021.1-beta09/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joao/TCC/oil_gas_fpga/apps/CMP/FPGA_SYCL/src/main.cpp"
                    , "line":303
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"62"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"267"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"267"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE292_17clES2_EUlvE298_21.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":9
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":7
    }
    , {
      "from":3
      , "to":7
    }
    , {
      "from":6
      , "to":8
    }
    , {
      "from":8
      , "to":5
    }
    , {
      "from":7
      , "to":6
    }
    , {
      "from":6
      , "to":9
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":11
      , "to":20
    }
    , {
      "from":19
      , "to":21
    }
    , {
      "from":14
      , "to":21
    }
    , {
      "from":15
      , "to":21
    }
    , {
      "from":16
      , "to":21
    }
    , {
      "from":17
      , "to":21
    }
    , {
      "from":18
      , "to":21
    }
    , {
      "from":21
      , "to":13
    }
    , {
      "from":20
      , "to":14
    }
    , {
      "from":20
      , "to":15
    }
    , {
      "from":20
      , "to":16
    }
    , {
      "from":20
      , "to":17
    }
    , {
      "from":20
      , "to":18
    }
    , {
      "from":14
      , "to":19
    }
    , {
      "from":15
      , "to":19
    }
    , {
      "from":16
      , "to":19
    }
    , {
      "from":17
      , "to":19
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":9
      , "to":14
    }
    , {
      "from":9
      , "to":17
    }
    , {
      "from":9
      , "to":16
    }
    , {
      "from":19
      , "to":9
    }
    , {
      "from":9
      , "to":15
    }
    , {
      "from":9
      , "to":18
    }
    , {
      "from":47
      , "to":40
    }
    , {
      "from":23
      , "to":40
    }
    , {
      "from":34
      , "to":41
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":26
      , "to":26
    }
    , {
      "from":41
      , "to":26
    }
    , {
      "from":29
      , "to":27
    }
    , {
      "from":29
      , "to":42
    }
    , {
      "from":25
      , "to":42
    }
    , {
      "from":35
      , "to":43
    }
    , {
      "from":36
      , "to":43
    }
    , {
      "from":45
      , "to":29
    }
    , {
      "from":45
      , "to":44
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":37
      , "to":45
    }
    , {
      "from":32
      , "to":46
    }
    , {
      "from":38
      , "to":47
    }
    , {
      "from":39
      , "to":47
    }
    , {
      "from":32
      , "to":32
    }
    , {
      "from":27
      , "to":32
    }
    , {
      "from":47
      , "to":33
    }
    , {
      "from":40
      , "to":34
    }
    , {
      "from":42
      , "to":35
    }
    , {
      "from":35
      , "to":36
    }
    , {
      "from":44
      , "to":37
    }
    , {
      "from":46
      , "to":38
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":9
      , "to":37
    }
    , {
      "from":9
      , "to":34
    }
    , {
      "from":9
      , "to":36
    }
    , {
      "from":9
      , "to":35
    }
    , {
      "from":39
      , "to":9
    }
    , {
      "from":38
      , "to":9
    }
    , {
      "from":60
      , "to":50
    }
    , {
      "from":49
      , "to":50
    }
    , {
      "from":62
      , "to":59
    }
    , {
      "from":54
      , "to":60
    }
    , {
      "from":55
      , "to":60
    }
    , {
      "from":56
      , "to":60
    }
    , {
      "from":57
      , "to":60
    }
    , {
      "from":62
      , "to":61
    }
    , {
      "from":50
      , "to":61
    }
    , {
      "from":58
      , "to":62
    }
    , {
      "from":60
      , "to":53
    }
    , {
      "from":59
      , "to":54
    }
    , {
      "from":54
      , "to":55
    }
    , {
      "from":55
      , "to":56
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":61
      , "to":58
    }
    , {
      "from":55
      , "to":9
    }
    , {
      "from":9
      , "to":56
    }
    , {
      "from":54
      , "to":9
    }
    , {
      "from":57
      , "to":9
    }
    , {
      "from":9
      , "to":58
    }
  ]
}
