
---------- Begin Simulation Statistics ----------
final_tick                                51295265500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78926                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717216                       # Number of bytes of host memory used
host_op_rate                                   131033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1267.01                       # Real time elapsed on the host
host_tick_rate                               40485417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051295                       # Number of seconds simulated
sim_ticks                                 51295265500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33486832                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73564558                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.025905                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.025905                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47852529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29624638                       # number of floating regfile writes
system.cpu.idleCycles                          193605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                69532                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5835727                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.900754                       # Inst execution rate
system.cpu.iew.exec_refs                     55160817                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16929400                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18548413                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38408866                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                260                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2343                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17717620                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196954115                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38231417                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            180904                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194999381                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  55286                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3412034                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 338287                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3442917                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            505                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17961                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          51571                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257559343                       # num instructions consuming a value
system.cpu.iew.wb_count                     191342779                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570732                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146997245                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.865111                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194725086                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321727164                       # number of integer regfile reads
system.cpu.int_regfile_writes               144667804                       # number of integer regfile writes
system.cpu.ipc                               0.974749                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.974749                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4239848      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111559912     57.16%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6328235      3.24%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100616      0.05%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449924      0.74%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3162      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863394      1.47%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8034      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869695      1.47%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2796      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781090      2.45%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386457      1.22%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              18      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347070      1.71%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26580749     13.62%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10712864      5.49%     90.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11696503      5.99%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6249575      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195180288                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39478486                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            77048591                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37127862                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50189082                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3744677                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019186                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  591381     15.79%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    133      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     64      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    25      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   33      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                4      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 415490     11.10%     26.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                822049     21.95%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1671751     44.64%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           243725      6.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155206631                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419476037                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154214917                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         177700092                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196897617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195180288                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               56498                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30934582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22451                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          51109                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7771981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102396927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.906115                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.153482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43918538     42.89%     42.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9681262      9.45%     52.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13134628     12.83%     65.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11337792     11.07%     76.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10167052      9.93%     86.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6174454      6.03%     92.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3763373      3.68%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2662946      2.60%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1556882      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102396927                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.902518                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1884344                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1527313                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38408866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17717620                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70590535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102590532                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766897                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853651                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1253                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6425316                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4634114                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             58940                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3435024                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3432403                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.923698                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  599851                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          584119                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             574356                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9763                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1303                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25440067                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58308                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     98961744                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.677612                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.571139                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49744793     50.27%     50.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19704205     19.91%     70.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8552101      8.64%     78.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3168950      3.20%     82.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3146390      3.18%     85.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1824590      1.84%     87.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1181330      1.19%     88.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2207372      2.23%     90.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9432013      9.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     98961744                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9432013                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42661854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42661854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44034151                       # number of overall hits
system.cpu.dcache.overall_hits::total        44034151                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       517103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         517103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       674211                       # number of overall misses
system.cpu.dcache.overall_misses::total        674211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33755247451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33755247451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33755247451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33755247451                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43178957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43178957                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44708362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44708362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011976                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011976                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65277.609008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65277.609008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50066.295939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50066.295939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       431130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6572                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.601035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172424                       # number of writebacks
system.cpu.dcache.writebacks::total            172424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       150596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       150596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       150596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       150596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24191627451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24191627451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28455448951                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28455448951                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66005.908348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66005.908348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67206.377245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67206.377245                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34306413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34306413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       349260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        349260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21456761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21456761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34655673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34655673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61434.922407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61434.922407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12061293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12061293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60708.965441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60708.965441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12298486451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12298486451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73273.752560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73273.752560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12130334451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12130334451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72276.217734                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72276.217734                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1372297                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1372297                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       157108                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       157108                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1529405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1529405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.102725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.102725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56897                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4263821500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4263821500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037202                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037202                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74939.302599                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74939.302599                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.678870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44457556                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.000569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.678870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89840127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89840127                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7890927                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68336346                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11133047                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14698320                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 338287                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3094976                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1664                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              199790439                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7848                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38196171                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16929490                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5646                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        189586                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13039522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119022431                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6425316                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4606610                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89008877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  679800                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1089                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7484                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12738532                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28936                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102396927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.061304                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.217342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67521269     65.94%     65.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1954227      1.91%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3576115      3.49%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2660858      2.60%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2006892      1.96%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2089712      2.04%     77.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1395739      1.36%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2405275      2.35%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18786840     18.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102396927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062631                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.160170                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12733371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12733371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12733371                       # number of overall hits
system.cpu.icache.overall_hits::total        12733371                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5160                       # number of overall misses
system.cpu.icache.overall_misses::total          5160                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    302186500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302186500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    302186500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302186500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12738531                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12738531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12738531                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12738531                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58563.275194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58563.275194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58563.275194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58563.275194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          913                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.052632                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3421                       # number of writebacks
system.cpu.icache.writebacks::total              3421                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1226                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1226                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1226                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1226                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3934                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231379500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231379500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231379500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58815.327911                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58815.327911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58815.327911                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58815.327911                       # average overall mshr miss latency
system.cpu.icache.replacements                   3421                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12733371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12733371                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5160                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    302186500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302186500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12738531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12738531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58563.275194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58563.275194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1226                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1226                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231379500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231379500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58815.327911                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58815.327911                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.542926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12737305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3237.749110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.542926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25480996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25480996                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12739745                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1482                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1995501                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7667918                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3842                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 505                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9194415                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                14762                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5752                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51295265500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 338287                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12567389                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25397540                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2904                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20915586                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43175221                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197758100                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11431                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21706578                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1534836                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16812148                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           250615394                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   481610458                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                326825007                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48601440                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25499405                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      67                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  65907843                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277355038                       # The number of ROB reads
system.cpu.rob.writes                       386355028                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38552                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39531                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 979                       # number of overall hits
system.l2.overall_hits::.cpu.data               38552                       # number of overall hits
system.l2.overall_hits::total                   39531                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384852                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387805                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2953                       # number of overall misses
system.l2.overall_misses::.cpu.data            384852                       # number of overall misses
system.l2.overall_misses::total                387805                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    214936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27392495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27607432000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    214936500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27392495500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27607432000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427336                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427336                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.751017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908947                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907494                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.751017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908947                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907494                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72785.811040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71176.700394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71188.953211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72785.811040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71176.700394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71188.953211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184771250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23458082750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23642854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184771250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23458082750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23642854000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.751017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.751017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907494                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62570.690823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60953.516547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60965.830765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62570.690823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60953.516547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60965.830765                       # average overall mshr miss latency
system.l2.replacements                         380308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3417                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3417                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11838055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11838055000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71459.085367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71459.085367                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10144076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10144076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61233.574990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61233.574990                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    214936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    214936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.751017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72785.811040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72785.811040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184771250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184771250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.751017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62570.690823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62570.690823                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15554440500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15554440500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70963.276153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70963.276153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13314006250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13314006250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60741.850677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60741.850677                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.314586                       # Cycle average of tags in use
system.l2.tags.total_refs                      853602                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.846478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.919031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8036.549078                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992348                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7217612                       # Number of tag accesses
system.l2.tags.data_accesses                  7217612                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003928540500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155997                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387804                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387804                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.010578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.539011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.801510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9890     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           18      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           13      0.13%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.696051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6588     66.37%     66.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      0.90%     67.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2982     30.04%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              220      2.22%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.39%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9926                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24819456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    483.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51295176500                       # Total gap between requests
system.mem_ctrls.avgGap                      92664.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24629888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3684394.615327607840                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 480159089.926145315170                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206771519.683429658413                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2953                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384851                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87316250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10757896250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1235320620250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29568.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27953.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7452689.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24630464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24819456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2953                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384851                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3684395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    480170319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        483854714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3684395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3684395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206808950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206808950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206808950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3684395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    480170319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       690663664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387795                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165725                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3574056250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10845212500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9216.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27966.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326601                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139084                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.312437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   252.622616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.221078                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22755     25.91%     25.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17280     19.67%     45.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9171     10.44%     56.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8891     10.12%     66.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5318      6.05%     72.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3578      4.07%     76.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4786      5.45%     81.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3774      4.30%     86.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12276     13.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24818880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              483.843485                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.771520                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311182620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165386100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390900560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429820020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4048633680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19058839770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3647832960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29052595710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.379673                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9243289000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1712620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40339356500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315959280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167924955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377955740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435264480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4048633680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18944274900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3744308640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29034321675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.023421                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9490499000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1712620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40092146500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222142                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213337                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165662                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222142                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35427776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35427776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35427776                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387805                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387805    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387805                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357479250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484755000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259504                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3421                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465020                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11287                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269700                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280987                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       470592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38132928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38603520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380310                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001569                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039576                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806380     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1267      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807647                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51295265500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602670500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5905491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635105998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
