<stg><name>relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config5></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer5_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer3_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %store_ln0 = store i10 0, i10 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:0 %i1_load = load i10 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:1 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split_ifconv:2 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:3 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
ReLUPackLoop.split_ifconv:4 %layer3_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %layer3_out

]]></Node>
<StgValue><ssdm name="layer3_out_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="20" op_0_bw="40">
<![CDATA[
ReLUPackLoop.split_ifconv:5 %trunc_ln44 = trunc i40 %layer3_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="20" op_0_bw="20" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:6 %trunc_ln44_1 = partselect i20 @_ssdm_op_PartSelect.i20.i40.i32.i32, i40 %layer3_out_read, i32 20, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:7 %icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:9 %trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %layer3_out_read, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:10 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="40">
<![CDATA[
ReLUPackLoop.split_ifconv:11 %trunc_ln52 = trunc i40 %layer3_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:12 %icmp_ln52 = icmp_ne  i4 %trunc_ln52, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:13 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 10

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:14 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:15 %or_ln52 = or i1 %tmp_91, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:16 %and_ln52 = and i1 %or_ln52, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:17 %zext_ln52 = zext i1 %and_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:18 %add_ln52 = add i6 %trunc_ln4, i6 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:19 %tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %layer3_out_read, i32 11, i32 19

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:20 %icmp_ln52_1 = icmp_eq  i9 %tmp_6, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:21 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:22 %not_tmp_4 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:23 %and_ln52_1 = or i1 %tmp_92, i1 %not_tmp_4

]]></Node>
<StgValue><ssdm name="and_ln52_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:24 %empty = and i1 %icmp_ln52_1, i1 %and_ln52_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:25 %or_ln52_1 = or i1 %empty, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:26 %xor_ln52 = xor i1 %empty, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:27 %or_ln52_2 = or i1 %tmp, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="or_ln52_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:28 %select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:29 %select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:30 %select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:31 %out_data = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReLUPackLoop.split_ifconv:32 %icmp_ln51_1 = icmp_sgt  i20 %trunc_ln44_1, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:33 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 39

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:34 %trunc_ln52_1 = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %layer3_out_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:35 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 24

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:36 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32.i32, i40 %layer3_out_read, i32 20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReLUPackLoop.split_ifconv:37 %icmp_ln52_2 = icmp_ne  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:38 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 30

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:39 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer3_out_read, i32 25

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:40 %or_ln52_3 = or i1 %tmp_96, i1 %icmp_ln52_2

]]></Node>
<StgValue><ssdm name="or_ln52_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:41 %and_ln52_2 = and i1 %or_ln52_3, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln52_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:42 %zext_ln52_1 = zext i1 %and_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:43 %add_ln52_1 = add i6 %trunc_ln52_1, i6 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:44 %tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i40.i32.i32, i40 %layer3_out_read, i32 31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReLUPackLoop.split_ifconv:45 %icmp_ln52_3 = icmp_eq  i9 %tmp_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
ReLUPackLoop.split_ifconv:46 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:47 %not_tmp_10 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:48 %and_ln52_3 = or i1 %tmp_97, i1 %not_tmp_10

]]></Node>
<StgValue><ssdm name="and_ln52_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:49 %empty_57 = and i1 %icmp_ln52_3, i1 %and_ln52_3

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:50 %or_ln52_4 = or i1 %empty_57, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="or_ln52_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:51 %xor_ln52_1 = xor i1 %empty_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReLUPackLoop.split_ifconv:52 %or_ln52_5 = or i1 %tmp_93, i1 %xor_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln52_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:53 %select_ln52_3 = select i1 %tmp_93, i6 0, i6 %add_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:54 %select_ln52_4 = select i1 %or_ln52_4, i6 %select_ln52_3, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:55 %select_ln52_5 = select i1 %or_ln52_5, i6 %select_ln52_4, i6 %add_ln52_1

]]></Node>
<StgValue><ssdm name="select_ln52_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:56 %out_data_1 = select i1 %icmp_ln51_1, i6 %select_ln52_5, i6 0

]]></Node>
<StgValue><ssdm name="out_data_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
ReLUPackLoop.split_ifconv:57 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %out_data_1, i6 %out_data

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12">
<![CDATA[
ReLUPackLoop.split_ifconv:58 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %layer5_out, i12 %tmp_14

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReLUPackLoop.split_ifconv:59 %i = add i10 %i1_load, i10 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
ReLUPackLoop.split_ifconv:60 %icmp_ln41 = icmp_eq  i10 %i1_load, i10 899

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:61 %store_ln41 = store i10 %i, i10 %i1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop.split_ifconv:62 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.end15:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
