<stg><name>encryfinal_Pipeline_VITIS_LOOP_86_1</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln86 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i5:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i5:1 %icmp_ln86 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i5:2 %add_ln86 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i5:3 %br_ln86 = br i1 %icmp_ln86, void %for.inc.i5.split, void %for.inc.i11.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i5.split:0 %zext_ln86 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i5.split:4 %transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="transformedSignal_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i5.split:5 %transformedSignal_load = load i4 %transformedSignal_addr

]]></Node>
<StgValue><ssdm name="transformedSignal_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i5.split:6 %chaoticSequence_addr = getelementptr i64 %chaoticSequence, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="chaoticSequence_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i5.split:7 %chaoticSequence_load = load i4 %chaoticSequence_addr

]]></Node>
<StgValue><ssdm name="chaoticSequence_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i5.split:11 %store_ln86 = store i5 %add_ln86, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i5.split:5 %transformedSignal_load = load i4 %transformedSignal_addr

]]></Node>
<StgValue><ssdm name="transformedSignal_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i5.split:7 %chaoticSequence_load = load i4 %chaoticSequence_addr

]]></Node>
<StgValue><ssdm name="chaoticSequence_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="30" st_id="5" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="31" st_id="6" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="32" st_id="7" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="33" st_id="8" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="34" st_id="9" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i5.split:8 %mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc.i11.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i5.split:1 %specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln86"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i5.split:2 %speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln86"/></StgValue>
</operation>

<operation id="37" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i5.split:3 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="38" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i5.split:9 %multipliedSignal_addr = getelementptr i64 %multipliedSignal, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="multipliedSignal_addr"/></StgValue>
</operation>

<operation id="39" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.i5.split:10 %store_ln87 = store i64 %mul_i, i4 %multipliedSignal_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="40" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i5.split:12 %br_ln86 = br void %for.inc.i5

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="transformedSignal" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="transformedSignal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="multipliedSignal" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="multipliedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="chaoticSequence" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="chaoticSequence"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln86" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="i" to="store_ln86" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="i" to="i_1" fromId="13" toId="16">
</dataflow>
<dataflow id="76" from="i_1" to="icmp_ln86" fromId="16" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln86" fromId="77" toId="17">
</dataflow>
<dataflow id="79" from="i_1" to="add_ln86" fromId="16" toId="18">
</dataflow>
<dataflow id="81" from="StgValue_80" to="add_ln86" fromId="80" toId="18">
</dataflow>
<dataflow id="82" from="icmp_ln86" to="br_ln86" fromId="17" toId="19">
</dataflow>
<dataflow id="83" from="i_1" to="zext_ln86" fromId="16" toId="20">
</dataflow>
<dataflow id="84" from="transformedSignal" to="transformedSignal_addr" fromId="67" toId="21">
</dataflow>
<dataflow id="86" from="StgValue_85" to="transformedSignal_addr" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="zext_ln86" to="transformedSignal_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="88" from="transformedSignal_addr" to="transformedSignal_load" fromId="21" toId="22">
</dataflow>
<dataflow id="89" from="chaoticSequence" to="chaoticSequence_addr" fromId="69" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_85" to="chaoticSequence_addr" fromId="85" toId="23">
</dataflow>
<dataflow id="91" from="zext_ln86" to="chaoticSequence_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="92" from="chaoticSequence_addr" to="chaoticSequence_load" fromId="23" toId="24">
</dataflow>
<dataflow id="93" from="add_ln86" to="store_ln86" fromId="18" toId="25">
</dataflow>
<dataflow id="94" from="i" to="store_ln86" fromId="13" toId="25">
</dataflow>
<dataflow id="95" from="transformedSignal_addr" to="transformedSignal_load" fromId="21" toId="26">
</dataflow>
<dataflow id="96" from="chaoticSequence_addr" to="chaoticSequence_load" fromId="23" toId="27">
</dataflow>
<dataflow id="97" from="transformedSignal_load" to="mul_i" fromId="26" toId="28">
</dataflow>
<dataflow id="98" from="chaoticSequence_load" to="mul_i" fromId="27" toId="28">
</dataflow>
<dataflow id="99" from="transformedSignal_load" to="mul_i" fromId="26" toId="29">
</dataflow>
<dataflow id="100" from="chaoticSequence_load" to="mul_i" fromId="27" toId="29">
</dataflow>
<dataflow id="101" from="transformedSignal_load" to="mul_i" fromId="26" toId="30">
</dataflow>
<dataflow id="102" from="chaoticSequence_load" to="mul_i" fromId="27" toId="30">
</dataflow>
<dataflow id="103" from="transformedSignal_load" to="mul_i" fromId="26" toId="31">
</dataflow>
<dataflow id="104" from="chaoticSequence_load" to="mul_i" fromId="27" toId="31">
</dataflow>
<dataflow id="105" from="transformedSignal_load" to="mul_i" fromId="26" toId="32">
</dataflow>
<dataflow id="106" from="chaoticSequence_load" to="mul_i" fromId="27" toId="32">
</dataflow>
<dataflow id="107" from="transformedSignal_load" to="mul_i" fromId="26" toId="33">
</dataflow>
<dataflow id="108" from="chaoticSequence_load" to="mul_i" fromId="27" toId="33">
</dataflow>
<dataflow id="109" from="transformedSignal_load" to="mul_i" fromId="26" toId="34">
</dataflow>
<dataflow id="110" from="chaoticSequence_load" to="mul_i" fromId="27" toId="34">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln86" fromId="111" toId="35">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specpipeline_ln86" fromId="113" toId="35">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specpipeline_ln86" fromId="115" toId="35">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specpipeline_ln86" fromId="115" toId="35">
</dataflow>
<dataflow id="118" from="StgValue_115" to="specpipeline_ln86" fromId="115" toId="35">
</dataflow>
<dataflow id="120" from="empty_0" to="specpipeline_ln86" fromId="119" toId="35">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln86" fromId="121" toId="36">
</dataflow>
<dataflow id="124" from="StgValue_123" to="speclooptripcount_ln86" fromId="123" toId="36">
</dataflow>
<dataflow id="125" from="StgValue_123" to="speclooptripcount_ln86" fromId="123" toId="36">
</dataflow>
<dataflow id="126" from="StgValue_123" to="speclooptripcount_ln86" fromId="123" toId="36">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln86" fromId="127" toId="37">
</dataflow>
<dataflow id="130" from="empty_3" to="specloopname_ln86" fromId="129" toId="37">
</dataflow>
<dataflow id="131" from="multipliedSignal" to="multipliedSignal_addr" fromId="68" toId="38">
</dataflow>
<dataflow id="132" from="StgValue_85" to="multipliedSignal_addr" fromId="85" toId="38">
</dataflow>
<dataflow id="133" from="zext_ln86" to="multipliedSignal_addr" fromId="20" toId="38">
</dataflow>
<dataflow id="134" from="mul_i" to="store_ln87" fromId="34" toId="39">
</dataflow>
<dataflow id="135" from="multipliedSignal_addr" to="store_ln87" fromId="38" toId="39">
</dataflow>
<dataflow id="136" from="icmp_ln86" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="137" from="icmp_ln86" to="StgValue_10" fromId="17" toId="10">
</dataflow>
</dataflows>


</stg>
