{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488907584084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488907584092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 07 17:26:23 2017 " "Processing started: Tue Mar 07 17:26:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488907584092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907584092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907584092 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1488907584703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597687 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907597687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4-Structural " "Found design unit 1: Adder4-Structural" {  } { { "Adder4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/Adder4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/Adder4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907597691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxComp-BehavEquations " "Found design unit 1: MuxComp-BehavEquations" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597695 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxComp " "Found entity 1: MuxComp" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907597695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cenasdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cenasdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CenasDemo " "Found entity 1: CenasDemo" {  } { { "CenasDemo.bdf" "" { Schematic "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/CenasDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488907597698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907597698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CenasDemo " "Elaborating entity \"CenasDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488907597740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder4:inst " "Elaborating entity \"Adder4\" for hierarchy \"Adder4:inst\"" {  } { { "CenasDemo.bdf" "inst" { Schematic "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/CenasDemo.bdf" { { 112 440 592 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488907597749 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout Adder4.vhd(9) " "VHDL Signal Declaration warning at Adder4.vhd(9): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Adder4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/Adder4.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488907597750 "|CenasDemo|Adder4:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryOut Adder4.vhd(13) " "Verilog HDL or VHDL warning at Adder4.vhd(13): object \"carryOut\" assigned a value but never read" {  } { { "Adder4.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/Adder4.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488907597750 "|CenasDemo|Adder4:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FullAdder Adder4:inst\|FullAdder:bit0 A:behavioral " "Elaborating entity \"FullAdder\" using architecture \"A:behavioral\" for hierarchy \"Adder4:inst\|FullAdder:bit0\"" {  } { { "Adder4.vhd" "bit0" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/Adder4.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488907597751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxComp MuxComp:inst1 " "Elaborating entity \"MuxComp\" for hierarchy \"MuxComp:inst1\"" {  } { { "CenasDemo.bdf" "inst1" { Schematic "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/CenasDemo.bdf" { { 224 72 256 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488907597754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input0 MuxComp.vhd(20) " "VHDL Process Statement warning at MuxComp.vhd(20): signal \"input0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1488907597755 "|CenasDemo|MuxComp:inst1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MuxComp:inst1\|output\[3\] MuxComp:inst1\|output\[3\]~_emulated MuxComp:inst1\|output\[3\]~1 " "Register \"MuxComp:inst1\|output\[3\]\" is converted into an equivalent circuit using register \"MuxComp:inst1\|output\[3\]~_emulated\" and latch \"MuxComp:inst1\|output\[3\]~1\"" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1488907598335 "|CenasDemo|MuxComp:inst1|output[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MuxComp:inst1\|output\[2\] MuxComp:inst1\|output\[2\]~_emulated MuxComp:inst1\|output\[2\]~5 " "Register \"MuxComp:inst1\|output\[2\]\" is converted into an equivalent circuit using register \"MuxComp:inst1\|output\[2\]~_emulated\" and latch \"MuxComp:inst1\|output\[2\]~5\"" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1488907598335 "|CenasDemo|MuxComp:inst1|output[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MuxComp:inst1\|output\[1\] MuxComp:inst1\|output\[1\]~_emulated MuxComp:inst1\|output\[1\]~9 " "Register \"MuxComp:inst1\|output\[1\]\" is converted into an equivalent circuit using register \"MuxComp:inst1\|output\[1\]~_emulated\" and latch \"MuxComp:inst1\|output\[1\]~9\"" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1488907598335 "|CenasDemo|MuxComp:inst1|output[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MuxComp:inst1\|output\[0\] MuxComp:inst1\|output\[0\]~_emulated MuxComp:inst1\|output\[0\]~13 " "Register \"MuxComp:inst1\|output\[0\]\" is converted into an equivalent circuit using register \"MuxComp:inst1\|output\[0\]~_emulated\" and latch \"MuxComp:inst1\|output\[0\]~13\"" {  } { { "MuxComp.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/MuxComp.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1488907598335 "|CenasDemo|MuxComp:inst1|output[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1488907598335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CenasDemo.bdf" "" { Schematic "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/AULA 3/parte1/CenasDemo.bdf" { { 136 640 818 152 "LEDR\[3..0\]" "" } { 184 648 824 200 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488907598343 "|CenasDemo|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488907598343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488907598455 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488907599024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488907599024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488907599069 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488907599069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488907599069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488907599069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488907599084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 07 17:26:39 2017 " "Processing ended: Tue Mar 07 17:26:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488907599084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488907599084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488907599084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488907599084 ""}
