source: |-
  (progn 
    (defun foo (x y) 
      (progn
        (print_string "foo")
        (print_string x)
        (print_string y)))

    (foo "xarg" "yarg"))

input: |-
  foo

output: |
  source LoC: 8 code instr: 90
  ============================================================
  fooxargyarg
  instructions_n: 222 ticks: 675

code: |-
  50000040
  00000000
  00000003
  00000066
  0000006f
  0000006f
  00000004
  00000078
  00000061
  00000072
  00000067
  00000004
  00000079
  00000061
  00000072
  00000067
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  00000000
  50000090
  00000002
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  68000057
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  50000048
  00800002
  88000000
  88000000
  88000000
  00800002
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  68000071
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  50000062
  00800002
  88000000
  88000000
  88000000
  00800001
  70000000
  08400001
  00600001
  70000000
  00000000
  70000000
  00800000
  01800001
  30800801
  6800008b
  00800002
  01800000
  10800801
  10800001
  08400001
  00600001
  80000001
  00800000
  10800001
  08800000
  5000007c
  00800002
  88000000
  88000000
  88000000
  90000000
  00000000
  00000006
  70000000
  0000000b
  70000000
  58000041
  88000000
  88000000
  98000000

disasm: |-
  0 - 50000040 - JMP mem[0x40] - Skip static memory
  1 - 00000000
  2 - 00000003
  3 - 00000066
  4 - 0000006f
  5 - 0000006f
  6 - 00000004
  7 - 00000078
  8 - 00000061
  9 - 00000072
  a - 00000067
  b - 00000004
  c - 00000079
  d - 00000061
  e - 00000072
  f - 00000067
  10 - 00000000
  11 - 00000000
  12 - 00000000
  13 - 00000000
  14 - 00000000
  15 - 00000000
  16 - 00000000
  17 - 00000000
  18 - 00000000
  19 - 00000000
  1a - 00000000
  1b - 00000000
  1c - 00000000
  1d - 00000000
  1e - 00000000
  1f - 00000000
  20 - 00000000
  21 - 00000000
  22 - 00000000
  23 - 00000000
  24 - 00000000
  25 - 00000000
  26 - 00000000
  27 - 00000000
  28 - 00000000
  29 - 00000000
  2a - 00000000
  2b - 00000000
  2c - 00000000
  2d - 00000000
  2e - 00000000
  2f - 00000000
  30 - 00000000
  31 - 00000000
  32 - 00000000
  33 - 00000000
  34 - 00000000
  35 - 00000000
  36 - 00000000
  37 - 00000000
  38 - 00000000
  39 - 00000000
  3a - 00000000
  3b - 00000000
  3c - 00000000
  3d - 00000000
  3e - 00000000
  3f - 00000000
  40 - 50000090 - JMP mem[0x90]
  41 - 00000002 - LD r0, 0x2
  42 - 70000000 - PUSH r0 - Push var #str_p
  43 - 08400001 - ST r0, mem[0x1]
  44 - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  45 - 70000000 - PUSH r0 - Push var #str_size
  46 - 00000000 - LD r0, 0x0
  47 - 70000000 - PUSH r0 - Push var #i
  48 - 00800000 - LD r0, mem[SP + 0x0]
  49 - 01800001 - LD r1, mem[SP + 0x1]
  4a - 30800801 - EQ r0, r0, r1
  4b - 68000057 - JNZ r0, mem[0x57]
  4c - 00800002 - LD r0, mem[SP + 0x2]
  4d - 01800000 - LD r1, mem[SP + 0x0]
  4e - 10800801 - ADD r0, r0, r1
  4f - 10800001 - ADD r0, r0, 0x1
  50 - 08400001 - ST r0, mem[0x1]
  51 - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  52 - 80000001 - OUT r0, port[0x1]
  53 - 00800000 - LD r0, mem[SP + 0x0]
  54 - 10800001 - ADD r0, r0, 0x1
  55 - 08800000 - ST r0, mem[SP + 0x0]
  56 - 50000048 - JMP mem[0x48] - Jump to read str loop start
  57 - 00800002 - LD r0, mem[SP + 0x2]
  58 - 88000000 - POP - Pop #i used to print string
  59 - 88000000 - POP - Pop #str_size used to print string
  5a - 88000000 - POP - Pop #str_p used to print string
  5b - 00800002 - LD r0, mem[SP + 0x2]
  5c - 70000000 - PUSH r0 - Push var #str_p
  5d - 08400001 - ST r0, mem[0x1]
  5e - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  5f - 70000000 - PUSH r0 - Push var #str_size
  60 - 00000000 - LD r0, 0x0
  61 - 70000000 - PUSH r0 - Push var #i
  62 - 00800000 - LD r0, mem[SP + 0x0]
  63 - 01800001 - LD r1, mem[SP + 0x1]
  64 - 30800801 - EQ r0, r0, r1
  65 - 68000071 - JNZ r0, mem[0x71]
  66 - 00800002 - LD r0, mem[SP + 0x2]
  67 - 01800000 - LD r1, mem[SP + 0x0]
  68 - 10800801 - ADD r0, r0, r1
  69 - 10800001 - ADD r0, r0, 0x1
  6a - 08400001 - ST r0, mem[0x1]
  6b - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  6c - 80000001 - OUT r0, port[0x1]
  6d - 00800000 - LD r0, mem[SP + 0x0]
  6e - 10800001 - ADD r0, r0, 0x1
  6f - 08800000 - ST r0, mem[SP + 0x0]
  70 - 50000062 - JMP mem[0x62] - Jump to read str loop start
  71 - 00800002 - LD r0, mem[SP + 0x2]
  72 - 88000000 - POP - Pop #i used to print string
  73 - 88000000 - POP - Pop #str_size used to print string
  74 - 88000000 - POP - Pop #str_p used to print string
  75 - 00800001 - LD r0, mem[SP + 0x1]
  76 - 70000000 - PUSH r0 - Push var #str_p
  77 - 08400001 - ST r0, mem[0x1]
  78 - 00600001 - LD r0, mem[mem[0x1]] - Load string size inside print_str
  79 - 70000000 - PUSH r0 - Push var #str_size
  7a - 00000000 - LD r0, 0x0
  7b - 70000000 - PUSH r0 - Push var #i
  7c - 00800000 - LD r0, mem[SP + 0x0]
  7d - 01800001 - LD r1, mem[SP + 0x1]
  7e - 30800801 - EQ r0, r0, r1
  7f - 6800008b - JNZ r0, mem[0x8b]
  80 - 00800002 - LD r0, mem[SP + 0x2]
  81 - 01800000 - LD r1, mem[SP + 0x0]
  82 - 10800801 - ADD r0, r0, r1
  83 - 10800001 - ADD r0, r0, 0x1
  84 - 08400001 - ST r0, mem[0x1]
  85 - 00600001 - LD r0, mem[mem[0x1]] - Load char inside print_str
  86 - 80000001 - OUT r0, port[0x1]
  87 - 00800000 - LD r0, mem[SP + 0x0]
  88 - 10800001 - ADD r0, r0, 0x1
  89 - 08800000 - ST r0, mem[SP + 0x0]
  8a - 5000007c - JMP mem[0x7c] - Jump to read str loop start
  8b - 00800002 - LD r0, mem[SP + 0x2]
  8c - 88000000 - POP - Pop #i used to print string
  8d - 88000000 - POP - Pop #str_size used to print string
  8e - 88000000 - POP - Pop #str_p used to print string
  8f - 90000000 - RET
  90 - 00000000 - LD r0, 0x0 - Load 0 so that defun expression returns 0
  91 - 00000006 - LD r0, 0x6
  92 - 70000000 - PUSH r0 - Push arg
  93 - 0000000b - LD r0, 0xb
  94 - 70000000 - PUSH r0 - Push arg
  95 - 58000041 - CALL mem[0x41]
  96 - 88000000 - POP - Pop arg 0
  97 - 88000000 - POP - Pop arg 1
  98 - 98000000 - HLT

log: |
  DEBUG   machine:simulation    TICK: 0, IP: 0, DR: 0, Z: 1, INSTR: None, SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 1, IP: 1, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 2, IP: 64, DR: 64, Z: 1, INSTR: JMP args[ADDRESS=64], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 3, IP: 65, DR: 144, Z: 1, INSTR: JMP args[ADDRESS=144], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 4, IP: 144, DR: 144, Z: 1, INSTR: JMP args[ADDRESS=144], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 5, IP: 145, DR: 0, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 6, IP: 145, DR: 0, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 7, IP: 146, DR: 6, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=6], SP: 2048, Stack: [], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 8, IP: 146, DR: 6, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=6], SP: 2048, Stack: [], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 9, IP: 147, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2048, Stack: [], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 10, IP: 147, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [0], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 11, IP: 147, DR: 6, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 12, IP: 148, DR: 11, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=11], SP: 2047, Stack: [6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 13, IP: 148, DR: 11, Z: 1, INSTR: LD args[REGISTER=0, IMMEDIATE=11], SP: 2047, Stack: [6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 14, IP: 149, DR: 11, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2047, Stack: [6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 15, IP: 149, DR: 11, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [0, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 16, IP: 149, DR: 11, Z: 1, INSTR: PUSH args[ADDRESS=0], SP: 2046, Stack: [11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 17, IP: 150, DR: 65, Z: 1, INSTR: CALL args[ADDRESS=65], SP: 2046, Stack: [11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 18, IP: 150, DR: 65, Z: 0, INSTR: CALL args[ADDRESS=65], SP: 2045, Stack: [0, 11, 6], REGS: [150, 0]
  DEBUG   machine:simulation    TICK: 19, IP: 65, DR: 65, Z: 0, INSTR: CALL args[ADDRESS=65], SP: 2045, Stack: [150, 11, 6], REGS: [150, 0]
  DEBUG   machine:simulation    TICK: 20, IP: 66, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2045, Stack: [150, 11, 6], REGS: [150, 0]
  DEBUG   machine:simulation    TICK: 21, IP: 66, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=2], SP: 2045, Stack: [150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 22, IP: 67, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 23, IP: 67, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [0, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 24, IP: 67, DR: 2, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 25, IP: 68, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 26, IP: 68, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 27, IP: 69, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 28, IP: 69, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 29, IP: 69, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 30, IP: 69, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 31, IP: 70, DR: 3, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 32, IP: 70, DR: 3, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [0, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 33, IP: 70, DR: 3, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 34, IP: 71, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 35, IP: 71, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 36, IP: 72, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 37, IP: 72, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 38, IP: 72, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 39, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 40, IP: 73, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 41, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 42, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 43, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 44, IP: 74, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 45, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 46, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 47, IP: 75, DR: 3, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 48, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 49, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 50, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 51, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 52, IP: 77, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 53, IP: 77, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 54, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 55, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 56, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 57, IP: 78, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 58, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 59, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 60, IP: 79, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 61, IP: 79, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 62, IP: 79, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 63, IP: 80, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 64, IP: 80, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [2, 0]
  DEBUG   machine:simulation    TICK: 65, IP: 80, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 66, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 67, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 68, IP: 82, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 69, IP: 82, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 70, IP: 82, DR: 102, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [3, 0]
  DEBUG   machine:simulation    TICK: 71, IP: 82, DR: 102, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 72, IP: 83, DR: 102, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 73, IP: 83, DR: 102, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 74, IP: 84, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 75, IP: 84, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 76, IP: 84, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [102, 0]
  DEBUG   machine:simulation    TICK: 77, IP: 84, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 78, IP: 85, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 79, IP: 85, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 80, IP: 85, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 81, IP: 86, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 82, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 83, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 84, IP: 87, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 85, IP: 72, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 86, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 87, IP: 73, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 88, IP: 73, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 89, IP: 73, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 90, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 91, IP: 74, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 92, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 93, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 94, IP: 75, DR: 3, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 95, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 96, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 97, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 98, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 99, IP: 77, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 100, IP: 77, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 101, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 102, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 103, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 104, IP: 78, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 105, IP: 78, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 106, IP: 78, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 107, IP: 79, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 108, IP: 79, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 109, IP: 79, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [3, 1]
  DEBUG   machine:simulation    TICK: 110, IP: 80, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [3, 1]
  DEBUG   machine:simulation    TICK: 111, IP: 80, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [3, 1]
  DEBUG   machine:simulation    TICK: 112, IP: 80, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 113, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 114, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 115, IP: 82, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 116, IP: 82, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 117, IP: 82, DR: 111, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [4, 1]
  DEBUG   machine:simulation    TICK: 118, IP: 82, DR: 111, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 119, IP: 83, DR: 111, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 120, IP: 83, DR: 111, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 121, IP: 84, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 122, IP: 84, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 123, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [111, 1]
  DEBUG   machine:simulation    TICK: 124, IP: 84, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 125, IP: 85, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 126, IP: 85, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 127, IP: 85, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 128, IP: 86, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 129, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 130, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 131, IP: 87, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 132, IP: 72, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 133, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 134, IP: 73, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 135, IP: 73, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 136, IP: 73, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 137, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 138, IP: 74, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 139, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 140, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 141, IP: 75, DR: 3, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 142, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 143, IP: 75, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 144, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 145, IP: 76, DR: 87, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 146, IP: 77, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 147, IP: 77, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 148, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 149, IP: 77, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 150, IP: 78, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 151, IP: 78, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 152, IP: 78, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 153, IP: 78, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 154, IP: 79, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 155, IP: 79, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 156, IP: 79, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [4, 2]
  DEBUG   machine:simulation    TICK: 157, IP: 80, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [4, 2]
  DEBUG   machine:simulation    TICK: 158, IP: 80, DR: 5, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [4, 2]
  DEBUG   machine:simulation    TICK: 159, IP: 80, DR: 5, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 160, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 161, IP: 81, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 162, IP: 82, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 163, IP: 82, DR: 5, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 164, IP: 82, DR: 111, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [5, 2]
  DEBUG   machine:simulation    TICK: 165, IP: 82, DR: 111, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 166, IP: 83, DR: 111, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 167, IP: 83, DR: 111, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 168, IP: 84, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 169, IP: 84, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 170, IP: 84, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [111, 2]
  DEBUG   machine:simulation    TICK: 171, IP: 84, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 172, IP: 85, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 173, IP: 85, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 174, IP: 85, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 175, IP: 86, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 176, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 177, IP: 86, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 178, IP: 87, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 179, IP: 72, DR: 72, Z: 0, INSTR: JMP args[ADDRESS=72], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 180, IP: 73, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 181, IP: 73, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 182, IP: 73, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 183, IP: 73, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 184, IP: 74, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 185, IP: 74, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 186, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 187, IP: 74, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 188, IP: 75, DR: 3, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 189, IP: 75, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 190, IP: 75, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 191, IP: 76, DR: 87, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 192, IP: 87, DR: 87, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=87], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 193, IP: 88, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 194, IP: 88, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 195, IP: 88, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [1, 3]
  DEBUG   machine:simulation    TICK: 196, IP: 88, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 197, IP: 89, DR: 2, Z: 0, INSTR: POP, SP: 2042, Stack: [3, 3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 198, IP: 89, DR: 2, Z: 0, INSTR: POP, SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 199, IP: 90, DR: 2, Z: 0, INSTR: POP, SP: 2043, Stack: [3, 2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 200, IP: 90, DR: 2, Z: 0, INSTR: POP, SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 201, IP: 91, DR: 2, Z: 0, INSTR: POP, SP: 2044, Stack: [2, 150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 202, IP: 91, DR: 2, Z: 0, INSTR: POP, SP: 2045, Stack: [150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 203, IP: 92, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 204, IP: 92, DR: 2047, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 205, IP: 92, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [150, 11, 6], REGS: [2, 3]
  DEBUG   machine:simulation    TICK: 206, IP: 92, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2045, Stack: [150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 207, IP: 93, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 208, IP: 93, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [2, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 209, IP: 93, DR: 6, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 210, IP: 94, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 211, IP: 94, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 212, IP: 95, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 213, IP: 95, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 214, IP: 95, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 215, IP: 95, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 216, IP: 96, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 217, IP: 96, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [3, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 218, IP: 96, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 219, IP: 97, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 220, IP: 97, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 221, IP: 98, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 222, IP: 98, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 223, IP: 98, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 224, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 225, IP: 99, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 226, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 227, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 228, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 229, IP: 100, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 230, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 3]
  DEBUG   machine:simulation    TICK: 231, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 232, IP: 101, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 233, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 234, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 235, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 236, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 237, IP: 103, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 238, IP: 103, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 239, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 240, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 241, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 242, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 243, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 244, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 245, IP: 105, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 246, IP: 105, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 247, IP: 105, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 248, IP: 106, DR: 6, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 249, IP: 106, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [6, 0]
  DEBUG   machine:simulation    TICK: 250, IP: 106, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 251, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 252, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 253, IP: 108, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 254, IP: 108, DR: 7, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 255, IP: 108, DR: 120, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [7, 0]
  DEBUG   machine:simulation    TICK: 256, IP: 108, DR: 120, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 257, IP: 109, DR: 120, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 258, IP: 109, DR: 120, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 259, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 260, IP: 110, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 261, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [120, 0]
  DEBUG   machine:simulation    TICK: 262, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 263, IP: 111, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 264, IP: 111, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 265, IP: 111, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 266, IP: 112, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 267, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 268, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 269, IP: 113, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 270, IP: 98, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 271, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 272, IP: 99, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 273, IP: 99, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 274, IP: 99, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 275, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 276, IP: 100, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 277, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 278, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 279, IP: 101, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 280, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 281, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 282, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 283, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 284, IP: 103, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 285, IP: 103, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 286, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 287, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 288, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 289, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 290, IP: 104, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 291, IP: 104, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 292, IP: 105, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 293, IP: 105, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [6, 1]
  DEBUG   machine:simulation    TICK: 294, IP: 105, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [7, 1]
  DEBUG   machine:simulation    TICK: 295, IP: 106, DR: 7, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [7, 1]
  DEBUG   machine:simulation    TICK: 296, IP: 106, DR: 8, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [7, 1]
  DEBUG   machine:simulation    TICK: 297, IP: 106, DR: 8, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 298, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 299, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 300, IP: 108, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 301, IP: 108, DR: 8, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 302, IP: 108, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [8, 1]
  DEBUG   machine:simulation    TICK: 303, IP: 108, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 304, IP: 109, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 305, IP: 109, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 306, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 307, IP: 110, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 308, IP: 110, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 309, IP: 110, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 310, IP: 111, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 311, IP: 111, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 312, IP: 111, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 313, IP: 112, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 314, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 315, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 316, IP: 113, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 317, IP: 98, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 318, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 319, IP: 99, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 320, IP: 99, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 321, IP: 99, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 322, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 323, IP: 100, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 324, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 325, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 326, IP: 101, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 327, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 328, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 329, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 330, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 331, IP: 103, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 332, IP: 103, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 333, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 334, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 335, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 336, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 337, IP: 104, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 338, IP: 104, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 2]
  DEBUG   machine:simulation    TICK: 339, IP: 105, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 2]
  DEBUG   machine:simulation    TICK: 340, IP: 105, DR: 8, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [6, 2]
  DEBUG   machine:simulation    TICK: 341, IP: 105, DR: 8, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [8, 2]
  DEBUG   machine:simulation    TICK: 342, IP: 106, DR: 8, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [8, 2]
  DEBUG   machine:simulation    TICK: 343, IP: 106, DR: 9, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [8, 2]
  DEBUG   machine:simulation    TICK: 344, IP: 106, DR: 9, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 345, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 346, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 347, IP: 108, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 348, IP: 108, DR: 9, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 349, IP: 108, DR: 114, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [9, 2]
  DEBUG   machine:simulation    TICK: 350, IP: 108, DR: 114, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 351, IP: 109, DR: 114, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 352, IP: 109, DR: 114, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 353, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 354, IP: 110, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 355, IP: 110, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 356, IP: 110, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 357, IP: 111, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 358, IP: 111, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 359, IP: 111, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 360, IP: 112, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 361, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 362, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 363, IP: 113, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 364, IP: 98, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 365, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 366, IP: 99, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 367, IP: 99, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 368, IP: 99, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 369, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 370, IP: 100, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 371, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 372, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 373, IP: 101, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 374, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 375, IP: 101, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 376, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 377, IP: 102, DR: 113, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 378, IP: 103, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 379, IP: 103, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 380, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 381, IP: 103, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 382, IP: 104, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 383, IP: 104, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 384, IP: 104, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 385, IP: 104, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 386, IP: 105, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 387, IP: 105, DR: 9, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [6, 3]
  DEBUG   machine:simulation    TICK: 388, IP: 105, DR: 9, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [9, 3]
  DEBUG   machine:simulation    TICK: 389, IP: 106, DR: 9, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [9, 3]
  DEBUG   machine:simulation    TICK: 390, IP: 106, DR: 10, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [9, 3]
  DEBUG   machine:simulation    TICK: 391, IP: 106, DR: 10, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 392, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 393, IP: 107, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 394, IP: 108, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 395, IP: 108, DR: 10, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 396, IP: 108, DR: 103, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [10, 3]
  DEBUG   machine:simulation    TICK: 397, IP: 108, DR: 103, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 398, IP: 109, DR: 103, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 399, IP: 109, DR: 103, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 400, IP: 110, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 401, IP: 110, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 402, IP: 110, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 403, IP: 110, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 404, IP: 111, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 405, IP: 111, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 406, IP: 111, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 407, IP: 112, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 408, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 409, IP: 112, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 410, IP: 113, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 411, IP: 98, DR: 98, Z: 0, INSTR: JMP args[ADDRESS=98], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 412, IP: 99, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 413, IP: 99, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 414, IP: 99, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 415, IP: 99, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 416, IP: 100, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 417, IP: 100, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 418, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 419, IP: 100, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 420, IP: 101, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 421, IP: 101, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 422, IP: 101, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 423, IP: 102, DR: 113, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 424, IP: 113, DR: 113, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=113], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 425, IP: 114, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 426, IP: 114, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 427, IP: 114, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 428, IP: 114, DR: 6, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 429, IP: 115, DR: 6, Z: 0, INSTR: POP, SP: 2042, Stack: [4, 4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 430, IP: 115, DR: 6, Z: 0, INSTR: POP, SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 431, IP: 116, DR: 6, Z: 0, INSTR: POP, SP: 2043, Stack: [4, 6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 432, IP: 116, DR: 6, Z: 0, INSTR: POP, SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 433, IP: 117, DR: 6, Z: 0, INSTR: POP, SP: 2044, Stack: [6, 150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 434, IP: 117, DR: 6, Z: 0, INSTR: POP, SP: 2045, Stack: [150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 435, IP: 118, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 436, IP: 118, DR: 2046, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 437, IP: 118, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [150, 11, 6], REGS: [6, 4]
  DEBUG   machine:simulation    TICK: 438, IP: 118, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=1], SP: 2045, Stack: [150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 439, IP: 119, DR: 11, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2045, Stack: [150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 440, IP: 119, DR: 11, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [6, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 441, IP: 119, DR: 11, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 442, IP: 120, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 443, IP: 120, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 444, IP: 121, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 445, IP: 121, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 446, IP: 121, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 447, IP: 121, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2044, Stack: [11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 448, IP: 122, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2044, Stack: [11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 449, IP: 122, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 450, IP: 122, DR: 4, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 451, IP: 123, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 452, IP: 123, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, IMMEDIATE=0], SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 453, IP: 124, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 454, IP: 124, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 455, IP: 124, DR: 0, Z: 0, INSTR: PUSH args[ADDRESS=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 456, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 457, IP: 125, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 458, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 459, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 460, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 461, IP: 126, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 462, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 463, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 464, IP: 127, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 465, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 466, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 467, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 468, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 469, IP: 129, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 470, IP: 129, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 471, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 472, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 473, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 474, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 475, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 476, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 477, IP: 131, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 478, IP: 131, DR: 11, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 479, IP: 131, DR: 11, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 480, IP: 132, DR: 11, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 481, IP: 132, DR: 12, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [11, 0]
  DEBUG   machine:simulation    TICK: 482, IP: 132, DR: 12, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 483, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 484, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 485, IP: 134, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 486, IP: 134, DR: 12, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 487, IP: 134, DR: 121, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [12, 0]
  DEBUG   machine:simulation    TICK: 488, IP: 134, DR: 121, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 489, IP: 135, DR: 121, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 490, IP: 135, DR: 121, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 491, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 492, IP: 136, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 493, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [121, 0]
  DEBUG   machine:simulation    TICK: 494, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 495, IP: 137, DR: 0, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 496, IP: 137, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [0, 0]
  DEBUG   machine:simulation    TICK: 497, IP: 137, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 498, IP: 138, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 499, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [0, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 500, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 501, IP: 139, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 502, IP: 124, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 503, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 504, IP: 125, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 505, IP: 125, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 506, IP: 125, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 507, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 508, IP: 126, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 509, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 0]
  DEBUG   machine:simulation    TICK: 510, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 511, IP: 127, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 512, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 513, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 514, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 515, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 516, IP: 129, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 517, IP: 129, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 518, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 519, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 520, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 521, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 522, IP: 130, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 523, IP: 130, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 1]
  DEBUG   machine:simulation    TICK: 524, IP: 131, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 1]
  DEBUG   machine:simulation    TICK: 525, IP: 131, DR: 12, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [11, 1]
  DEBUG   machine:simulation    TICK: 526, IP: 131, DR: 12, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [12, 1]
  DEBUG   machine:simulation    TICK: 527, IP: 132, DR: 12, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [12, 1]
  DEBUG   machine:simulation    TICK: 528, IP: 132, DR: 13, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [12, 1]
  DEBUG   machine:simulation    TICK: 529, IP: 132, DR: 13, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 530, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 531, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 532, IP: 134, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 533, IP: 134, DR: 13, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 534, IP: 134, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [13, 1]
  DEBUG   machine:simulation    TICK: 535, IP: 134, DR: 97, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 536, IP: 135, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 537, IP: 135, DR: 97, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 538, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 539, IP: 136, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 540, IP: 136, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [97, 1]
  DEBUG   machine:simulation    TICK: 541, IP: 136, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 542, IP: 137, DR: 1, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 543, IP: 137, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [1, 1]
  DEBUG   machine:simulation    TICK: 544, IP: 137, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 545, IP: 138, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 546, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [1, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 547, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 548, IP: 139, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 549, IP: 124, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 550, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 551, IP: 125, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 552, IP: 125, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 553, IP: 125, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 554, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 555, IP: 126, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 556, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 1]
  DEBUG   machine:simulation    TICK: 557, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 558, IP: 127, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 559, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 4]
  DEBUG   machine:simulation    TICK: 560, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 561, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 562, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 563, IP: 129, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 564, IP: 129, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 565, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 566, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 567, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 568, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 569, IP: 130, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 570, IP: 130, DR: 2, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 2]
  DEBUG   machine:simulation    TICK: 571, IP: 131, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 2]
  DEBUG   machine:simulation    TICK: 572, IP: 131, DR: 13, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [11, 2]
  DEBUG   machine:simulation    TICK: 573, IP: 131, DR: 13, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [13, 2]
  DEBUG   machine:simulation    TICK: 574, IP: 132, DR: 13, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [13, 2]
  DEBUG   machine:simulation    TICK: 575, IP: 132, DR: 14, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [13, 2]
  DEBUG   machine:simulation    TICK: 576, IP: 132, DR: 14, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 577, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 578, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 579, IP: 134, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 580, IP: 134, DR: 14, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 581, IP: 134, DR: 114, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [14, 2]
  DEBUG   machine:simulation    TICK: 582, IP: 134, DR: 114, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 583, IP: 135, DR: 114, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 584, IP: 135, DR: 114, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 585, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 586, IP: 136, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 587, IP: 136, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [114, 2]
  DEBUG   machine:simulation    TICK: 588, IP: 136, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 589, IP: 137, DR: 2, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 590, IP: 137, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [2, 2]
  DEBUG   machine:simulation    TICK: 591, IP: 137, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 592, IP: 138, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 593, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [2, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 594, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 595, IP: 139, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 596, IP: 124, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 597, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 598, IP: 125, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 599, IP: 125, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 600, IP: 125, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 601, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 602, IP: 126, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 603, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 2]
  DEBUG   machine:simulation    TICK: 604, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 605, IP: 127, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 606, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 4]
  DEBUG   machine:simulation    TICK: 607, IP: 127, DR: 0, Z: 1, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 608, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 609, IP: 128, DR: 139, Z: 1, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 610, IP: 129, DR: 2, Z: 1, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 611, IP: 129, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 612, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [0, 4]
  DEBUG   machine:simulation    TICK: 613, IP: 129, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 614, IP: 130, DR: 0, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 615, IP: 130, DR: 2042, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 616, IP: 130, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 617, IP: 130, DR: 3, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 3]
  DEBUG   machine:simulation    TICK: 618, IP: 131, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 3]
  DEBUG   machine:simulation    TICK: 619, IP: 131, DR: 14, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [11, 3]
  DEBUG   machine:simulation    TICK: 620, IP: 131, DR: 14, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [14, 3]
  DEBUG   machine:simulation    TICK: 621, IP: 132, DR: 14, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [14, 3]
  DEBUG   machine:simulation    TICK: 622, IP: 132, DR: 15, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [14, 3]
  DEBUG   machine:simulation    TICK: 623, IP: 132, DR: 15, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 624, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 625, IP: 133, DR: 1, Z: 0, INSTR: ST args[REGISTER=0, ADDRESS=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 626, IP: 134, DR: 1, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 627, IP: 134, DR: 15, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 628, IP: 134, DR: 103, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [15, 3]
  DEBUG   machine:simulation    TICK: 629, IP: 134, DR: 103, Z: 0, INSTR: LD args[REGISTER=0, INDIRECT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 630, IP: 135, DR: 103, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 631, IP: 135, DR: 103, Z: 0, INSTR: OUT args[REGISTER=0, PORT=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 632, IP: 136, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 633, IP: 136, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 634, IP: 136, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [103, 3]
  DEBUG   machine:simulation    TICK: 635, IP: 136, DR: 3, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 636, IP: 137, DR: 3, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 637, IP: 137, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [3, 3]
  DEBUG   machine:simulation    TICK: 638, IP: 137, DR: 4, Z: 0, INSTR: ADD args[REGISTER=0, REGISTER=0, IMMEDIATE=1], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 639, IP: 138, DR: 0, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 640, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [3, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 641, IP: 138, DR: 2042, Z: 0, INSTR: ST args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 642, IP: 139, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 643, IP: 124, DR: 124, Z: 0, INSTR: JMP args[ADDRESS=124], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 644, IP: 125, DR: 0, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 645, IP: 125, DR: 2042, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 646, IP: 125, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 647, IP: 125, DR: 4, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=0], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 648, IP: 126, DR: 1, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 649, IP: 126, DR: 2043, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 650, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 3]
  DEBUG   machine:simulation    TICK: 651, IP: 126, DR: 4, Z: 0, INSTR: LD args[REGISTER=1, STACK_OFFSET=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 652, IP: 127, DR: 4, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 653, IP: 127, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [4, 4]
  DEBUG   machine:simulation    TICK: 654, IP: 127, DR: 1, Z: 0, INSTR: EQ args[REGISTER=0, REGISTER=0, REGISTER=1], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 655, IP: 128, DR: 139, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 656, IP: 139, DR: 139, Z: 0, INSTR: JNZ args[REGISTER=0, ADDRESS=139], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 657, IP: 140, DR: 2, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 658, IP: 140, DR: 2044, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 659, IP: 140, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [1, 4]
  DEBUG   machine:simulation    TICK: 660, IP: 140, DR: 11, Z: 0, INSTR: LD args[REGISTER=0, STACK_OFFSET=2], SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 661, IP: 141, DR: 11, Z: 0, INSTR: POP, SP: 2042, Stack: [4, 4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 662, IP: 141, DR: 11, Z: 0, INSTR: POP, SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 663, IP: 142, DR: 11, Z: 0, INSTR: POP, SP: 2043, Stack: [4, 11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 664, IP: 142, DR: 11, Z: 0, INSTR: POP, SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 665, IP: 143, DR: 11, Z: 0, INSTR: POP, SP: 2044, Stack: [11, 150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 666, IP: 143, DR: 11, Z: 0, INSTR: POP, SP: 2045, Stack: [150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 667, IP: 144, DR: 11, Z: 0, INSTR: RET, SP: 2045, Stack: [150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 668, IP: 144, DR: 150, Z: 0, INSTR: RET, SP: 2045, Stack: [150, 11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 669, IP: 150, DR: 150, Z: 0, INSTR: RET, SP: 2046, Stack: [11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 670, IP: 151, DR: 150, Z: 0, INSTR: POP, SP: 2046, Stack: [11, 6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 671, IP: 151, DR: 150, Z: 0, INSTR: POP, SP: 2047, Stack: [6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 672, IP: 152, DR: 150, Z: 0, INSTR: POP, SP: 2047, Stack: [6], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 673, IP: 152, DR: 150, Z: 0, INSTR: POP, SP: 2048, Stack: [], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 674, IP: 153, DR: 150, Z: 0, INSTR: HLT, SP: 2048, Stack: [], REGS: [11, 4]
  DEBUG   machine:simulation    TICK: 675, IP: 153, DR: 150, Z: 0, INSTR: HLT, SP: 2048, Stack: [], REGS: [11, 4]
