--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/bkunkler/Documents/CEEM/repos/Belle-II/firmware/KLM_SCROD/klm_scrod/chipscope/klm_scrod_b2tt/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml klm_scrod.twx klm_scrod.ncd -o
klm_scrod.twr klm_scrod.pcf

Design file:              klm_scrod.ncd
Physical constraint file: klm_scrod.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.390ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.355ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.605   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X93Y148.A2     net (fanout=2)        0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X93Y148.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X93Y148.B6     net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X93Y148.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X93Y150.B3     net (fanout=1)        0.649   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X93Y150.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.541ns logic, 1.814ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y147.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.035ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.605   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y147.AX     net (fanout=2)        0.558   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y147.CLK    Tdick                 0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (0.837ns logic, 1.163ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X93Y148.C1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.404ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.605   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.764ns logic, 0.605ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X93Y148.C1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.764ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.450ns logic, 0.349ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X92Y147.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.079ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.C      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X92Y147.AX     net (fanout=2)        0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y147.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.114ns (0.439ns logic, 0.675ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.860ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.895ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X93Y148.C1     net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X93Y148.C      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X93Y148.A2     net (fanout=2)        0.260   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X93Y148.A      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X93Y148.B6     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X93Y148.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X93Y150.B3     net (fanout=1)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X93Y150.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.918ns logic, 0.977ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.516ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.516ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X98Y149.D6     net (fanout=9)        0.923   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X98Y149.D      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y148.CLK    net (fanout=4)        0.897   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (0.909ns logic, 2.607ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.504ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.504ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y149.D4     net (fanout=9)        0.739   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y149.D      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y148.CLK    net (fanout=4)        0.897   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.872ns logic, 2.632ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.406ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.406ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y150.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X98Y150.D2     net (fanout=8)        1.013   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X98Y150.DMUX   Tilo                  0.251   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X98Y149.D1     net (fanout=1)        0.632   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X98Y149.D      Tilo                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y148.CLK    net (fanout=4)        0.897   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (0.864ns logic, 2.542ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.515ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.993ns (Levels of Logic = 0)
  Clock Path Skew:      -1.276ns (2.208 - 3.484)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.246ns

  Clock Uncertainty:          0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.157ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y152.AQ    Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X95Y148.SR     net (fanout=10)       1.266   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X95Y148.CLK    Trck                  0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (0.727ns logic, 1.266ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X95Y148.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.348ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.527ns (2.128 - 1.601)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.246ns

  Clock Uncertainty:          0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.157ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y152.AQ    Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X95Y148.SR     net (fanout=10)       0.732   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X95Y148.CLK    Tremck      (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.389ns logic, 0.732ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 386 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.478ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X120Y117.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_TDI_reg (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_TDI_reg to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y189.DQ    Tcko                  0.408   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_TDI_reg
    SLICE_X120Y117.DI    net (fanout=8)        7.007   icon_control0<1>
    SLICE_X120Y117.CLK   Tds                   0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (0.436ns logic, 7.007ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (SLICE_X69Y158.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X91Y167.C5     net (fanout=9)        2.489   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (1.303ns logic, 5.921ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y167.C1     net (fanout=9)        1.763   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.266ns logic, 5.404ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X97Y151.A5     net (fanout=4)        0.807   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y167.C1     net (fanout=9)        1.763   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.340   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (1.266ns logic, 5.215ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X69Y158.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.208ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X91Y167.C5     net (fanout=9)        2.489   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      7.208ns (1.287ns logic, 5.921ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y167.C1     net (fanout=9)        1.763   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.250ns logic, 5.404ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.465ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X97Y151.A5     net (fanout=4)        0.807   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X91Y167.C1     net (fanout=9)        1.763   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X91Y167.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X69Y158.CE     net (fanout=15)       2.645   icon_control0<9>
    SLICE_X69Y158.CLK    Tceck                 0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      6.465ns (1.250ns logic, 5.215ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X99Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y145.DQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X99Y145.SR     net (fanout=2)        0.163   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X99Y145.CLK    Tcksr       (-Th)     0.127   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.073ns logic, 0.163ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y72.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X86Y146.CQ         Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    RAMB8_X3Y72.ADDRAWRADDR5 net (fanout=3)        0.162   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    RAMB8_X3Y72.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.296ns (0.134ns logic, 0.162ns route)
                                                           (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y72.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X86Y146.DQ         Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    RAMB8_X3Y72.ADDRAWRADDR6 net (fanout=3)        0.165   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
    RAMB8_X3Y72.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.299ns (0.134ns logic, 0.165ns route)
                                                           (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X3Y72.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.048ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X103Y149.SR    net (fanout=3)        2.366   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X103Y149.CLK   Tsrck                 0.446   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.059ns logic, 2.954ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X101Y150.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.009ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X101Y150.SR    net (fanout=3)        2.386   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X101Y150.CLK   Tsrck                 0.422   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.035ns logic, 2.974ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X101Y150.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.588   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.205   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X101Y150.SR    net (fanout=3)        2.386   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X101Y150.CLK   Tsrck                 0.402   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.015ns logic, 2.974ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X103Y153.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.371   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X103Y153.SR    net (fanout=3)        1.200   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X103Y153.CLK   Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.211ns logic, 1.571ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.035ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.371   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X103Y149.SR    net (fanout=3)        1.453   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X103Y149.CLK   Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.035ns (0.211ns logic, 1.824ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X103Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.C2    net (fanout=3)        0.371   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.C     Tilo                  0.142   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X103Y149.SR    net (fanout=3)        1.453   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X103Y149.CLK   Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.214ns logic, 1.824ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.988ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y172.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.408   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.B5    net (fanout=3)        0.204   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.CLK   Tas                   0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.749ns logic, 0.204ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X114Y172.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.BQ    Tcko                  0.200   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X114Y172.B5    net (fanout=3)        0.082   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X114Y172.CLK   Tah         (-Th)    -0.190   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.390ns logic, 0.082ns route)
                                                       (82.6% logic, 17.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 693 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.335ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.300ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (1.266ns logic, 6.034ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.214ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.179ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X98Y148.C5     net (fanout=9)        1.163   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (1.303ns logic, 5.876ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.146ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X97Y151.A5     net (fanout=4)        0.807   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.348   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.111ns (1.266ns logic, 5.845ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.311ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.276ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (1.242ns logic, 6.034ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.190ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.155ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X98Y148.C5     net (fanout=9)        1.163   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.155ns (1.279ns logic, 5.876ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.122ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.087ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X97Y151.A5     net (fanout=4)        0.807   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.242ns logic, 5.845ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X69Y125.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.291ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.256ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.BQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X97Y151.A1     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.256ns (1.222ns logic, 6.034ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.170ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.135ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y153.AQ    Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X103Y153.A5    net (fanout=1)        0.787   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X103Y153.AMUX  Tilo                  0.313   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X98Y148.C5     net (fanout=9)        1.163   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (1.259ns logic, 5.876ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.102ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.067ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X97Y151.A5     net (fanout=4)        0.807   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X97Y151.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X98Y148.C1     net (fanout=9)        1.112   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X98Y148.CMUX   Tilo                  0.251   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X69Y125.SR     net (fanout=6)        3.926   icon_control0<20>
    SLICE_X69Y125.CLK    Trck                  0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (1.222ns logic, 5.845ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X101Y149.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.423ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y149.DQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X101Y149.AX    net (fanout=1)        0.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X101Y149.CLK   Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.259ns logic, 0.199ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X84Y163.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.571ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y162.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X84Y163.A4     net (fanout=2)        0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X84Y163.CLK    Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.395ns logic, 0.211ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X85Y163.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.596ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk_ib rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y162.AMUX   Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X85Y163.A5     net (fanout=2)        0.172   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X85Y163.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.459ns logic, 0.172ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 269 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X93Y150.B4), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.046ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X88Y162.D2     net (fanout=1)        0.634   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X88Y162.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X90Y150.B2     net (fanout=1)        1.546   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X90Y150.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X93Y150.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X93Y150.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.318ns logic, 2.693ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.044ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.009ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.CMUX   Tshcko                0.455   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X88Y162.D1     net (fanout=1)        0.632   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X88Y162.CMUX   Topdc                 0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X90Y150.B2     net (fanout=1)        1.546   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X90Y150.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X93Y150.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X93Y150.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.318ns logic, 2.691ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.972ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AQ     Tcko                  0.408   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X88Y162.C1     net (fanout=1)        0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X88Y162.CMUX   Tilo                  0.343   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X90Y150.B2     net (fanout=1)        1.546   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X90Y150.B      Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X93Y150.B4     net (fanout=1)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X93Y150.CLK    Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.276ns logic, 2.661ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X120Y136.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.396ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.396ns (Levels of Logic = 1)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.AQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X105Y142.D4    net (fanout=25)       1.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X105Y142.DMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X120Y136.A2    net (fanout=1)        1.578   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<6>
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (0.704ns logic, 2.692ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.866ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.BQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X105Y142.D3    net (fanout=9)        0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X105Y142.DMUX  Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X120Y136.A2    net (fanout=1)        1.578   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.704ns logic, 2.162ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X116Y151.A2), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.391ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.AQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X105Y142.A4    net (fanout=25)       1.024   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X105Y142.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X116Y151.A2    net (fanout=1)        1.717   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (0.650ns logic, 2.741ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.848ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Source Clock:         sys_clk_ib rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.BQ    Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X105Y142.A1    net (fanout=9)        0.481   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X105Y142.A     Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O11
    SLICE_X116Y151.A2    net (fanout=1)        1.717   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.650ns logic, 2.198ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTD_CLK = PERIOD TIMEGRP "TTD_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.861ns
  Low pulse: 3.930ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 4.527ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.861ns
  High pulse: 3.930ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------
Slack: 6.009ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: b2tt_ins/gen_useextclk0.map_clk/clk_127
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 7.861 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK2X = PERIOD TIMEGRP "SYS_CLK2X" TS_SYS_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y19.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is 1791.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TTB = PERIOD TIMEGRP "TNM_TTB" 100000 ns HIGH 12 ns;
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Location pin: SLICE_X16Y144.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDCE0_inst/SR
  Location pin: SLICE_X20Y137.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[1].tdc_ch_ins/CC_FFS_GEN[2].FDSE2_inst
--------------------------------------------------------------------------------
Slack: 98208.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100000.000ns
  High pulse: 12.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Logical resource: conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDCE0_inst/SR
  Location pin: SLICE_X4Y128.SR
  Clock network: conc_intfc_ins/tdc_ins/TDC_CH_GEN[2].tdc_ch_ins/CC_FFS_GEN[1].FDSE2_inst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP 
"TDC_2X_GRP"         TS_TTD_CLK * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32514 paths analyzed, 77 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.009ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5 (SLICE_X65Y54.B1), 780 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5 (FF)
  Requirement:          15.722ns
  Data Path Delay:      9.004ns (Levels of Logic = 8)
  Clock Path Skew:      0.075ns (0.781 - 0.706)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.CQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<7><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_7_2
    SLICE_X68Y53.A1      net (fanout=2)        1.738   conc_intfc_ins/tdc_dout<7><2>
    SLICE_X68Y53.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22
    SLICE_X70Y52.B2      net (fanout=1)        0.658   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21
    SLICE_X70Y52.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25
    SLICE_X68Y52.B2      net (fanout=8)        0.779   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d
    SLICE_X68Y52.B       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin1_t<1><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21
    SLICE_X71Y50.A4      net (fanout=2)        0.654   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t<1><1>
    SLICE_X71Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
    SLICE_X73Y50.A1      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
    SLICE_X73Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0
    SLICE_X72Y51.A4      net (fanout=1)        0.436   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29
    SLICE_X72Y51.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<6>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25
    SLICE_X72Y50.A4      net (fanout=16)       0.608   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d
    SLICE_X72Y50.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61
    SLICE_X65Y54.B1      net (fanout=1)        1.340   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>
    SLICE_X65Y54.CLK     Tas                   0.227   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<3><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    -------------------------------------------------  ---------------------------
    Total                                      9.004ns (2.170ns logic, 6.834ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.962ns (Levels of Logic = 8)
  Clock Path Skew:      0.075ns (0.781 - 0.706)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y71.BQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<7><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_7_1
    SLICE_X68Y53.A2      net (fanout=2)        1.696   conc_intfc_ins/tdc_dout<7><1>
    SLICE_X68Y53.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22
    SLICE_X70Y52.B2      net (fanout=1)        0.658   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d21
    SLICE_X70Y52.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d25
    SLICE_X68Y52.B2      net (fanout=8)        0.779   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/comp_d
    SLICE_X68Y52.B       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/cmin1_t<1><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_11/Mmux_dmin21
    SLICE_X71Y50.A4      net (fanout=2)        0.654   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t<1><1>
    SLICE_X71Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
    SLICE_X73Y50.A1      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
    SLICE_X73Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0
    SLICE_X72Y51.A4      net (fanout=1)        0.436   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29
    SLICE_X72Y51.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<6>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25
    SLICE_X72Y50.A4      net (fanout=16)       0.608   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d
    SLICE_X72Y50.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61
    SLICE_X65Y54.B1      net (fanout=1)        1.340   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>
    SLICE_X65Y54.CLK     Tas                   0.227   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<3><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (2.170ns logic, 6.792ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.918ns (Levels of Logic = 8)
  Clock Path Skew:      0.140ns (0.781 - 0.641)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y46.AQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<10><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_10_0
    SLICE_X80Y46.A1      net (fanout=2)        1.118   conc_intfc_ins/tdc_dout<10><0>
    SLICE_X80Y46.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d22
    SLICE_X74Y45.D4      net (fanout=1)        0.697   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d21
    SLICE_X74Y45.D       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d25
    SLICE_X81Y46.A3      net (fanout=8)        0.788   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/comp_d
    SLICE_X81Y46.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t<2><1>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_12/Mmux_dmin11
    SLICE_X71Y50.A1      net (fanout=2)        1.101   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin1_t<2><0>
    SLICE_X71Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
    SLICE_X73Y50.A1      net (fanout=1)        0.621   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d21
    SLICE_X73Y50.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25_SW0
    SLICE_X72Y51.A4      net (fanout=1)        0.436   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/N29
    SLICE_X72Y51.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<6>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d25
    SLICE_X72Y50.A4      net (fanout=16)       0.608   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/comp_d
    SLICE_X72Y50.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/tom_4_21/Mmux_dmin61
    SLICE_X65Y54.B1      net (fanout=1)        1.340   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>
    SLICE_X65Y54.CLK     Tas                   0.227   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<3><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin2<5>_rt
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_4_to_1_13/dmin_5
    -------------------------------------------------  ---------------------------
    Total                                      8.918ns (2.209ns logic, 6.709ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (SLICE_X44Y47.CX), 564 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<2><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2
    SLICE_X40Y48.A2      net (fanout=2)        1.562   conc_intfc_ins/tdc_dout<2><2>
    SLICE_X40Y48.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22
    SLICE_X41Y49.A2      net (fanout=1)        0.598   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X41Y47.D5      net (fanout=8)        0.565   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X41Y47.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin41
    SLICE_X39Y43.D2      net (fanout=6)        1.145   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<3>
    SLICE_X39Y43.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23
    SLICE_X42Y44.D6      net (fanout=1)        0.549   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
    SLICE_X42Y44.D       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0
    SLICE_X32Y44.A6      net (fanout=13)       1.274   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
    SLICE_X32Y44.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31
    SLICE_X44Y47.CX      net (fanout=1)        1.295   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
    SLICE_X44Y47.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (1.884ns logic, 6.988ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<2><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2
    SLICE_X40Y48.A2      net (fanout=2)        1.562   conc_intfc_ins/tdc_dout<2><2>
    SLICE_X40Y48.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22
    SLICE_X41Y49.A2      net (fanout=1)        0.598   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X41Y47.A2      net (fanout=8)        0.793   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X41Y47.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin51
    SLICE_X39Y43.D4      net (fanout=6)        0.818   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<4>
    SLICE_X39Y43.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23
    SLICE_X42Y44.D6      net (fanout=1)        0.549   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
    SLICE_X42Y44.D       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0
    SLICE_X32Y44.A6      net (fanout=13)       1.274   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
    SLICE_X32Y44.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31
    SLICE_X44Y47.CX      net (fanout=1)        1.295   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
    SLICE_X44Y47.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      8.773ns (1.884ns logic, 6.889ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.741ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.244 - 0.257)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<2><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2
    SLICE_X40Y48.A2      net (fanout=2)        1.562   conc_intfc_ins/tdc_dout<2><2>
    SLICE_X40Y48.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22
    SLICE_X41Y49.A2      net (fanout=1)        0.598   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X41Y47.B2      net (fanout=8)        0.794   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X41Y47.B       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin61
    SLICE_X39Y43.D5      net (fanout=6)        0.785   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<5>
    SLICE_X39Y43.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d23
    SLICE_X42Y44.D6      net (fanout=1)        0.549   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d22
    SLICE_X42Y44.D       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW0
    SLICE_X32Y44.A6      net (fanout=13)       1.274   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N25
    SLICE_X32Y44.A       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin31
    SLICE_X44Y47.CX      net (fanout=1)        1.295   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<2>
    SLICE_X44Y47.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><3>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_2
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (1.884ns logic, 6.857ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4 (SLICE_X48Y51.AX), 564 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.788 - 0.821)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.CQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<2><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_2
    SLICE_X40Y48.A2      net (fanout=2)        1.562   conc_intfc_ins/tdc_dout<2><2>
    SLICE_X40Y48.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22
    SLICE_X41Y49.A2      net (fanout=1)        0.598   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X43Y48.D1      net (fanout=8)        0.825   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X43Y48.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91
    SLICE_X39Y44.A3      net (fanout=18)       0.923   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
    SLICE_X39Y44.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0
    SLICE_X40Y43.CX      net (fanout=12)       0.646   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
    SLICE_X40Y43.CMUX    Tcxc                  0.164   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12
    SLICE_X40Y43.A2      net (fanout=1)        1.057   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43
    SLICE_X40Y43.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51
    SLICE_X48Y51.AX      net (fanout=1)        1.362   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
    SLICE_X48Y51.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.814ns (1.841ns logic, 6.973ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.656ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.788 - 0.821)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.BQ      Tcko                  0.408   conc_intfc_ins/tdc_dout<2><3>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_1
    SLICE_X40Y48.A1      net (fanout=2)        1.404   conc_intfc_ins/tdc_dout<2><1>
    SLICE_X40Y48.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d22
    SLICE_X41Y49.A2      net (fanout=1)        0.598   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d21
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X43Y48.D1      net (fanout=8)        0.825   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X43Y48.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91
    SLICE_X39Y44.A3      net (fanout=18)       0.923   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
    SLICE_X39Y44.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0
    SLICE_X40Y43.CX      net (fanout=12)       0.646   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
    SLICE_X40Y43.CMUX    Tcxc                  0.164   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12
    SLICE_X40Y43.A2      net (fanout=1)        1.057   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43
    SLICE_X40Y43.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51
    SLICE_X48Y51.AX      net (fanout=1)        1.362   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
    SLICE_X48Y51.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.656ns (1.841ns logic, 6.815ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4 (FF)
  Requirement:          15.722ns
  Data Path Delay:      8.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.788 - 0.819)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6 to conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.CQ      Tcko                  0.391   conc_intfc_ins/tdc_dout<2><7>
                                                       conc_intfc_ins/tdc_ins/tdc_dout_q1_2_6
    SLICE_X42Y50.B2      net (fanout=3)        1.311   conc_intfc_ins/tdc_dout<2><6>
    SLICE_X42Y50.B       Tilo                  0.205   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N0
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d24_SW0
    SLICE_X41Y49.A3      net (fanout=1)        0.602   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/N0
    SLICE_X41Y49.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d2
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d25
    SLICE_X43Y48.D1      net (fanout=8)        0.825   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/comp_d
    SLICE_X43Y48.D       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_11/Mmux_dmin91
    SLICE_X39Y44.A3      net (fanout=18)       0.923   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin1<8>
    SLICE_X39Y44.A       Tilo                  0.259   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_cmin111_SW0
    SLICE_X40Y43.CX      net (fanout=12)       0.646   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N3
    SLICE_X40Y43.CMUX    Tcxc                  0.164   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/comp_d25_SW12
    SLICE_X40Y43.A2      net (fanout=1)        1.057   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/N43
    SLICE_X40Y43.A       Tilo                  0.203   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/tom_4_21/Mmux_dmin51
    SLICE_X48Y51.AX      net (fanout=1)        1.362   conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin2<4>
    SLICE_X48Y51.CLK     Tdick                 0.086   conc_intfc_ins/tmodr_ins/rpc_tom_ins/dmin1_t<1><7>
                                                       conc_intfc_ins/tmodr_ins/rpc_tom_ins/tom_3_to_1_11/dmin_4
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (1.826ns logic, 6.726ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TDC_2X = MAXDELAY FROM TIMEGRP "TDC_2X_GRP" TO TIMEGRP "TDC_2X_GRP"         TS_TTD_CLK * 2;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (SLICE_X63Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_0 to conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.AQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    SLICE_X63Y63.A6      net (fanout=3)        0.029   conc_intfc_ins/tmodr_ins/rdfail_ctr<0>
    SLICE_X63Y63.CLK     Tah         (-Th)    -0.215   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<0>11_INV_0
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (SLICE_X63Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_1 to conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.BQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    SLICE_X63Y63.B5      net (fanout=2)        0.072   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
    SLICE_X63Y63.CLK     Tah         (-Th)    -0.215   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<1>11
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (SLICE_X63Y63.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tmodr_ins/rdfail_ctr_0 (FF)
  Destination:          conc_intfc_ins/tmodr_ins/rdfail_ctr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tmodr_ins/rdfail_ctr_0 to conc_intfc_ins/tmodr_ins/rdfail_ctr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y63.AQ      Tcko                  0.198   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_0
    SLICE_X63Y63.C3      net (fanout=3)        0.156   conc_intfc_ins/tmodr_ins/rdfail_ctr<0>
    SLICE_X63Y63.CLK     Tah         (-Th)    -0.155   conc_intfc_ins/tmodr_ins/rdfail_ctr<1>
                                                       conc_intfc_ins/tmodr_ins/Mcount_rdfail_ctr_xor<2>11
                                                       conc_intfc_ins/tmodr_ins/rdfail_ctr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.353ns logic, 0.156ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO 
TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 55 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.667ns.
--------------------------------------------------------------------------------

Paths for end point tmg_ctrl_ins/tdcrst_shift_33 (SLICE_X74Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          tmg_ctrl_ins/tdcrst_shift_33 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.667ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to tmg_ctrl_ins/tdcrst_shift_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y76.AQ      Tcko                  0.447   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X83Y76.D6      net (fanout=9)        0.313   b2tt_ins/map_decode/sig_runreset
    SLICE_X83Y76.D       Tilo                  0.259   b2tt_ins/sig_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X75Y86.A6      net (fanout=85)       1.157   b2tt_ins/sig_runreset
    SLICE_X75Y86.A       Tilo                  0.259   b2tt_runreset
                                                       b2tt_ins/map_decode_runreset_1
    SLICE_X74Y86.SR      net (fanout=54)       0.947   b2tt_runreset
    SLICE_X74Y86.CLK     Trck                  0.285   tmg_ctrl_ins/tdcrst_shift<35>
                                                       tmg_ctrl_ins/tdcrst_shift_33
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.250ns logic, 2.417ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point tmg_ctrl_ins/tdcrst_shift_32 (SLICE_X74Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          tmg_ctrl_ins/tdcrst_shift_32 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.656ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to tmg_ctrl_ins/tdcrst_shift_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y76.AQ      Tcko                  0.447   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X83Y76.D6      net (fanout=9)        0.313   b2tt_ins/map_decode/sig_runreset
    SLICE_X83Y76.D       Tilo                  0.259   b2tt_ins/sig_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X75Y86.A6      net (fanout=85)       1.157   b2tt_ins/sig_runreset
    SLICE_X75Y86.A       Tilo                  0.259   b2tt_runreset
                                                       b2tt_ins/map_decode_runreset_1
    SLICE_X74Y86.SR      net (fanout=54)       0.947   b2tt_runreset
    SLICE_X74Y86.CLK     Trck                  0.274   tmg_ctrl_ins/tdcrst_shift<35>
                                                       tmg_ctrl_ins/tdcrst_shift_32
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.239ns logic, 2.417ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point tmg_ctrl_ins/tdcrst_shift_34 (SLICE_X74Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_pa/sig_reset_1 (FF)
  Destination:          tmg_ctrl_ins/tdcrst_shift_34 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.633ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_pa/sig_reset_1 to tmg_ctrl_ins/tdcrst_shift_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y76.AQ      Tcko                  0.447   b2tt_ins/map_decode/sig_runreset
                                                       b2tt_ins/map_decode/map_pa/sig_reset_1
    SLICE_X83Y76.D6      net (fanout=9)        0.313   b2tt_ins/map_decode/sig_runreset
    SLICE_X83Y76.D       Tilo                  0.259   b2tt_ins/sig_runreset
                                                       b2tt_ins/map_decode/map_pa_runreset_1
    SLICE_X75Y86.A6      net (fanout=85)       1.157   b2tt_ins/sig_runreset
    SLICE_X75Y86.A       Tilo                  0.259   b2tt_runreset
                                                       b2tt_ins/map_decode_runreset_1
    SLICE_X74Y86.SR      net (fanout=54)       0.947   b2tt_runreset
    SLICE_X74Y86.CLK     Trck                  0.251   tmg_ctrl_ins/tdcrst_shift<35>
                                                       tmg_ctrl_ins/tdcrst_shift_34
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.216ns logic, 2.417ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_TDC2SYS = MAXDELAY FROM TIMEGRP "SYS_CLK_GRP" TO TIMEGRP         "SYS_CLK2X_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X85Y87.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y87.BMUX    Tshcko                0.266   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X85Y87.DX      net (fanout=1)        0.097   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X85Y87.CLK     Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.325ns logic, 0.097ns route)
                                                       (77.0% logic, 23.0% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X87Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y88.BQ      Tcko                  0.198   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X87Y88.CX      net (fanout=1)        0.202   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X87Y88.CLK     Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.257ns logic, 0.202ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X85Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y87.AQ      Tcko                  0.234   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X85Y87.BX      net (fanout=1)        0.223   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X85Y87.CLK     Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.293ns logic, 0.223ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO 
TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X103Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.AMUX    Tshcko                0.455   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X103Y90.BX     net (fanout=1)        1.169   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X103Y90.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.518ns logic, 1.169ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X103Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.641ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.AQ      Tcko                  0.408   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X103Y90.AX     net (fanout=1)        1.170   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X103Y90.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.471ns logic, 1.170ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X103Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          3.930ns
  Data Path Delay:      1.624ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk2x_ib rising at 3.930ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.CQ      Tcko                  0.408   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X103Y90.DX     net (fanout=1)        1.153   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X103Y90.CLK    Tdick                 0.063   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.471ns logic, 1.153ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CCD_SYS2TDC = MAXDELAY FROM TIMEGRP "SYS_CLK2X_GRP" TO TIMEGRP         "SYS_CLK_GRP" TS_SYS_CLK2X DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X92Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.BQ      Tcko                  0.198   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X92Y88.BX      net (fanout=1)        0.373   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X92Y88.CLK     Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.246ns logic, 0.373ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X92Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.AQ      Tcko                  0.198   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X92Y88.AX      net (fanout=1)        0.377   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X92Y88.CLK     Tckdi       (-Th)    -0.048   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.246ns logic, 0.377ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X95Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         sys_clk2x_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y87.DQ      Tcko                  0.200   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X95Y90.BX      net (fanout=1)        0.442   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X95Y90.CLK     Tckdi       (-Th)    -0.059   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.259ns logic, 0.442ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 
3.9305         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm127b" TS_TTD_CLK PHASE 3.9305
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.131ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Logical resource: b2tt_ins/gen_useextclk0.map_clk/map_invg/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: b2tt_ins/gen_useextclk0.map_clk/sig_xcm127b
--------------------------------------------------------------------------------
Slack: 6.458ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: b2tt_ins/map_encode/map_od/sig_oq/CLK1
  Logical resource: b2tt_ins/map_encode/map_od/map_od/CK1
  Location pin: OLOGIC_X18Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------
Slack: 7.047ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: b2tt_ins/map_decode/map_is/sig_raw2<1>/CLK1
  Logical resource: b2tt_ins/map_decode/map_is/map_id/CLK1
  Location pin: ILOGIC_X19Y3.CLK1
  Clock network: b2tt_ins/clk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" 
TS_TTD_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 97266 paths analyzed, 13707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.993ns.
--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3 (SLICE_X86Y47.SR), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_4 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.899ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.247 - 0.252)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_4 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.AQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_4
    SLICE_X84Y41.A1      net (fanout=11)       0.658   b2tt_ins/map_decode/bit10<4>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X86Y47.SR      net (fanout=7)        0.498   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X86Y47.CLK     Tsrck                 0.444   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (2.332ns logic, 4.567ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_3 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.247 - 0.252)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_3 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.DMUX    Tshcko                0.461   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_3
    SLICE_X84Y41.A5      net (fanout=11)       0.583   b2tt_ins/map_decode/bit10<3>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X86Y47.SR      net (fanout=7)        0.498   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X86Y47.CLK     Tsrck                 0.444   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (2.402ns logic, 4.492ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_5 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.854ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.247 - 0.252)
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_5 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.BQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_5
    SLICE_X84Y41.A2      net (fanout=11)       0.613   b2tt_ins/map_decode/bit10<5>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X86Y47.SR      net (fanout=7)        0.498   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X86Y47.CLK     Tsrck                 0.444   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB3
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (2.332ns logic, 4.522ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1 (SLICE_X85Y47.SR), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_4 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.882ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_4 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.AQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_4
    SLICE_X84Y41.A1      net (fanout=11)       0.658   b2tt_ins/map_decode/bit10<4>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X85Y47.CLK     Tsrck                 0.446   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      6.882ns (2.334ns logic, 4.548ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_3 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.877ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_3 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.DMUX    Tshcko                0.461   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_3
    SLICE_X84Y41.A5      net (fanout=11)       0.583   b2tt_ins/map_decode/bit10<3>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X85Y47.CLK     Tsrck                 0.446   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (2.404ns logic, 4.473ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_5 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.837ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_5 to b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.BQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_5
    SLICE_X84Y41.A2      net (fanout=11)       0.613   b2tt_ins/map_decode/bit10<5>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X85Y47.CLK     Tsrck                 0.446   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (2.334ns logic, 4.503ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0 (SLICE_X84Y47.SR), 355 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_4 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.878ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_4 to b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.AQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_4
    SLICE_X84Y41.A1      net (fanout=11)       0.658   b2tt_ins/map_decode/bit10<4>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X84Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X84Y47.CLK     Tsrck                 0.442   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      6.878ns (2.330ns logic, 4.548ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_3 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.873ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_3 to b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.DMUX    Tshcko                0.461   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_3
    SLICE_X84Y41.A5      net (fanout=11)       0.583   b2tt_ins/map_decode/bit10<3>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X84Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X84Y47.CLK     Tsrck                 0.442   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.400ns logic, 4.473ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               b2tt_ins/map_decode/map_2b/buf_bit10_5 (FF)
  Destination:          b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0 (FF)
  Requirement:          7.861ns
  Data Path Delay:      6.833ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_ib rising at 0.000ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.163ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: b2tt_ins/map_decode/map_2b/buf_bit10_5 to b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y42.BQ      Tcko                  0.391   b2tt_ins/map_decode/bit10<7>
                                                       b2tt_ins/map_decode/map_2b/buf_bit10_5
    SLICE_X84Y41.A2      net (fanout=11)       0.613   b2tt_ins/map_decode/bit10<5>
    SLICE_X84Y41.A       Tilo                  0.203   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout3131
    SLICE_X84Y41.C1      net (fanout=3)        0.468   b2tt_ins/map_decode/map_10/map_de/Mmux_dout313
    SLICE_X84Y41.C       Tilo                  0.204   b2tt_ins/map_decode/map_10/sig_8b<6>
                                                       b2tt_ins/map_decode/map_10/map_de/Mmux_dout331
    SLICE_X83Y43.D6      net (fanout=1)        0.493   b2tt_ins/map_decode/map_10/sig_8b<7>
    SLICE_X83Y43.D       Tilo                  0.259   b2tt_ins/map_decode/map_10/buf_8b<7>
                                                       b2tt_ins/map_decode/map_10/octet<7>1
    SLICE_X83Y46.A5      net (fanout=23)       0.758   b2tt_ins/map_decode/octet<7>
    SLICE_X83Y46.AMUX    Tilo                  0.313   b2tt_ins/map_decode/map_oc/sta_crc8ok_BRB4
                                                       b2tt_ins/map_decode/map_oc/_n035521
    SLICE_X85Y45.D1      net (fanout=5)        0.699   b2tt_ins/map_decode/map_oc/_n03552
    SLICE_X85Y45.D       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB3
                                                       b2tt_ins/map_decode/map_oc/_n03551
    SLICE_X85Y47.A2      net (fanout=1)        0.993   b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X85Y47.A       Tilo                  0.259   b2tt_ins/map_decode/map_oc/cnt_octet_0_BRB1
                                                       b2tt_ins/map_decode/map_oc/_n03553
    SLICE_X84Y47.SR      net (fanout=7)        0.479   b2tt_ins/map_decode/map_oc/_n0355
    SLICE_X84Y47.CLK     Tsrck                 0.442   b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB4
                                                       b2tt_ins/map_decode/map_oc/cnt_octet_4_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      6.833ns (2.330ns logic, 4.503ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X95Y151.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y151.BQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    SLICE_X95Y151.SR     net (fanout=1)        0.125   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
    SLICE_X95Y151.CLK    Tcksr       (-Th)     0.127   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.071ns logic, 0.125ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/Mshreg_daq_data_q_0_6 (SLICE_X100Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PROD_GEN.daq_gen_ins/tx_d_6 (FF)
  Destination:          conc_intfc_ins/Mshreg_daq_data_q_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PROD_GEN.daq_gen_ins/tx_d_6 to conc_intfc_ins/Mshreg_daq_data_q_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.CMUX   Tshcko                0.244   daq_data<14>
                                                       PROD_GEN.daq_gen_ins/tx_d_6
    SLICE_X100Y74.DX     net (fanout=1)        0.207   daq_data<6>
    SLICE_X100Y74.CLK    Tdh         (-Th)     0.100   conc_intfc_ins/daq_data_q_0<2>
                                                       conc_intfc_ins/Mshreg_daq_data_q_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.144ns logic, 0.207ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X3Y38.DIPADIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/daq_fifo_di_17 (FF)
  Destination:          conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         sys_clk_ib rising at 7.861ns
  Destination Clock:    sys_clk_ib rising at 7.861ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/daq_fifo_di_17 to conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y76.DQ      Tcko                  0.198   conc_intfc_ins/daq_fifo_di<17>
                                                       conc_intfc_ins/daq_fifo_di_17
    RAMB8_X3Y38.DIPADIP1 net (fanout=1)        0.229   conc_intfc_ins/daq_fifo_di<17>
    RAMB8_X3Y38.CLKAWRCLKTrckd_DIPA  (-Th)     0.053   conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       conc_intfc_ins/daq_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.145ns logic, 0.229ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_rawclk = PERIOD TIMEGRP "b2tt_ins_rawclk" TS_TTD_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 1.611ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------
Slack: 4.736ns (period - min period limit)
  Period: 7.861ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_GCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/GCLK00
  Location pin: GTPA1_DUAL_X0Y1.GCLK00
  Clock network: sys_clk_ib
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD 
TIMEGRP         "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4820 paths analyzed, 3543 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.916ns.
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (SLICE_X70Y81.DX), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.245 - 0.251)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y85.AQ      Tcko                  0.408   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<5>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_1
    SLICE_X78Y85.A5      net (fanout=7)        1.009   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count<1>
    SLICE_X78Y85.COUT    Topcya                0.395   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms
    SLICE_X78Y86.CIN     net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>
    SLICE_X78Y86.AMUX    Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms
    SLICE_X77Y84.D6      net (fanout=1)        0.516   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X77Y84.D       Tilo                  0.259   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X70Y81.DX      net (fanout=1)        0.652   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X70Y81.CLK     Tdick                 0.136   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.572ns (1.392ns logic, 2.180ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.245 - 0.252)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y85.AQ      Tcko                  0.391   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<4>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_1
    SLICE_X78Y83.A5      net (fanout=3)        1.075   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<1>
    SLICE_X78Y83.COUT    Topcya                0.395   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X78Y84.CIN     net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
    SLICE_X78Y84.AMUX    Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X77Y84.D4      net (fanout=1)        0.449   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X77Y84.D       Tilo                  0.259   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X70Y81.DX      net (fanout=1)        0.652   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X70Y81.CLK     Tdick                 0.136   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.375ns logic, 2.179ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Destination:          conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.245 - 0.252)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 to conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y85.BQ      Tcko                  0.447   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
    SLICE_X78Y83.A4      net (fanout=2)        0.991   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>
    SLICE_X78Y83.COUT    Topcya                0.395   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms
    SLICE_X78Y84.CIN     net (fanout=1)        0.003   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>
    SLICE_X78Y84.AMUX    Tcina                 0.194   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms
    SLICE_X77Y84.D4      net (fanout=1)        0.449   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X77Y84.D       Tilo                  0.259   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_15_o11
    SLICE_X70Y81.DX      net (fanout=1)        0.652   conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_15_o
    SLICE_X70Y81.CLK     Tdick                 0.136   conc_intfc_ins/trg_fifo_full
                                                       conc_intfc_ins/trig_fifo_ins/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.431ns logic, 2.095ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1 (SLICE_X94Y48.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tmodr_ins/src_re_q0_10 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.521ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tmodr_ins/src_re_q0_10 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y59.BQ      Tcko                  0.391   conc_intfc_ins/tdc_rden<1>
                                                       conc_intfc_ins/tmodr_ins/src_re_q0_10
    SLICE_X93Y52.A5      net (fanout=2)        1.643   conc_intfc_ins/tdc_rden<10>
    SLICE_X93Y52.AMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X94Y48.CE      net (fanout=5)        0.843   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X94Y48.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<10><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.521ns (1.035ns logic, 2.486ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.243 - 0.253)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y52.DMUX    Tshcko                0.461   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr_1
    SLICE_X93Y52.A1      net (fanout=4)        0.787   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/flag_ptr<1>
    SLICE_X93Y52.AMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X94Y48.CE      net (fanout=5)        0.843   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X94Y48.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<10><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.105ns logic, 1.630ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.243 - 0.253)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid to conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y52.AMUX    Tshcko                0.488   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/_n0069
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X93Y52.A3      net (fanout=3)        0.521   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_valid
    SLICE_X93Y52.AMUX    Tilo                  0.313   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/wr_ptr_en
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en11
    SLICE_X94Y48.CE      net (fanout=5)        0.843   conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/rd_ptr_en
    SLICE_X94Y48.CLK     Tceck                 0.331   conc_intfc_ins/tdc_ins/tdc_dout_q0<10><12>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[10].tdc_ch_ins/fifo_ins/dout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (1.132ns logic, 1.364ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8 (SLICE_X70Y56.CIN), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8 (FF)
  Requirement:          3.930ns
  Data Path Delay:      3.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.216ns (0.600 - 0.816)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y49.BQ      Tcko                  0.408   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<8>
                                                       conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6
    SLICE_X71Y54.D4      net (fanout=11)       1.273   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<6>
    SLICE_X71Y54.D       Tilo                  0.259   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv1_INV_0
    SLICE_X70Y54.AX      net (fanout=1)        0.703   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/tdc_clr_inv
    SLICE_X70Y54.COUT    Taxcy                 0.259   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<3>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<3>
    SLICE_X70Y55.CIN     net (fanout=1)        0.003   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<3>
    SLICE_X70Y55.COUT    Tbyp                  0.076   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<7>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CIN     net (fanout=1)        0.082   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CLK     Tcinck                0.246   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.248ns logic, 2.061ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.216ns (0.600 - 0.816)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y49.BQ      Tcko                  0.408   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<8>
                                                       conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6
    SLICE_X70Y55.A3      net (fanout=11)       1.547   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<6>
    SLICE_X70Y55.COUT    Topcya                0.395   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<7>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_lut<4>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CIN     net (fanout=1)        0.082   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CLK     Tcinck                0.246   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.049ns logic, 1.629ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8 (FF)
  Requirement:          3.930ns
  Data Path Delay:      2.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.216ns (0.600 - 0.816)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 3.930ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.143ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y49.BQ      Tcko                  0.408   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<8>
                                                       conc_intfc_ins/tdc_ins/tdc_clr_dlyln_6
    SLICE_X70Y54.C5      net (fanout=11)       1.393   conc_intfc_ins/tdc_ins/tdc_clr_dlyln<6>
    SLICE_X70Y54.COUT    Topcyc                0.295   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<3>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_lut<2>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<3>
    SLICE_X70Y55.CIN     net (fanout=1)        0.003   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<3>
    SLICE_X70Y55.COUT    Tbyp                  0.076   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<7>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CIN     net (fanout=1)        0.082   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_cy<7>
    SLICE_X70Y56.CLK     Tcinck                0.246   conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/Mcount_counter_xor<8>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[6].tdc_ch_ins/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (1.025ns logic, 1.478ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP (SLICE_X68Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.080 - 0.075)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y79.CQ      Tcko                  0.198   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0
    SLICE_X68Y79.D2      net (fanout=9)        0.413   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<0>
    SLICE_X68Y79.CLK     Tah         (-Th)     0.295   conc_intfc_ins/tdc_ins/tdc_dout_q0<7><0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t12/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.097ns logic, 0.413ns route)
                                                       (-30.7% logic, 130.7% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP (SLICE_X68Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.080 - 0.075)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y79.CQ      Tcko                  0.198   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0
    SLICE_X68Y79.D2      net (fanout=9)        0.413   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<0>
    SLICE_X68Y79.CLK     Tah         (-Th)     0.295   conc_intfc_ins/tdc_ins/tdc_dout_q0<7><0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t10/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.097ns logic, 0.413ns route)
                                                       (-30.7% logic, 130.7% route)

--------------------------------------------------------------------------------

Paths for end point conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP (SLICE_X68Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 (FF)
  Destination:          conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.080 - 0.075)
  Source Clock:         sys_clk2x_ib rising at 0.000ns
  Destination Clock:    sys_clk2x_ib rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0 to conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y79.CQ      Tcko                  0.198   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<1>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr_0
    SLICE_X68Y79.D2      net (fanout=9)        0.413   conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/wr_ptr<0>
    SLICE_X68Y79.CLK     Tah         (-Th)     0.295   conc_intfc_ins/tdc_ins/tdc_dout_q0<7><0>
                                                       conc_intfc_ins/tdc_ins/TDC_CH_GEN[7].tdc_ch_ins/fifo_ins/Mram_dpram_t11/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.097ns logic, 0.413ns route)
                                                       (-30.7% logic, 130.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_b2tt_ins_gen_useextclk0_map_clk_sig_xcm254 = PERIOD TIMEGRP
        "b2tt_ins_gen_useextclk0_map_clk_sig_xcm254" TS_TTD_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.014ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.916ns (255.363MHz) (Tdspper_BREG_MREG)
  Physical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Logical resource: conc_intfc_ins/trg_chan_ins/DSP48A1_inst/CLK
  Location pin: DSP48_X1Y19.CLK
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------
Slack: 0.805ns (period - min period limit)
  Period: 3.930ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: aurora_ins/klm_aurora_ins/gtp_wrapper_i/GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: sys_clk2x_ib
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_TTD_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TTD_CLK                     |      7.861ns|      3.334ns|      7.832ns|            0|            0|            0|       134600|
| TS_TDC_2X                     |     15.722ns|      9.009ns|          N/A|            0|            0|        32514|            0|
| TS_b2tt_ins_gen_useextclk0_map|      7.861ns|      1.730ns|          N/A|            0|            0|            0|            0|
| _clk_sig_xcm127b              |             |             |             |             |             |             |             |
| TS_b2tt_ins_rawclk            |      7.861ns|      6.993ns|          N/A|            0|            0|        97266|            0|
| TS_b2tt_ins_gen_useextclk0_map|      3.930ns|      3.916ns|          N/A|            0|            0|         4820|            0|
| _clk_sig_xcm254               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      7.861ns|      6.250ns|      7.832ns|            0|            0|            0|           65|
| TS_SYS_CLK2X                  |      3.930ns|      3.916ns|      3.667ns|            0|            0|            0|           65|
|  TS_CCD_TDC2SYS               |      3.930ns|      3.667ns|          N/A|            0|            0|           55|            0|
|  TS_CCD_SYS2TDC               |      3.930ns|      1.687ns|          N/A|            0|            0|           10|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ttdclkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |    9.009|         |         |         |
ttdclkp        |    9.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ttdclkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ttdclkn        |    9.009|         |         |         |
ttdclkp        |    9.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 137995 paths, 0 nets, and 19190 connections

Design statistics:
   Minimum period: 1791.666ns{1}   (Maximum frequency:   0.558MHz)
   Maximum path delay from/to any node:   9.009ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 31 14:26:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 487 MB



