

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Mon Jan 10 20:35:38 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.002 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12104|    12104| 0.121 ms | 0.121 ms |  12105|  12105|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1                                           |       16|       16|         2|          1|          1|    16|    yes   |
        |- VITIS_LOOP_80_2                                           |      576|      576|         2|          1|          1|   576|    yes   |
        |- VITIS_LOOP_84_3                                           |      324|      324|         2|          1|          1|   324|    yes   |
        |- VITIS_LOOP_89_4                                           |    10388|    10388|      2597|          -|          -|     4|    no    |
        | + VITIS_LOOP_96_8                                          |      100|      100|        26|         25|          1|     4|    yes   |
        | + VITIS_LOOP_108_11_VITIS_LOOP_110_12                      |     2493|     2493|       277|          -|          -|     9|    no    |
        |  ++ VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17  |      199|      199|         5|          1|          1|   196|    yes   |
        |  ++ VITIS_LOOP_151_18                                      |       65|       65|         8|          1|          1|    59|    yes   |
        |- VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26     |      787|      787|         5|          1|          1|   784|    yes   |
        +------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 25, depth = 26
  * Pipeline-4: initiation interval (II) = 1, depth = 5
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
  Pipeline-3 : II = 25, D = 26, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 5, States = { 52 53 54 55 56 }
  Pipeline-5 : II = 1, D = 8, States = { 58 59 60 61 62 63 64 65 }
  Pipeline-6 : II = 1, D = 5, States = { 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 67 
16 --> 42 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 16 
42 --> 43 
43 --> 44 15 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 57 56 
56 --> 52 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 66 63 
63 --> 64 
64 --> 65 
65 --> 58 
66 --> 43 
67 --> 68 
68 --> 69 
69 --> 72 70 
70 --> 71 
71 --> 67 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 73 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 74 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 75 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 76 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 77 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 78 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 79 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 80 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 81 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 82 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 83 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 84 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_l1_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 85 'alloca' 'data_l1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_l1_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 86 'alloca' 'data_l1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_l1_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 87 'alloca' 'data_l1_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_l1_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 88 'alloca' 'data_l1_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 89 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 90 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 91 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 92 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 93 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 94 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 95 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 96 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 97 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 98 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 99 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 100 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 101 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 102 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 103 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 104 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 105 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 106 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 107 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:39]   --->   Operation 108 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.59ns)   --->   "%p_0168 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 109 'read' 'p_0168' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 110 [1/1] (1.59ns)   --->   "%p_0169 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0168"   --->   Operation 110 'read' 'p_0169' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 111 [1/1] (1.59ns)   --->   "%p_0170 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0169"   --->   Operation 111 'read' 'p_0170' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 112 [1/1] (1.59ns)   --->   "%p_0171 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0170"   --->   Operation 112 'read' 'p_0171' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 113 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_10, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_10, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_10, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_10, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.59ns)   --->   "%p_0172 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0171"   --->   Operation 122 'read' 'p_0172' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 123 [1/1] (0.60ns)   --->   "%br_ln76 = br void %bb813" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 123 'br' 'br_ln76' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.75>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%k = phi i5 %add_ln76, void %bb813.split73, i5, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 124 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.63ns)   --->   "%icmp_ln76 = icmp_eq  i5 %k, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 126 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln76 = add i5 %k, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 128 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %bb813.split, void %bb812.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 129 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i5 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 130 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 131 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.65ns)   --->   "%switch_ln78 = switch i2 %trunc_ln78, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 132 'switch' 'switch_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.65>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb813"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0168, i64 %p_0169, i64 %p_0170, i64 %p_0171, i64 %p_0172"   --->   Operation 135 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read"   --->   Operation 136 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %trunc_ln78_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 137 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 138 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 139 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 140 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 141 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 142 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb813.split73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 143 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 144 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb813.split73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 145 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 146 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb813.split73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 147 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 148 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb813.split73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 149 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.60>
ST_8 : Operation 150 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb812"   --->   Operation 150 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 9 <SV = 7> <Delay = 0.72>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%k_1 = phi i10 %add_ln80, void %bb812.split88, i10, void %bb812.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 151 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.60ns)   --->   "%icmp_ln80 = icmp_eq  i10 %k_1, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 153 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 154 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.72ns)   --->   "%add_ln80 = add i10 %k_1, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 155 'add' 'add_ln80' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %bb812.split, void %bb811.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 156 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i10 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 157 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 158 'partselect' 'lshr_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.65ns)   --->   "%switch_ln82 = switch i2 %trunc_ln82, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 159 'switch' 'switch_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.65>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb812"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.75>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 162 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 163 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 164 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 165 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 166 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 167 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 168 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 169 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb812.split88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 170 'br' 'br_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 171 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb812.split88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 172 'br' 'br_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 173 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb812.split88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 174 'br' 'br_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 175 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb812.split88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 176 'br' 'br_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.60>
ST_11 : Operation 177 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb811"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 12 <SV = 9> <Delay = 0.71>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%k_2 = phi i9 %add_ln84, void %bb811.split208, i9, void %bb811.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 178 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.59ns)   --->   "%icmp_ln84 = icmp_eq  i9 %k_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 180 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 181 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.71ns)   --->   "%add_ln84 = add i9 %k_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 182 'add' 'add_ln84' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %bb811.split, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 183 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i9 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 184 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %k_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 185 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.65ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 186 'switch' 'switch_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.65>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 2.75>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 189 'read' 'data_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 190 'trunc' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 191 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 192 'getelementptr' 'data_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 193 'getelementptr' 'data_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 194 'getelementptr' 'data_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 195 'getelementptr' 'data_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 196 'store' 'store_ln86' <Predicate = (trunc_ln86 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb811.split208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 197 'br' 'br_ln86' <Predicate = (trunc_ln86 == 2)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 198 'store' 'store_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb811.split208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 199 'br' 'br_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 200 'store' 'store_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb811.split208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 201 'br' 'br_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 202 'store' 'store_ln86' <Predicate = (trunc_ln86 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb811.split208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 203 'br' 'br_ln86' <Predicate = (trunc_ln86 == 3)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.60>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492 = alloca i32"   --->   Operation 204 'alloca' 'p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%output_reg_3_2_1 = alloca i32"   --->   Operation 205 'alloca' 'output_reg_3_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494 = alloca i32"   --->   Operation 206 'alloca' 'p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%output_reg_3_1_1 = alloca i32"   --->   Operation 207 'alloca' 'output_reg_3_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496 = alloca i32"   --->   Operation 208 'alloca' 'p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%output_reg_3_0_1 = alloca i32"   --->   Operation 209 'alloca' 'output_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498 = alloca i32"   --->   Operation 210 'alloca' 'p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499 = alloca i32"   --->   Operation 211 'alloca' 'p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%output_reg_2_2_1 = alloca i32"   --->   Operation 212 'alloca' 'output_reg_2_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501 = alloca i32"   --->   Operation 213 'alloca' 'p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%output_reg_2_1_1 = alloca i32"   --->   Operation 214 'alloca' 'output_reg_2_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503 = alloca i32"   --->   Operation 215 'alloca' 'p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%output_reg_2_0_1 = alloca i32"   --->   Operation 216 'alloca' 'output_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505 = alloca i32"   --->   Operation 217 'alloca' 'p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506 = alloca i32"   --->   Operation 218 'alloca' 'p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%output_reg_1_2_1 = alloca i32"   --->   Operation 219 'alloca' 'output_reg_1_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508 = alloca i32"   --->   Operation 220 'alloca' 'p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%output_reg_1_1_1 = alloca i32"   --->   Operation 221 'alloca' 'output_reg_1_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510 = alloca i32"   --->   Operation 222 'alloca' 'p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%output_reg_1_0_1 = alloca i32"   --->   Operation 223 'alloca' 'output_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512 = alloca i32"   --->   Operation 224 'alloca' 'p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%output_reg_0_2_1 = alloca i32"   --->   Operation 225 'alloca' 'output_reg_0_2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%output_reg_0_1_1 = alloca i32"   --->   Operation 226 'alloca' 'output_reg_0_1_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%output_reg_0_0_1 = alloca i32"   --->   Operation 227 'alloca' 'output_reg_0_0_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.60ns)   --->   "%br_ln89 = br void %.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 228 'br' 'br_ln89' <Predicate = true> <Delay = 0.60>

State 15 <SV = 11> <Delay = 0.70>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%ko = phi i3 %add_ln89, void, i3, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 229 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln89_1, void, i8, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 230 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.70ns)   --->   "%add_ln89_1 = add i8 %phi_mul, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 231 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.49ns)   --->   "%icmp_ln89 = icmp_eq  i3 %ko, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 232 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 233 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.57ns)   --->   "%add_ln89 = add i3 %ko, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 234 'add' 'add_ln89' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split33, void %bb798" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 235 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 236 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%empty_75 = trunc i3 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 237 'trunc' 'empty_75' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_75, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 238 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 239 'zext' 'p_cast99' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_75, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 240 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%empty_76 = or i6 %tmp_6, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 241 'or' 'empty_76' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %p_cast99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 242 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %p_cast99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 243 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %p_cast99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 244 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %p_cast99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 245 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.70ns)   --->   "%add_ln102 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 246 'add' 'add_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %add_ln102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 247 'zext' 'zext_ln101' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 248 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 249 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 250 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 251 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.70ns)   --->   "%add_ln102_1 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 252 'add' 'add_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %add_ln102_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 253 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 254 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 255 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 256 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 257 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln102_2 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 258 'add' 'add_ln102_2' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i8 %add_ln102_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 259 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 260 'getelementptr' 'output_l1_0_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 261 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 262 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 263 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.70ns)   --->   "%add_ln102_3 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 264 'add' 'add_ln102_3' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i8 %add_ln102_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 265 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%output_l1_0_addr_4 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 266 'getelementptr' 'output_l1_0_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%output_l1_1_addr_4 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 267 'getelementptr' 'output_l1_1_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%output_l1_2_addr_4 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 268 'getelementptr' 'output_l1_2_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%output_l1_3_addr_4 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 269 'getelementptr' 'output_l1_3_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln102_4 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 270 'add' 'add_ln102_4' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i8 %add_ln102_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 271 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (0.00ns)   --->   "%output_l1_0_addr_5 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 272 'getelementptr' 'output_l1_0_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%output_l1_1_addr_5 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 273 'getelementptr' 'output_l1_1_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%output_l1_2_addr_5 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 274 'getelementptr' 'output_l1_2_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (0.00ns)   --->   "%output_l1_3_addr_5 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 275 'getelementptr' 'output_l1_3_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 276 [1/1] (0.70ns)   --->   "%add_ln102_5 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 276 'add' 'add_ln102_5' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %add_ln102_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 277 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%output_l1_0_addr_6 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 278 'getelementptr' 'output_l1_0_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%output_l1_1_addr_6 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 279 'getelementptr' 'output_l1_1_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%output_l1_2_addr_6 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 280 'getelementptr' 'output_l1_2_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%output_l1_3_addr_7 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 281 'getelementptr' 'output_l1_3_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.70ns)   --->   "%add_ln102_6 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 282 'add' 'add_ln102_6' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i8 %add_ln102_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 283 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%output_l1_0_addr_8 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 284 'getelementptr' 'output_l1_0_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%output_l1_1_addr_8 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 285 'getelementptr' 'output_l1_1_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%output_l1_2_addr_8 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 286 'getelementptr' 'output_l1_2_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%output_l1_3_addr_8 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 287 'getelementptr' 'output_l1_3_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln102_7 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 288 'add' 'add_ln102_7' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i8 %add_ln102_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 289 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%output_l1_0_addr_9 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 290 'getelementptr' 'output_l1_0_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%output_l1_1_addr_9 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 291 'getelementptr' 'output_l1_1_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%output_l1_2_addr_10 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 292 'getelementptr' 'output_l1_2_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%output_l1_3_addr_10 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 293 'getelementptr' 'output_l1_3_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.70ns)   --->   "%add_ln102_8 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 294 'add' 'add_ln102_8' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i8 %add_ln102_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 295 'zext' 'zext_ln101_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%output_l1_0_addr_11 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 296 'getelementptr' 'output_l1_0_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%output_l1_1_addr_11 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 297 'getelementptr' 'output_l1_1_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%output_l1_2_addr_11 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 298 'getelementptr' 'output_l1_2_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%output_l1_3_addr_11 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 299 'getelementptr' 'output_l1_3_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.70ns)   --->   "%add_ln102_9 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 300 'add' 'add_ln102_9' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i8 %add_ln102_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 301 'zext' 'zext_ln101_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%output_l1_0_addr_12 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 302 'getelementptr' 'output_l1_0_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%output_l1_1_addr_12 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 303 'getelementptr' 'output_l1_1_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%output_l1_2_addr_12 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 304 'getelementptr' 'output_l1_2_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%output_l1_3_addr_12 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 305 'getelementptr' 'output_l1_3_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.70ns)   --->   "%add_ln102_10 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 306 'add' 'add_ln102_10' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln101_10 = zext i8 %add_ln102_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 307 'zext' 'zext_ln101_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%output_l1_0_addr_13 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 308 'getelementptr' 'output_l1_0_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%output_l1_1_addr_13 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 309 'getelementptr' 'output_l1_1_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%output_l1_2_addr_13 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 310 'getelementptr' 'output_l1_2_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%output_l1_3_addr_13 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 311 'getelementptr' 'output_l1_3_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.70ns)   --->   "%add_ln102_11 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 312 'add' 'add_ln102_11' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln101_11 = zext i8 %add_ln102_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 313 'zext' 'zext_ln101_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%output_l1_0_addr_14 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 314 'getelementptr' 'output_l1_0_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%output_l1_1_addr_14 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 315 'getelementptr' 'output_l1_1_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%output_l1_2_addr_14 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 316 'getelementptr' 'output_l1_2_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%output_l1_3_addr_14 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 317 'getelementptr' 'output_l1_3_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.70ns)   --->   "%add_ln102_12 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 318 'add' 'add_ln102_12' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln101_12 = zext i8 %add_ln102_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 319 'zext' 'zext_ln101_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%output_l1_0_addr_15 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 320 'getelementptr' 'output_l1_0_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%output_l1_1_addr_15 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 321 'getelementptr' 'output_l1_1_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%output_l1_2_addr_15 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 322 'getelementptr' 'output_l1_2_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%output_l1_3_addr_15 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 323 'getelementptr' 'output_l1_3_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.70ns)   --->   "%add_ln102_13 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 324 'add' 'add_ln102_13' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln101_13 = zext i8 %add_ln102_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 325 'zext' 'zext_ln101_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%output_l1_0_addr_16 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 326 'getelementptr' 'output_l1_0_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%output_l1_1_addr_16 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 327 'getelementptr' 'output_l1_1_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "%output_l1_2_addr_16 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 328 'getelementptr' 'output_l1_2_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%output_l1_3_addr_16 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 329 'getelementptr' 'output_l1_3_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.70ns)   --->   "%add_ln102_14 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 330 'add' 'add_ln102_14' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln101_14 = zext i8 %add_ln102_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 331 'zext' 'zext_ln101_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%output_l1_0_addr_17 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 332 'getelementptr' 'output_l1_0_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (0.00ns)   --->   "%output_l1_1_addr_17 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 333 'getelementptr' 'output_l1_1_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%output_l1_2_addr_17 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 334 'getelementptr' 'output_l1_2_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%output_l1_3_addr_17 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 335 'getelementptr' 'output_l1_3_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.70ns)   --->   "%add_ln102_15 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 336 'add' 'add_ln102_15' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln101_15 = zext i8 %add_ln102_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 337 'zext' 'zext_ln101_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%output_l1_0_addr_18 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 338 'getelementptr' 'output_l1_0_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%output_l1_1_addr_18 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 339 'getelementptr' 'output_l1_1_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%output_l1_2_addr_18 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 340 'getelementptr' 'output_l1_2_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%output_l1_3_addr_18 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 341 'getelementptr' 'output_l1_3_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.70ns)   --->   "%add_ln102_16 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 342 'add' 'add_ln102_16' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln101_16 = zext i8 %add_ln102_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 343 'zext' 'zext_ln101_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%output_l1_0_addr_19 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 344 'getelementptr' 'output_l1_0_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%output_l1_1_addr_19 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 345 'getelementptr' 'output_l1_1_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%output_l1_2_addr_19 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 346 'getelementptr' 'output_l1_2_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns)   --->   "%output_l1_3_addr_19 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 347 'getelementptr' 'output_l1_3_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.70ns)   --->   "%add_ln102_17 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 348 'add' 'add_ln102_17' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln101_17 = zext i8 %add_ln102_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 349 'zext' 'zext_ln101_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%output_l1_0_addr_20 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 350 'getelementptr' 'output_l1_0_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 351 [1/1] (0.00ns)   --->   "%output_l1_1_addr_20 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 351 'getelementptr' 'output_l1_1_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%output_l1_2_addr_20 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 352 'getelementptr' 'output_l1_2_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%output_l1_3_addr_20 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 353 'getelementptr' 'output_l1_3_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (0.70ns)   --->   "%add_ln102_18 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 354 'add' 'add_ln102_18' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln101_18 = zext i8 %add_ln102_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 355 'zext' 'zext_ln101_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%output_l1_0_addr_21 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 356 'getelementptr' 'output_l1_0_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%output_l1_1_addr_21 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 357 'getelementptr' 'output_l1_1_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%output_l1_2_addr_21 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 358 'getelementptr' 'output_l1_2_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%output_l1_3_addr_21 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 359 'getelementptr' 'output_l1_3_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.70ns)   --->   "%add_ln102_19 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 360 'add' 'add_ln102_19' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln101_19 = zext i8 %add_ln102_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 361 'zext' 'zext_ln101_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%output_l1_0_addr_22 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 362 'getelementptr' 'output_l1_0_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%output_l1_1_addr_22 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 363 'getelementptr' 'output_l1_1_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%output_l1_2_addr_22 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 364 'getelementptr' 'output_l1_2_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%output_l1_3_addr_22 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 365 'getelementptr' 'output_l1_3_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.70ns)   --->   "%add_ln102_20 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 366 'add' 'add_ln102_20' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln101_20 = zext i8 %add_ln102_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 367 'zext' 'zext_ln101_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (0.00ns)   --->   "%output_l1_0_addr_23 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 368 'getelementptr' 'output_l1_0_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%output_l1_1_addr_23 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 369 'getelementptr' 'output_l1_1_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%output_l1_2_addr_23 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 370 'getelementptr' 'output_l1_2_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%output_l1_3_addr_23 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 371 'getelementptr' 'output_l1_3_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.70ns)   --->   "%add_ln102_21 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 372 'add' 'add_ln102_21' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln101_21 = zext i8 %add_ln102_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 373 'zext' 'zext_ln101_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%output_l1_0_addr_24 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 374 'getelementptr' 'output_l1_0_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%output_l1_1_addr_24 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 375 'getelementptr' 'output_l1_1_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%output_l1_2_addr_24 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 376 'getelementptr' 'output_l1_2_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%output_l1_3_addr_24 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 377 'getelementptr' 'output_l1_3_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.70ns)   --->   "%add_ln102_22 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 378 'add' 'add_ln102_22' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln101_22 = zext i8 %add_ln102_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 379 'zext' 'zext_ln101_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%output_l1_0_addr_25 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 380 'getelementptr' 'output_l1_0_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%output_l1_1_addr_25 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 381 'getelementptr' 'output_l1_1_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%output_l1_2_addr_25 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 382 'getelementptr' 'output_l1_2_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%output_l1_3_addr_25 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 383 'getelementptr' 'output_l1_3_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.70ns)   --->   "%add_ln102_23 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 384 'add' 'add_ln102_23' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln101_23 = zext i8 %add_ln102_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 385 'zext' 'zext_ln101_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%output_l1_0_addr_26 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 386 'getelementptr' 'output_l1_0_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%output_l1_1_addr_26 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 387 'getelementptr' 'output_l1_1_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%output_l1_2_addr_26 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 388 'getelementptr' 'output_l1_2_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%output_l1_3_addr_26 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 389 'getelementptr' 'output_l1_3_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.70ns)   --->   "%add_ln102_24 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 390 'add' 'add_ln102_24' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln101_24 = zext i8 %add_ln102_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 391 'zext' 'zext_ln101_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%output_l1_0_addr_27 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 392 'getelementptr' 'output_l1_0_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%output_l1_1_addr_27 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 393 'getelementptr' 'output_l1_1_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%output_l1_2_addr_27 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 394 'getelementptr' 'output_l1_2_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%output_l1_3_addr_27 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 395 'getelementptr' 'output_l1_3_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln102_25 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 396 'add' 'add_ln102_25' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln101_25 = zext i8 %add_ln102_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 397 'zext' 'zext_ln101_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%output_l1_0_addr_28 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 398 'getelementptr' 'output_l1_0_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%output_l1_1_addr_28 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 399 'getelementptr' 'output_l1_1_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%output_l1_2_addr_28 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 400 'getelementptr' 'output_l1_2_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%output_l1_3_addr_28 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 401 'getelementptr' 'output_l1_3_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.70ns)   --->   "%add_ln102_26 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 402 'add' 'add_ln102_26' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln101_26 = zext i8 %add_ln102_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 403 'zext' 'zext_ln101_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%output_l1_0_addr_29 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 404 'getelementptr' 'output_l1_0_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%output_l1_1_addr_29 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 405 'getelementptr' 'output_l1_1_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%output_l1_2_addr_29 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 406 'getelementptr' 'output_l1_2_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%output_l1_3_addr_29 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 407 'getelementptr' 'output_l1_3_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.70ns)   --->   "%add_ln102_27 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 408 'add' 'add_ln102_27' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln101_27 = zext i8 %add_ln102_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 409 'zext' 'zext_ln101_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%output_l1_0_addr_30 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 410 'getelementptr' 'output_l1_0_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%output_l1_1_addr_30 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 411 'getelementptr' 'output_l1_1_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%output_l1_2_addr_30 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 412 'getelementptr' 'output_l1_2_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%output_l1_3_addr_30 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 413 'getelementptr' 'output_l1_3_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.70ns)   --->   "%add_ln102_28 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 414 'add' 'add_ln102_28' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln101_28 = zext i8 %add_ln102_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 415 'zext' 'zext_ln101_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%output_l1_0_addr_31 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 416 'getelementptr' 'output_l1_0_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%output_l1_1_addr_31 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 417 'getelementptr' 'output_l1_1_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%output_l1_2_addr_31 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 418 'getelementptr' 'output_l1_2_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%output_l1_3_addr_31 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 419 'getelementptr' 'output_l1_3_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.70ns)   --->   "%add_ln102_29 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 420 'add' 'add_ln102_29' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln101_29 = zext i8 %add_ln102_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 421 'zext' 'zext_ln101_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%output_l1_0_addr_32 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 422 'getelementptr' 'output_l1_0_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%output_l1_1_addr_32 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 423 'getelementptr' 'output_l1_1_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%output_l1_2_addr_32 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 424 'getelementptr' 'output_l1_2_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%output_l1_3_addr_32 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 425 'getelementptr' 'output_l1_3_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.70ns)   --->   "%add_ln102_30 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 426 'add' 'add_ln102_30' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln101_30 = zext i8 %add_ln102_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 427 'zext' 'zext_ln101_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%output_l1_0_addr_33 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 428 'getelementptr' 'output_l1_0_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%output_l1_1_addr_33 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 429 'getelementptr' 'output_l1_1_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%output_l1_2_addr_33 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 430 'getelementptr' 'output_l1_2_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%output_l1_3_addr_33 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 431 'getelementptr' 'output_l1_3_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.70ns)   --->   "%add_ln102_31 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 432 'add' 'add_ln102_31' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln101_31 = zext i8 %add_ln102_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 433 'zext' 'zext_ln101_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%output_l1_0_addr_34 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 434 'getelementptr' 'output_l1_0_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%output_l1_1_addr_34 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 435 'getelementptr' 'output_l1_1_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%output_l1_2_addr_34 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 436 'getelementptr' 'output_l1_2_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%output_l1_3_addr_34 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 437 'getelementptr' 'output_l1_3_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.70ns)   --->   "%add_ln102_32 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 438 'add' 'add_ln102_32' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln101_32 = zext i8 %add_ln102_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 439 'zext' 'zext_ln101_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%output_l1_0_addr_35 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 440 'getelementptr' 'output_l1_0_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%output_l1_1_addr_35 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 441 'getelementptr' 'output_l1_1_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%output_l1_2_addr_35 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 442 'getelementptr' 'output_l1_2_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%output_l1_3_addr_35 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 443 'getelementptr' 'output_l1_3_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.70ns)   --->   "%add_ln102_33 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 444 'add' 'add_ln102_33' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln101_33 = zext i8 %add_ln102_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 445 'zext' 'zext_ln101_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%output_l1_0_addr_36 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 446 'getelementptr' 'output_l1_0_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (0.00ns)   --->   "%output_l1_1_addr_36 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 447 'getelementptr' 'output_l1_1_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%output_l1_2_addr_36 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 448 'getelementptr' 'output_l1_2_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%output_l1_3_addr_36 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 449 'getelementptr' 'output_l1_3_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (0.70ns)   --->   "%add_ln102_34 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 450 'add' 'add_ln102_34' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln101_34 = zext i8 %add_ln102_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 451 'zext' 'zext_ln101_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%output_l1_0_addr_37 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 452 'getelementptr' 'output_l1_0_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%output_l1_1_addr_37 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 453 'getelementptr' 'output_l1_1_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%output_l1_2_addr_37 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 454 'getelementptr' 'output_l1_2_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%output_l1_3_addr_37 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 455 'getelementptr' 'output_l1_3_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.70ns)   --->   "%add_ln102_35 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 456 'add' 'add_ln102_35' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln101_35 = zext i8 %add_ln102_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 457 'zext' 'zext_ln101_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%output_l1_0_addr_38 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 458 'getelementptr' 'output_l1_0_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%output_l1_1_addr_38 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 459 'getelementptr' 'output_l1_1_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%output_l1_2_addr_38 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 460 'getelementptr' 'output_l1_2_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%output_l1_3_addr_38 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 461 'getelementptr' 'output_l1_3_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.70ns)   --->   "%add_ln102_36 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 462 'add' 'add_ln102_36' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln101_36 = zext i8 %add_ln102_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 463 'zext' 'zext_ln101_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%output_l1_0_addr_39 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 464 'getelementptr' 'output_l1_0_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%output_l1_1_addr_39 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 465 'getelementptr' 'output_l1_1_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%output_l1_2_addr_39 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 466 'getelementptr' 'output_l1_2_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%output_l1_3_addr_39 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 467 'getelementptr' 'output_l1_3_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.70ns)   --->   "%add_ln102_37 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 468 'add' 'add_ln102_37' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln101_37 = zext i8 %add_ln102_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 469 'zext' 'zext_ln101_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%output_l1_0_addr_40 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 470 'getelementptr' 'output_l1_0_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%output_l1_1_addr_40 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 471 'getelementptr' 'output_l1_1_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%output_l1_2_addr_40 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 472 'getelementptr' 'output_l1_2_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%output_l1_3_addr_40 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 473 'getelementptr' 'output_l1_3_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 474 [1/1] (0.70ns)   --->   "%add_ln102_38 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 474 'add' 'add_ln102_38' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln101_38 = zext i8 %add_ln102_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 475 'zext' 'zext_ln101_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%output_l1_0_addr_41 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 476 'getelementptr' 'output_l1_0_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%output_l1_1_addr_41 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 477 'getelementptr' 'output_l1_1_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%output_l1_2_addr_41 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 478 'getelementptr' 'output_l1_2_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%output_l1_3_addr_41 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 479 'getelementptr' 'output_l1_3_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.70ns)   --->   "%add_ln102_39 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 480 'add' 'add_ln102_39' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln101_39 = zext i8 %add_ln102_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 481 'zext' 'zext_ln101_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%output_l1_0_addr_42 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 482 'getelementptr' 'output_l1_0_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%output_l1_1_addr_42 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 483 'getelementptr' 'output_l1_1_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%output_l1_2_addr_42 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 484 'getelementptr' 'output_l1_2_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%output_l1_3_addr_42 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 485 'getelementptr' 'output_l1_3_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (0.70ns)   --->   "%add_ln102_40 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 486 'add' 'add_ln102_40' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln101_40 = zext i8 %add_ln102_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 487 'zext' 'zext_ln101_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%output_l1_0_addr_43 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 488 'getelementptr' 'output_l1_0_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%output_l1_1_addr_43 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 489 'getelementptr' 'output_l1_1_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%output_l1_2_addr_43 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 490 'getelementptr' 'output_l1_2_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%output_l1_3_addr_43 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 491 'getelementptr' 'output_l1_3_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.70ns)   --->   "%add_ln102_41 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 492 'add' 'add_ln102_41' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln101_41 = zext i8 %add_ln102_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 493 'zext' 'zext_ln101_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%output_l1_0_addr_44 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 494 'getelementptr' 'output_l1_0_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%output_l1_1_addr_44 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 495 'getelementptr' 'output_l1_1_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%output_l1_2_addr_44 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 496 'getelementptr' 'output_l1_2_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%output_l1_3_addr_44 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 497 'getelementptr' 'output_l1_3_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.70ns)   --->   "%add_ln102_42 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 498 'add' 'add_ln102_42' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln101_42 = zext i8 %add_ln102_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 499 'zext' 'zext_ln101_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%output_l1_0_addr_45 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 500 'getelementptr' 'output_l1_0_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%output_l1_1_addr_45 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 501 'getelementptr' 'output_l1_1_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%output_l1_2_addr_45 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 502 'getelementptr' 'output_l1_2_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%output_l1_3_addr_45 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 503 'getelementptr' 'output_l1_3_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.70ns)   --->   "%add_ln102_43 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 504 'add' 'add_ln102_43' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln101_43 = zext i8 %add_ln102_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 505 'zext' 'zext_ln101_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (0.00ns)   --->   "%output_l1_0_addr_46 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 506 'getelementptr' 'output_l1_0_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%output_l1_1_addr_46 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 507 'getelementptr' 'output_l1_1_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%output_l1_2_addr_46 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 508 'getelementptr' 'output_l1_2_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%output_l1_3_addr_46 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 509 'getelementptr' 'output_l1_3_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (0.70ns)   --->   "%add_ln102_44 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 510 'add' 'add_ln102_44' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln101_44 = zext i8 %add_ln102_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 511 'zext' 'zext_ln101_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%output_l1_0_addr_47 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 512 'getelementptr' 'output_l1_0_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (0.00ns)   --->   "%output_l1_1_addr_47 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 513 'getelementptr' 'output_l1_1_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%output_l1_2_addr_47 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 514 'getelementptr' 'output_l1_2_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%output_l1_3_addr_47 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 515 'getelementptr' 'output_l1_3_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (0.70ns)   --->   "%add_ln102_45 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 516 'add' 'add_ln102_45' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln101_45 = zext i8 %add_ln102_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 517 'zext' 'zext_ln101_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%output_l1_0_addr_48 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 518 'getelementptr' 'output_l1_0_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%output_l1_1_addr_48 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 519 'getelementptr' 'output_l1_1_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%output_l1_2_addr_48 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 520 'getelementptr' 'output_l1_2_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%output_l1_3_addr_48 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 521 'getelementptr' 'output_l1_3_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.70ns)   --->   "%add_ln102_46 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 522 'add' 'add_ln102_46' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln101_46 = zext i8 %add_ln102_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 523 'zext' 'zext_ln101_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%output_l1_0_addr_49 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 524 'getelementptr' 'output_l1_0_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%output_l1_1_addr_49 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 525 'getelementptr' 'output_l1_1_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%output_l1_2_addr_49 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 526 'getelementptr' 'output_l1_2_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%output_l1_3_addr_49 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 527 'getelementptr' 'output_l1_3_addr_49' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 528 [1/1] (0.70ns)   --->   "%add_ln102_47 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 528 'add' 'add_ln102_47' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln101_47 = zext i8 %add_ln102_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 529 'zext' 'zext_ln101_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%output_l1_0_addr_50 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 530 'getelementptr' 'output_l1_0_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%output_l1_1_addr_50 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 531 'getelementptr' 'output_l1_1_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%output_l1_2_addr_50 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 532 'getelementptr' 'output_l1_2_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%output_l1_3_addr_50 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 533 'getelementptr' 'output_l1_3_addr_50' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.60ns)   --->   "%br_ln96 = br void %bb810" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 534 'br' 'br_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.60>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%output_reg_3_2_1_load = load i32 %output_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 535 'load' 'output_reg_3_2_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%output_reg_3_1_1_load = load i32 %output_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 536 'load' 'output_reg_3_1_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (0.00ns)   --->   "%output_reg_3_0_1_load = load i32 %output_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 537 'load' 'output_reg_3_0_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%output_reg_2_2_1_load = load i32 %output_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 538 'load' 'output_reg_2_2_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%output_reg_2_1_1_load = load i32 %output_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 539 'load' 'output_reg_2_1_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%output_reg_2_0_1_load = load i32 %output_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 540 'load' 'output_reg_2_0_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 541 [1/1] (0.00ns)   --->   "%output_reg_1_2_1_load = load i32 %output_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 541 'load' 'output_reg_1_2_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 542 [1/1] (0.00ns)   --->   "%output_reg_1_1_1_load = load i32 %output_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 542 'load' 'output_reg_1_1_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%output_reg_1_0_1_load = load i32 %output_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 543 'load' 'output_reg_1_0_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%output_reg_0_2_1_load = load i32 %output_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 544 'load' 'output_reg_0_2_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%output_reg_0_1_1_load = load i32 %output_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 545 'load' 'output_reg_0_1_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%output_reg_0_0_1_load = load i32 %output_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 546 'load' 'output_reg_0_0_1_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_3_2_1_load, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 547 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_3_1_1_load, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 548 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_3_0_1_load, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 549 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_2_2_1_load, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 550 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_2_1_1_load, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 551 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_2_0_1_load, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 552 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_1_2_1_load, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 553 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_1_1_1_load, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 554 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_1_0_1_load, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 555 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_0_2_1_load, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 556 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_0_1_1_load, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 557 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln225 = store i32 %output_reg_0_0_1_load, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:225]   --->   Operation 558 'store' 'store_ln225' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 559 [1/1] (0.60ns)   --->   "%br_ln294 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 559 'br' 'br_ln294' <Predicate = (icmp_ln89)> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.86>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%ki = phi i3 %add_ln96, void %bb810.split285, i3, void %.split33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 560 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 561 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.49ns)   --->   "%icmp_ln96 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 562 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 563 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 564 [1/1] (0.57ns)   --->   "%add_ln96 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 564 'add' 'add_ln96' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %bb810.split, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 565 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%ki_cast42 = zext i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 566 'zext' 'ki_cast42' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 567 [1/1] (0.00ns)   --->   "%empty_78 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 567 'trunc' 'empty_78' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 568 [1/1] (0.70ns)   --->   "%empty_79 = add i4 %tmp_1, i4 %ki_cast42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 568 'add' 'empty_79' <Predicate = (!icmp_ln96)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 569 [1/1] (0.00ns)   --->   "%newIndex = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_79, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 569 'partselect' 'newIndex' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%newIndex76_cast = zext i2 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 570 'zext' 'newIndex76_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 571 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 572 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 572 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 573 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 574 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 574 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 575 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 576 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 576 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 577 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 578 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 578 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 579 [1/1] (0.65ns)   --->   "%switch_ln102 = switch i2 %empty_78, void %branch211, i2, void %branch208, i2, void %branch209, i2, void %branch210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 579 'switch' 'switch_ln102' <Predicate = (!icmp_ln96)> <Delay = 0.65>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb810"   --->   Operation 580 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.70>
ST_17 : Operation 581 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 581 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%arrayNo75 = zext i2 %empty_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 582 'zext' 'arrayNo75' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 583 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 583 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 584 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 584 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 585 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 585 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 586 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 586 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 587 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 587 'mux' 'tmp_5' <Predicate = (!icmp_ln96)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%conv54 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 588 'sext' 'conv54' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 589 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 589 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 590 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 590 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 591 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 591 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 592 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 592 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 593 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 593 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 594 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 594 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 595 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 595 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 596 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 596 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 18 <SV = 14> <Delay = 1.15>
ST_18 : Operation 597 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 597 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 598 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 598 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 599 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 599 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 600 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 600 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 601 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 601 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 602 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 602 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 603 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 603 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 604 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 604 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 19 <SV = 15> <Delay = 1.15>
ST_19 : Operation 605 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 605 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 606 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 606 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 607 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 607 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 608 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 608 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 609 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 609 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 610 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 610 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 611 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 611 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 612 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 612 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 20 <SV = 16> <Delay = 1.15>
ST_20 : Operation 613 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 613 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 614 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 614 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 615 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 615 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 616 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 616 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 617 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 617 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 618 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 618 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 619 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 619 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 620 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 620 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 21 <SV = 17> <Delay = 1.15>
ST_21 : Operation 621 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 621 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 622 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 622 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 623 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 623 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 624 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 624 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 625 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 625 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 626 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 626 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 627 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 627 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 628 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 628 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 22 <SV = 18> <Delay = 1.15>
ST_22 : Operation 629 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 629 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 630 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 630 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 631 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 631 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 632 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 632 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 633 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 633 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 634 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 634 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 635 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 635 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 636 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 636 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 23 <SV = 19> <Delay = 1.15>
ST_23 : Operation 637 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 637 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 638 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 638 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 639 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 639 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 640 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 640 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 641 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 641 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 642 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 642 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 643 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 643 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 644 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 644 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 24 <SV = 20> <Delay = 1.15>
ST_24 : Operation 645 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 645 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 646 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 646 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 647 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 647 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 648 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 648 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 649 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 649 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 650 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 650 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 651 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 651 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 652 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 652 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 25 <SV = 21> <Delay = 1.15>
ST_25 : Operation 653 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 653 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 654 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 654 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 655 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 655 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 656 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 656 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 657 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 657 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 658 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 658 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 659 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 659 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 660 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 660 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 26 <SV = 22> <Delay = 1.15>
ST_26 : Operation 661 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 661 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 662 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 662 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 663 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 663 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 664 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 664 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 665 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 665 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 666 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 666 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 667 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 667 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 668 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 668 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 27 <SV = 23> <Delay = 1.15>
ST_27 : Operation 669 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 669 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 670 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 670 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 671 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 671 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 672 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 672 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 673 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 673 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 674 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 674 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 675 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 675 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 676 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 676 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 28 <SV = 24> <Delay = 1.15>
ST_28 : Operation 677 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 677 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 678 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 678 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 679 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 679 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 680 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 680 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 681 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 681 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 682 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 682 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 683 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 683 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 684 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 684 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 29 <SV = 25> <Delay = 1.15>
ST_29 : Operation 685 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 685 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 686 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 686 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 687 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 687 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 688 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 688 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 689 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 689 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 690 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 690 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 691 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 691 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 692 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 692 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 30 <SV = 26> <Delay = 1.15>
ST_30 : Operation 693 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 693 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 694 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 694 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 695 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 695 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 696 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 696 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 697 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 697 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 698 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 698 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 699 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 699 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 700 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 700 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 31 <SV = 27> <Delay = 1.15>
ST_31 : Operation 701 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 701 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 702 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 702 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 703 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 703 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 704 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 704 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 705 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 705 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 706 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 706 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 707 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 707 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 708 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 708 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 32 <SV = 28> <Delay = 1.15>
ST_32 : Operation 709 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 709 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 710 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 710 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 711 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 711 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 712 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 712 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 713 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 713 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 714 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 714 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 715 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 715 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 716 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 716 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 33 <SV = 29> <Delay = 1.15>
ST_33 : Operation 717 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 717 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 718 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 718 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 719 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 719 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 720 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 720 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 721 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 721 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 722 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 722 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 723 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 723 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 724 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 724 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 34 <SV = 30> <Delay = 1.15>
ST_34 : Operation 725 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 725 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 726 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 726 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 727 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 727 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 728 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 728 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 729 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 729 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 730 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 730 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 731 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 731 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 732 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 732 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 35 <SV = 31> <Delay = 1.15>
ST_35 : Operation 733 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 733 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 734 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 734 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 735 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 735 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 736 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 736 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 737 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 737 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 738 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 738 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 739 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 739 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 740 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 740 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 36 <SV = 32> <Delay = 1.15>
ST_36 : Operation 741 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 741 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 742 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 742 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 743 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 743 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 744 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 744 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 745 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 745 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 746 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 746 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 747 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 747 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 748 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 748 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 37 <SV = 33> <Delay = 1.15>
ST_37 : Operation 749 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 749 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 750 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 750 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 751 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 751 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 752 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 752 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 753 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 753 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 754 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 754 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 755 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 755 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 756 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 756 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 38 <SV = 34> <Delay = 1.15>
ST_38 : Operation 757 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 757 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 758 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 758 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 759 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 759 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 760 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 760 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 761 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 761 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 762 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 762 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 763 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 763 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 764 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 764 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 39 <SV = 35> <Delay = 1.15>
ST_39 : Operation 765 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 765 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 766 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 766 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 767 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 767 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 768 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 768 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 769 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 769 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 770 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 770 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 771 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 771 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 772 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 772 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 40 <SV = 36> <Delay = 1.15>
ST_40 : Operation 773 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 773 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 774 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 774 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 775 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 775 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 776 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 776 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 777 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 777 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 778 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 778 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 779 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 779 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 780 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 780 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 41 <SV = 37> <Delay = 1.15>
ST_41 : Operation 781 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_2_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 781 'store' 'store_ln102' <Predicate = (empty_78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb810.split285"   --->   Operation 782 'br' 'br_ln0' <Predicate = (empty_78 == 2)> <Delay = 0.00>
ST_41 : Operation 783 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_1_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 783 'store' 'store_ln102' <Predicate = (empty_78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb810.split285"   --->   Operation 784 'br' 'br_ln0' <Predicate = (empty_78 == 1)> <Delay = 0.00>
ST_41 : Operation 785 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_0_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 785 'store' 'store_ln102' <Predicate = (empty_78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb810.split285"   --->   Operation 786 'br' 'br_ln0' <Predicate = (empty_78 == 0)> <Delay = 0.00>
ST_41 : Operation 787 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv54, i9 %output_l1_3_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 787 'store' 'store_ln102' <Predicate = (empty_78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb810.split285"   --->   Operation 788 'br' 'br_ln0' <Predicate = (empty_78 == 3)> <Delay = 0.00>

State 42 <SV = 13> <Delay = 0.71>
ST_42 : Operation 789 [1/1] (0.00ns)   --->   "%empty_80 = or i6 %tmp_6, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 789 'or' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 790 [1/1] (0.00ns)   --->   "%p_cast36 = zext i6 %empty_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 790 'zext' 'p_cast36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 791 [1/1] (0.00ns)   --->   "%empty_81 = or i6 %tmp_6, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 791 'or' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 792 [1/1] (0.00ns)   --->   "%p_cast40 = zext i6 %empty_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 792 'zext' 'p_cast40' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i1.i2.i4, i2 %empty_75, i1, i2 %empty_75, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 793 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 794 [1/1] (0.00ns)   --->   "%p_cast46 = zext i9 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 794 'zext' 'p_cast46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 795 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_80, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 795 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 796 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i9 %p_shl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 796 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 797 [1/1] (0.71ns)   --->   "%empty_82 = add i10 %p_cast36, i10 %p_shl14_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 797 'add' 'empty_82' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 798 [1/1] (0.00ns)   --->   "%p_cast49 = zext i10 %empty_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 798 'zext' 'p_cast49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_76, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 799 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_3, i6 %empty_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 800 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i9 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 801 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 802 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 802 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 803 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_81, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 803 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 804 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i9 %p_shl1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 804 'zext' 'p_shl12_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 805 [1/1] (0.71ns)   --->   "%empty_83 = add i10 %p_cast40, i10 %p_shl12_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 805 'add' 'empty_83' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 806 [1/1] (0.00ns)   --->   "%p_cast56 = zext i10 %empty_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 806 'zext' 'p_cast56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 807 [1/1] (0.00ns)   --->   "%empty_84 = or i9 %tmp_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 807 'or' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 808 [1/1] (0.00ns)   --->   "%p_cast47 = zext i9 %empty_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 808 'zext' 'p_cast47' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 809 [1/1] (0.00ns)   --->   "%p_cast41_cast = zext i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 809 'zext' 'p_cast41_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 810 [1/1] (0.00ns)   --->   "%empty_85 = or i10 %empty_82, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 810 'or' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i10 %empty_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 811 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 812 [1/1] (0.60ns)   --->   "%br_ln108 = br void %bb808" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 812 'br' 'br_ln108' <Predicate = true> <Delay = 0.60>

State 43 <SV = 14> <Delay = 4.00>
ST_43 : Operation 813 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i4, void, i4 %add_ln108, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 813 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 814 [1/1] (0.00ns)   --->   "%r = phi i2, void, i2 %select_ln108_1, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 814 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 815 [1/1] (0.00ns)   --->   "%s = phi i2, void, i2 %add_ln124_4, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 815 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 816 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 817 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 817 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 818 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i4 %p_shl2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 818 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 819 [1/1] (0.70ns)   --->   "%empty_96 = sub i5 %p_shl17_cast, i5 %zext_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 819 'sub' 'empty_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 820 [1/1] (0.65ns)   --->   "%icmp_ln108 = icmp_eq  i4 %indvar_flatten56, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 820 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 821 [1/1] (0.70ns)   --->   "%add_ln108 = add i4 %indvar_flatten56, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 821 'add' 'add_ln108' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split31, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 822 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 823 [1/1] (0.34ns)   --->   "%icmp_ln110 = icmp_eq  i2 %s, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 823 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 824 [1/1] (0.27ns)   --->   "%select_ln108 = select i1 %icmp_ln110, i2, i2 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 824 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 825 [1/1] (0.43ns)   --->   "%add_ln108_5 = add i2, i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 825 'add' 'add_ln108_5' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i2 %add_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 826 'zext' 'zext_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 827 [1/1] (0.27ns)   --->   "%select_ln108_1 = select i1 %icmp_ln110, i2 %add_ln108_5, i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 827 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 828 [1/1] (0.00ns)   --->   "%p_shl17_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln108_5, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 828 'bitconcatenate' 'p_shl17_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 829 [1/1] (0.00ns)   --->   "%p_shl17_cast_mid1 = zext i4 %p_shl17_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 829 'zext' 'p_shl17_cast_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 830 [1/1] (0.70ns)   --->   "%p_mid154 = sub i5 %p_shl17_cast_mid1, i5 %zext_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 830 'sub' 'p_mid154' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 831 [1/1] (0.27ns)   --->   "%select_ln108_2 = select i1 %icmp_ln110, i5 %p_mid154, i5 %empty_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 831 'select' 'select_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 832 'sext' 'sext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 833 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 834 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 834 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 835 [1/1] (0.71ns)   --->   "%add_ln108_1 = add i9 %sext_ln108_1, i9 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 835 'add' 'add_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 836 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 837 [1/1] (0.72ns)   --->   "%add_ln108_2 = add i10 %sext_ln108_2, i10 %empty_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 837 'add' 'add_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 838 [1/1] (0.71ns)   --->   "%add_ln108_3 = add i10 %sext_ln108_2, i10 %tmp_4_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 838 'add' 'add_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 839 [1/1] (0.72ns)   --->   "%add_ln108_4 = add i10 %sext_ln108_2, i10 %empty_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 839 'add' 'add_ln108_4' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 840 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 841 'zext' 'zext_ln110_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 842 [1/1] (0.70ns)   --->   "%add_ln125_16 = add i5 %zext_ln110_3, i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 842 'add' 'add_ln125_16' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i5 %add_ln125_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 843 'sext' 'sext_ln125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 844 [1/1] (0.71ns)   --->   "%add_ln125 = add i10 %p_cast46, i10 %sext_ln125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 844 'add' 'add_ln125' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 845 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i8 %trunc_ln4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 846 'sext' 'sext_ln124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i9 %sext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 847 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 848 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 848 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 849 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 849 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 850 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 850 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 851 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 851 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 852 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 852 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 853 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 853 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 854 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 854 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 855 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 855 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i5 %add_ln125_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 856 'sext' 'sext_ln125_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 857 [1/1] (0.71ns)   --->   "%add_ln125_1 = add i11 %p_cast47, i11 %sext_ln125_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 857 'add' 'add_ln125_1' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 858 [1/1] (0.00ns)   --->   "%lshr_ln124_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 858 'partselect' 'lshr_ln124_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i9 %lshr_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 859 'zext' 'zext_ln124_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 860 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 860 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 861 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 861 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 862 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 862 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 863 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 863 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 864 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 864 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 865 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 865 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 866 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 866 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 867 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 867 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 868 [1/1] (0.70ns)   --->   "%add_ln125_17 = add i5, i5 %zext_ln110_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 868 'add' 'add_ln125_17' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 869 [1/1] (0.72ns)   --->   "%add_ln125_4 = add i11 %p_cast49, i11 %sext_ln125_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 869 'add' 'add_ln125_4' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 870 [1/1] (0.00ns)   --->   "%lshr_ln124_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 870 'partselect' 'lshr_ln124_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_19 = add i11 %zext_ln110_2, i11 %zext_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 871 'add' 'add_ln125_19' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_43 : Operation 872 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln125_5 = add i11 %sext_ln108, i11 %add_ln125_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 872 'add' 'add_ln125_5' <Predicate = (!icmp_ln108)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_43 : Operation 873 [1/1] (0.00ns)   --->   "%lshr_ln124_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 873 'partselect' 'lshr_ln124_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 874 [1/1] (0.71ns)   --->   "%add_ln125_8 = add i11 %p_cast54, i11 %sext_ln125_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 874 'add' 'add_ln125_8' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 875 [1/1] (0.00ns)   --->   "%lshr_ln124_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 875 'partselect' 'lshr_ln124_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 876 [1/1] (0.72ns)   --->   "%add_ln125_12 = add i11 %p_cast56, i11 %sext_ln125_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 876 'add' 'add_ln125_12' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 877 [1/1] (0.00ns)   --->   "%lshr_ln124_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 877 'partselect' 'lshr_ln124_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 878 'br' 'br_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 44 <SV = 15> <Delay = 2.58>
ST_44 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 879 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 880 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 880 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 881 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 881 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 882 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 882 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 883 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 883 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 884 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 884 'load' 'weight_l2_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 885 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 885 'load' 'weight_l2_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 886 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 886 'load' 'weight_l2_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 887 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 887 'load' 'weight_l2_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %add_ln125_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 888 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 889 [1/1] (0.71ns)   --->   "%add_ln125_2 = add i9 %add_ln108_1, i9 %zext_ln125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 889 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 890 [1/1] (0.00ns)   --->   "%lshr_ln124_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln125_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 890 'partselect' 'lshr_ln124_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i7 %lshr_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 891 'zext' 'zext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 892 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 892 'getelementptr' 'weight_l2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 893 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 893 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 894 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 894 'getelementptr' 'weight_l2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 895 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 895 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 896 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 896 'getelementptr' 'weight_l2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 897 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 897 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 898 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 898 'getelementptr' 'weight_l2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 899 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 899 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 900 [1/1] (0.70ns)   --->   "%add_ln125_18 = add i4, i4 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 900 'add' 'add_ln125_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln125_2 = sext i4 %add_ln125_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 901 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i5 %sext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 902 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 903 [1/1] (0.71ns)   --->   "%add_ln125_3 = add i9 %add_ln108_1, i9 %zext_ln125_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 903 'add' 'add_ln125_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 904 [1/1] (0.00ns)   --->   "%lshr_ln124_3 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln125_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 904 'partselect' 'lshr_ln124_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i7 %lshr_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 905 'zext' 'zext_ln124_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 906 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 906 'getelementptr' 'weight_l2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 907 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 907 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 908 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 908 'getelementptr' 'weight_l2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 909 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 909 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 910 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 910 'getelementptr' 'weight_l2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 911 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 911 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 912 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 912 'getelementptr' 'weight_l2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 913 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 913 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 45 <SV = 16> <Delay = 1.15>
ST_45 : Operation 914 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 914 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 915 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 915 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 916 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 916 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 917 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 917 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 918 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 918 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 919 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 919 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 920 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 920 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 921 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 921 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i9 %lshr_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 922 'zext' 'zext_ln124_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 923 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 923 'getelementptr' 'weight_l2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 924 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 924 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 925 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 925 'getelementptr' 'weight_l2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 926 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 926 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 927 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 927 'getelementptr' 'weight_l2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 928 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 928 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 929 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 929 'getelementptr' 'weight_l2_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 930 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 930 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i9 %lshr_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 931 'zext' 'zext_ln124_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 932 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 932 'getelementptr' 'weight_l2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 933 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 933 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 934 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 934 'getelementptr' 'weight_l2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 935 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 935 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 936 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 936 'getelementptr' 'weight_l2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 937 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 937 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 938 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 938 'getelementptr' 'weight_l2_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 939 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 939 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 46 <SV = 17> <Delay = 1.88>
ST_46 : Operation 940 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 940 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 941 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 941 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 942 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 942 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 943 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 943 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 944 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 944 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 945 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 945 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 946 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 946 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 947 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 947 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i5 %add_ln125_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 948 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 949 [1/1] (0.72ns)   --->   "%add_ln125_6 = add i10 %add_ln108_2, i10 %zext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 949 'add' 'add_ln125_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 950 [1/1] (0.00ns)   --->   "%lshr_ln124_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 950 'partselect' 'lshr_ln124_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i8 %lshr_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 951 'zext' 'zext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 952 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 952 'getelementptr' 'weight_l2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 953 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 953 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 954 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 954 'getelementptr' 'weight_l2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 955 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 955 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 956 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 956 'getelementptr' 'weight_l2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 957 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 957 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 958 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 958 'getelementptr' 'weight_l2_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 959 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 959 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i5 %sext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 960 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 961 [1/1] (0.72ns)   --->   "%add_ln125_7 = add i10 %add_ln108_2, i10 %zext_ln125_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 961 'add' 'add_ln125_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 962 [1/1] (0.00ns)   --->   "%lshr_ln124_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 962 'partselect' 'lshr_ln124_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln124_11 = zext i8 %lshr_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 963 'zext' 'zext_ln124_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 964 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 964 'getelementptr' 'weight_l2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 965 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 965 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 966 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 966 'getelementptr' 'weight_l2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 967 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 967 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 968 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 968 'getelementptr' 'weight_l2_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 969 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 969 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 970 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 970 'getelementptr' 'weight_l2_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 971 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 971 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 47 <SV = 18> <Delay = 2.59>
ST_47 : Operation 972 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 972 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 973 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 973 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 974 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 974 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 975 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 975 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 976 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 976 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 977 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 977 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 978 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 978 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 979 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 979 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln124_12 = zext i9 %lshr_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 980 'zext' 'zext_ln124_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 981 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 981 'getelementptr' 'weight_l2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 982 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 982 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 983 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 983 'getelementptr' 'weight_l2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 984 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 984 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 985 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 985 'getelementptr' 'weight_l2_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 986 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 986 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 987 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 987 'getelementptr' 'weight_l2_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 988 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 988 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 989 [1/1] (0.70ns)   --->   "%add_ln125_20 = add i4, i4 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 989 'add' 'add_ln125_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i4 %add_ln125_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 990 'zext' 'zext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 991 [1/1] (0.72ns)   --->   "%add_ln125_9 = add i10 %add_ln108_3, i10 %zext_ln125_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 991 'add' 'add_ln125_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 992 [1/1] (0.00ns)   --->   "%lshr_ln124_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 992 'partselect' 'lshr_ln124_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln124_13 = zext i8 %lshr_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 993 'zext' 'zext_ln124_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 994 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 994 'getelementptr' 'weight_l2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 995 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 995 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 996 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 996 'getelementptr' 'weight_l2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 997 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 997 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 998 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 998 'getelementptr' 'weight_l2_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 999 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 999 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1000 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1000 'getelementptr' 'weight_l2_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1001 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1001 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1002 [1/1] (0.72ns)   --->   "%add_ln125_10 = add i10 %add_ln108_3, i10 %zext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1002 'add' 'add_ln125_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1003 [1/1] (0.00ns)   --->   "%lshr_ln124_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1003 'partselect' 'lshr_ln124_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1004 [1/1] (0.72ns)   --->   "%add_ln125_11 = add i10 %add_ln108_3, i10 %zext_ln125_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1004 'add' 'add_ln125_11' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1005 [1/1] (0.00ns)   --->   "%lshr_ln124_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1005 'partselect' 'lshr_ln124_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1006 [1/1] (0.72ns)   --->   "%add_ln125_13 = add i10 %add_ln108_4, i10 %zext_ln125_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1006 'add' 'add_ln125_13' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1007 [1/1] (0.00ns)   --->   "%lshr_ln124_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1007 'partselect' 'lshr_ln124_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1008 [1/1] (0.72ns)   --->   "%add_ln125_14 = add i10 %add_ln108_4, i10 %zext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1008 'add' 'add_ln125_14' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1009 [1/1] (0.00ns)   --->   "%lshr_ln124_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1009 'partselect' 'lshr_ln124_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1010 [1/1] (0.72ns)   --->   "%add_ln125_15 = add i10 %add_ln108_4, i10 %zext_ln125_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1010 'add' 'add_ln125_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1011 [1/1] (0.00ns)   --->   "%lshr_ln124_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1011 'partselect' 'lshr_ln124_14' <Predicate = true> <Delay = 0.00>

State 48 <SV = 19> <Delay = 1.55>
ST_48 : Operation 1012 [1/1] (0.43ns)   --->   "%add_ln124 = add i2 %select_ln108, i2 %trunc_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1012 'add' 'add_ln124' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i2 %add_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1013 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1014 [1/1] (0.39ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1014 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1015 [1/1] (0.43ns)   --->   "%add_ln124_4 = add i2, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1015 'add' 'add_ln124_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1016 [1/1] (0.43ns)   --->   "%add_ln124_1 = add i2 %trunc_ln108, i2 %add_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1016 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i2 %add_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1017 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1018 [1/1] (0.39ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1018 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1019 [1/1] (0.39ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1019 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1020 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1020 'mux' 'tmp_11' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1021 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1021 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1022 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1022 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1023 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1023 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1024 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1024 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1025 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1025 'mux' 'tmp_14' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1026 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1026 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1027 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1027 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1028 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1028 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1029 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1029 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1030 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1030 'mux' 'tmp_15' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln124_14 = zext i8 %lshr_ln124_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1031 'zext' 'zext_ln124_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1032 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1032 'getelementptr' 'weight_l2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1033 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1033 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1034 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1034 'getelementptr' 'weight_l2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1035 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1035 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1036 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1036 'getelementptr' 'weight_l2_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1037 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1037 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1038 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1038 'getelementptr' 'weight_l2_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1039 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1039 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln124_15 = zext i8 %lshr_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1040 'zext' 'zext_ln124_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1041 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1041 'getelementptr' 'weight_l2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1042 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1042 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1043 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1043 'getelementptr' 'weight_l2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1044 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1044 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1045 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1045 'getelementptr' 'weight_l2_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1046 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1046 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1047 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1047 'getelementptr' 'weight_l2_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1048 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1048 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 49 <SV = 20> <Delay = 1.55>
ST_49 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_2)   --->   "%xor_ln108 = xor i2 %trunc_ln108, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1049 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1050 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln124_2 = add i2 %select_ln108, i2 %xor_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1050 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i2 %add_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1051 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1052 [1/1] (0.39ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1052 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_5 = add i2, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1053 'add' 'add_ln124_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_49 : Operation 1054 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln124_3 = add i2 %trunc_ln108, i2 %add_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1054 'add' 'add_ln124_3' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_49 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i2 %add_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1055 'zext' 'zext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1056 [1/1] (0.39ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1056 'mux' 'tmp_s' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1057 [1/1] (0.39ns)   --->   "%tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1057 'mux' 'tmp_12' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1058 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1058 'mux' 'tmp_13' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1059 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1059 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1060 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1060 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1061 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1061 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1062 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1062 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1063 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1063 'mux' 'tmp_16' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1064 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1064 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1065 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1065 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1066 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1066 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1067 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1067 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1068 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1068 'mux' 'tmp_17' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln124_16 = zext i9 %lshr_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1069 'zext' 'zext_ln124_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1070 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1070 'getelementptr' 'weight_l2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1071 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1071 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1072 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1072 'getelementptr' 'weight_l2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1073 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1073 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1074 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1074 'getelementptr' 'weight_l2_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1075 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1075 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1076 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1076 'getelementptr' 'weight_l2_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1077 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1077 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln124_17 = zext i8 %lshr_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1078 'zext' 'zext_ln124_17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1079 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1079 'getelementptr' 'weight_l2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1080 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1080 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1081 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1081 'getelementptr' 'weight_l2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1082 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1082 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1083 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1083 'getelementptr' 'weight_l2_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1084 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1084 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1085 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1085 'getelementptr' 'weight_l2_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1086 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1086 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 50 <SV = 21> <Delay = 1.55>
ST_50 : Operation 1087 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1087 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1088 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1088 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1089 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1089 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1090 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1090 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1091 [1/1] (0.39ns)   --->   "%tmp_18 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1091 'mux' 'tmp_18' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1092 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1092 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1093 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1093 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1094 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1094 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1095 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1095 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1096 [1/1] (0.39ns)   --->   "%tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1096 'mux' 'tmp_19' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln124_18 = zext i8 %lshr_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1097 'zext' 'zext_ln124_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1098 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1098 'getelementptr' 'weight_l2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1099 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1099 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1100 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1100 'getelementptr' 'weight_l2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1101 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1101 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1102 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1102 'getelementptr' 'weight_l2_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1103 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1103 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1104 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1104 'getelementptr' 'weight_l2_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1105 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1105 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln124_19 = zext i8 %lshr_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1106 'zext' 'zext_ln124_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1107 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1107 'getelementptr' 'weight_l2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1108 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1108 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1109 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1109 'getelementptr' 'weight_l2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1110 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1110 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1111 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1111 'getelementptr' 'weight_l2_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1112 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1112 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1113 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1113 'getelementptr' 'weight_l2_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1114 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1114 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 51 <SV = 22> <Delay = 1.55>
ST_51 : Operation 1115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_11_VITIS_LOOP_110_12_str"   --->   Operation 1115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1116 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1116 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1117 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1118 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1119 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1119 'specloopname' 'specloopname_ln110' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1120 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1120 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1121 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1121 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1122 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1122 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1123 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1123 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1124 [1/1] (0.39ns)   --->   "%tmp_20 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1124 'mux' 'tmp_20' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1125 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1125 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1126 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1126 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1127 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1127 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1128 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1128 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1129 [1/1] (0.39ns)   --->   "%tmp_21 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1129 'mux' 'tmp_21' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %select_ln108_1, i1, i2 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1130 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i5 %tmp_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1131 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1132 [1/1] (0.60ns)   --->   "%br_ln130 = br void %bb807" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1132 'br' 'br_ln130' <Predicate = true> <Delay = 0.60>

State 52 <SV = 23> <Delay = 1.89>
ST_52 : Operation 1133 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i8, void %.split31, i8 %add_ln130, void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1133 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1134 [1/1] (0.00ns)   --->   "%ci = phi i3, void %.split31, i3 %p_mid217_v_v_v, void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1134 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1135 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6, void %.split31, i6 %select_ln134_5, void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1135 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1136 [1/1] (0.58ns)   --->   "%icmp_ln130 = icmp_eq  i8 %indvar_flatten46, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1136 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1137 [1/1] (0.70ns)   --->   "%add_ln130 = add i8, i8 %indvar_flatten46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1137 'add' 'add_ln130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %.split23, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1138 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1139 [1/1] (0.61ns)   --->   "%icmp_ln134 = icmp_eq  i6 %indvar_flatten, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1139 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1140 [1/1] (0.57ns)   --->   "%add_ln130_1 = add i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 1140 'add' 'add_ln130_1' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1141 [1/1] (0.27ns)   --->   "%p_mid217_v_v_v = select i1 %icmp_ln134, i3 %add_ln130_1, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1141 'select' 'p_mid217_v_v_v' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1142 [1/1] (0.00ns)   --->   "%p_mid217_v_v = zext i3 %p_mid217_v_v_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1142 'zext' 'p_mid217_v_v' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_52 : Operation 1143 [3/3] (0.99ns) (grouped into DSP with root node p_mid217)   --->   "%p_mid217_v = mul i8, i8 %p_mid217_v_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1143 'mul' 'p_mid217_v' <Predicate = (!icmp_ln130)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1144 [1/1] (0.00ns)   --->   "%empty_91 = trunc i3 %p_mid217_v_v_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1144 'trunc' 'empty_91' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_52 : Operation 1145 [1/1] (0.65ns)   --->   "%switch_ln139 = switch i2 %empty_91, void %branch15, i2, void %branch12, i2, void %branch13, i2, void %branch14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1145 'switch' 'switch_ln139' <Predicate = (!icmp_ln130)> <Delay = 0.65>
ST_52 : Operation 1146 [1/1] (0.70ns)   --->   "%add_ln134_1 = add i6 %indvar_flatten, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1146 'add' 'add_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1147 [1/1] (0.29ns)   --->   "%select_ln134_5 = select i1 %icmp_ln134, i6, i6 %add_ln134_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1147 'select' 'select_ln134_5' <Predicate = (!icmp_ln130)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 24> <Delay = 0.99>
ST_53 : Operation 1148 [2/3] (0.99ns) (grouped into DSP with root node p_mid217)   --->   "%p_mid217_v = mul i8, i8 %p_mid217_v_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1148 'mul' 'p_mid217_v' <Predicate = (!icmp_ln130)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 25> <Delay = 0.64>
ST_54 : Operation 1149 [1/3] (0.00ns) (grouped into DSP with root node p_mid217)   --->   "%p_mid217_v = mul i8, i8 %p_mid217_v_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1149 'mul' 'p_mid217_v' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 1150 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_mid217 = add i8 %zext_ln110, i8 %p_mid217_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1150 'add' 'p_mid217' <Predicate = (!icmp_ln130)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 26> <Delay = 3.99>
ST_55 : Operation 1151 [1/1] (0.00ns)   --->   "%hi = phi i3, void %.split31, i3 %select_ln134_4, void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1151 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1152 [1/1] (0.00ns)   --->   "%wi = phi i3, void %.split31, i3 %add_ln135, void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 1152 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1153 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i3 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1154 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1155 [1/1] (0.00ns)   --->   "%empty_86 = trunc i3 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1155 'trunc' 'empty_86' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1156 [1/1] (0.57ns)   --->   "%empty_87 = add i4 %zext_ln134_1, i4 %zext_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1156 'add' 'empty_87' <Predicate = (!icmp_ln134)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1157 [1/1] (0.00ns)   --->   "%p_cast72 = zext i4 %empty_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1157 'zext' 'p_cast72' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1158 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_87, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1158 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1159 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %hi, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1159 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1160 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1160 'zext' 'p_shl18_cast' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_55 : Operation 1161 [1/1] (0.70ns)   --->   "%empty_88 = sub i7 %p_shl18_cast, i7 %zext_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1161 'sub' 'empty_88' <Predicate = (!icmp_ln134)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1162 [1/1] (0.70ns)   --->   "%add_ln141_1 = add i7 %p_cast72, i7 %p_shl3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1162 'add' 'add_ln141_1' <Predicate = (!icmp_ln134)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1163 [1/1] (0.43ns)   --->   "%add_ln140_1 = add i2 %select_ln108_1, i2 %empty_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1163 'add' 'add_ln140_1' <Predicate = (!icmp_ln134)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1165 [1/1] (0.27ns)   --->   "%hi_mid212 = select i1 %icmp_ln134, i3, i3 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1165 'select' 'hi_mid212' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1166 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_mid217 = add i8 %zext_ln110, i8 %p_mid217_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1166 'add' 'p_mid217' <Predicate = (!icmp_ln130)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 1167 [1/1] (0.00ns)   --->   "%empty_90 = trunc i8 %p_mid217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1167 'trunc' 'empty_90' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%p_mid237 = select i1 %icmp_ln134, i7, i7 %empty_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1168 'select' 'p_mid237' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%zext_ln141_mid241_v = select i1 %icmp_ln134, i7 %zext_ln141_1, i7 %add_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1169 'select' 'zext_ln141_mid241_v' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node select_ln134_3)   --->   "%add_ln140_1_mid243 = select i1 %icmp_ln134, i2 %select_ln108_1, i2 %add_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1170 'select' 'add_ln140_1_mid243' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln135_mid245)   --->   "%not_exitcond_flatten = xor i1 %icmp_ln134, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1171 'xor' 'not_exitcond_flatten' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1172 [1/1] (0.49ns)   --->   "%icmp_ln135 = icmp_eq  i3 %wi, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 1172 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln130)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1173 [1/1] (0.12ns) (out node of the LUT)   --->   "%icmp_ln135_mid245 = and i1 %icmp_ln135, i1 %not_exitcond_flatten" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 1173 'and' 'icmp_ln135_mid245' <Predicate = (!icmp_ln130)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1174 [1/1] (0.57ns)   --->   "%add_ln134 = add i3, i3 %hi_mid212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1174 'add' 'add_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %icmp_ln135_mid245, i1 %icmp_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1175 'or' 'or_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1176 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %or_ln134, i3, i3 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1176 'select' 'select_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i3 %add_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1177 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i3 %add_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1178 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1179 [1/1] (0.00ns)   --->   "%empty_92 = trunc i3 %add_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1179 'trunc' 'empty_92' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1180 [1/1] (0.57ns)   --->   "%p_mid1 = add i4 %zext_ln134_3, i4 %zext_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1180 'add' 'p_mid1' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1181 [1/1] (0.00ns)   --->   "%p_cast72_mid1 = zext i4 %p_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1181 'zext' 'p_cast72_mid1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1182 [1/1] (0.00ns)   --->   "%p_shl19_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %p_mid1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1182 'bitconcatenate' 'p_shl19_mid1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1183 [1/1] (0.00ns)   --->   "%p_shl18_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln134, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1183 'bitconcatenate' 'p_shl18_mid1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1184 [1/1] (0.00ns)   --->   "%p_shl18_cast_mid1 = zext i6 %p_shl18_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1184 'zext' 'p_shl18_cast_mid1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1185 [1/1] (0.70ns)   --->   "%p_mid13 = sub i7 %p_shl18_cast_mid1, i7 %zext_ln134_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1185 'sub' 'p_mid13' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%select_ln134_1 = select i1 %icmp_ln135_mid245, i7 %p_mid13, i7 %p_mid237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1186 'select' 'select_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1187 [1/1] (0.70ns)   --->   "%add_ln141_3 = add i7 %p_cast72_mid1, i7 %p_shl19_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1187 'add' 'add_ln141_3' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%select_ln134_2 = select i1 %icmp_ln135_mid245, i7 %add_ln141_3, i7 %zext_ln141_mid241_v" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1188 'select' 'select_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%zext_ln134_4 = zext i7 %select_ln134_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1189 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1190 [1/1] (0.43ns)   --->   "%add_ln140_3 = add i2 %select_ln108_1, i2 %empty_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1190 'add' 'add_ln140_3' <Predicate = (!icmp_ln130)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1191 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln134_3 = select i1 %icmp_ln135_mid245, i2 %add_ln140_3, i2 %add_ln140_1_mid243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1191 'select' 'select_ln134_3' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1192 [1/1] (0.27ns)   --->   "%select_ln134_4 = select i1 %icmp_ln135_mid245, i3 %add_ln134, i3 %hi_mid212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1192 'select' 'select_ln134_4' <Predicate = (!icmp_ln130)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln139)   --->   "%wi_cast75 = zext i3 %select_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1193 'zext' 'wi_cast75' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1194 [1/1] (0.00ns)   --->   "%wi_cast = zext i3 %select_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134]   --->   Operation 1194 'zext' 'wi_cast' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i3 %select_ln134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1195 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1196 [1/1] (0.70ns)   --->   "%add_ln141_2 = add i8 %p_mid217, i8 %wi_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1196 'add' 'add_ln141_2' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln141)   --->   "%zext_ln141 = zext i8 %add_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1197 'zext' 'zext_ln141' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1198 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln141 = add i9 %zext_ln141, i9 %zext_ln134_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1198 'add' 'add_ln141' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i2 %empty_90, i2 %trunc_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1199 'add' 'add_ln140_2' <Predicate = (!icmp_ln130)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_55 : Operation 1200 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln140 = add i2 %add_ln140_2, i2 %select_ln134_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1200 'add' 'add_ln140' <Predicate = (!icmp_ln130)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_55 : Operation 1201 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1201 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1202 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1203 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1203 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1204 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1204 'load' 'data_l2_0_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 1205 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1205 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1206 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1206 'load' 'data_l2_1_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 1207 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1207 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1208 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1208 'load' 'data_l2_2_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 1209 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1209 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 1210 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1210 'load' 'data_l2_3_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 1211 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln139 = add i7 %select_ln134_1, i7 %wi_cast75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1211 'add' 'add_ln139' <Predicate = (!icmp_ln130)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1212 [1/1] (0.57ns)   --->   "%add_ln135 = add i3 %select_ln134, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:135]   --->   Operation 1212 'add' 'add_ln135' <Predicate = (!icmp_ln130)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb807"   --->   Operation 1213 'br' 'br_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>

State 56 <SV = 27> <Delay = 2.70>
ST_56 : Operation 1214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17_str"   --->   Operation 1214 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1215 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1215 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1216 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1216 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1217 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_134_16_VITIS_LOOP_135_17_str"   --->   Operation 1217 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1218 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1218 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1219 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:136]   --->   Operation 1219 'specloopname' 'specloopname_ln136' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %add_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1220 'zext' 'zext_ln140' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1221 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1221 'load' 'data_l2_0_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1222 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1222 'load' 'data_l2_1_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1223 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1223 'load' 'data_l2_2_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1224 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1224 'load' 'data_l2_3_load' <Predicate = (!icmp_ln130)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1225 [1/1] (0.39ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1225 'mux' 'tmp' <Predicate = (!icmp_ln130)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i7 %add_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1226 'sext' 'sext_ln139' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1227 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1227 'getelementptr' 'data_l1_0_0_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1228 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1228 'getelementptr' 'data_l1_1_0_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1229 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1229 'getelementptr' 'data_l1_2_0_addr_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1230 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1230 'getelementptr' 'data_l1_3_0_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_56 : Operation 1231 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp, i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1231 'store' 'store_ln139' <Predicate = (empty_91 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1232 [1/1] (0.00ns)   --->   "%br_ln139 = br void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1232 'br' 'br_ln139' <Predicate = (empty_91 == 2)> <Delay = 0.00>
ST_56 : Operation 1233 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp, i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1233 'store' 'store_ln139' <Predicate = (empty_91 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln139 = br void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1234 'br' 'br_ln139' <Predicate = (empty_91 == 1)> <Delay = 0.00>
ST_56 : Operation 1235 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp, i9 %data_l1_0_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1235 'store' 'store_ln139' <Predicate = (empty_91 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln139 = br void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1236 'br' 'br_ln139' <Predicate = (empty_91 == 0)> <Delay = 0.00>
ST_56 : Operation 1237 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp, i9 %data_l1_3_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1237 'store' 'store_ln139' <Predicate = (empty_91 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln139 = br void %bb807.split240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1238 'br' 'br_ln139' <Predicate = (empty_91 == 3)> <Delay = 0.00>

State 57 <SV = 27> <Delay = 0.60>
ST_57 : Operation 1239 [1/1] (0.00ns)   --->   "%p_cast64 = sext i8 %tmp_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1239 'sext' 'p_cast64' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1240 [1/1] (0.00ns)   --->   "%p_cast77 = sext i8 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1240 'sext' 'p_cast77' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1241 [1/1] (0.00ns)   --->   "%p_cast79 = sext i8 %tmp_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1241 'sext' 'p_cast79' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1242 [1/1] (0.00ns)   --->   "%p_cast81 = sext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1242 'sext' 'p_cast81' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1243 [1/1] (0.00ns)   --->   "%p_cast66 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1243 'sext' 'p_cast66' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1244 [1/1] (0.00ns)   --->   "%p_cast83 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1244 'sext' 'p_cast83' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1245 [1/1] (0.00ns)   --->   "%p_cast85 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1245 'sext' 'p_cast85' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1246 [1/1] (0.00ns)   --->   "%p_cast87 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1246 'sext' 'p_cast87' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1247 [1/1] (0.00ns)   --->   "%p_cast68 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1247 'sext' 'p_cast68' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1248 [1/1] (0.00ns)   --->   "%p_cast89 = sext i8 %tmp_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1248 'sext' 'p_cast89' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1249 [1/1] (0.00ns)   --->   "%p_cast91 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1249 'sext' 'p_cast91' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1250 [1/1] (0.00ns)   --->   "%p_cast93 = sext i8 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1250 'sext' 'p_cast93' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1251 [1/1] (0.00ns)   --->   "%p_cast70 = sext i8 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1251 'sext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1252 [1/1] (0.00ns)   --->   "%p_cast95 = sext i8 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1252 'sext' 'p_cast95' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1253 [1/1] (0.00ns)   --->   "%p_cast97 = sext i8 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1253 'sext' 'p_cast97' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1254 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1255 [1/1] (0.60ns)   --->   "%br_ln151 = br void %bb806" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1255 'br' 'br_ln151' <Predicate = true> <Delay = 0.60>

State 58 <SV = 28> <Delay = 1.15>
ST_58 : Operation 1256 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %add_ln151, void %.split27._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157]   --->   Operation 1256 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1257 [1/1] (0.61ns)   --->   "%icmp_ln151 = icmp_eq  i6 %i, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1257 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1258 [1/1] (0.70ns)   --->   "%add_ln151 = add i6 %i, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1258 'add' 'add_ln151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1259 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %bb806.split_ifconv, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1259 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i6 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1260 'zext' 'zext_ln160' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_58 : Operation 1261 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1261 'getelementptr' 'data_l1_0_0_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_58 : Operation 1262 [2/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1262 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 59 <SV = 29> <Delay = 2.15>
ST_59 : Operation 1263 [1/1] (0.00ns)   --->   "%p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505_load = load i8 %p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1263 'load' 'p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1264 [1/1] (0.00ns)   --->   "%p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512_load = load i8 %p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1264 'load' 'p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i6 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1265 'zext' 'zext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i6 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1266 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1267 [1/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1267 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 1268 [1/1] (0.70ns)   --->   "%add_ln157 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157]   --->   Operation 1268 'add' 'add_ln157' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i7 %add_ln157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1269 'sext' 'sext_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1270 [1/1] (0.61ns)   --->   "%icmp_ln159 = icmp_ne  i6 %i, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1270 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln160_2 = zext i9 %sext_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1271 'zext' 'zext_ln160_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1272 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln160_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1272 'getelementptr' 'data_l1_1_0_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1273 [2/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1273 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 1274 [1/1] (0.70ns)   --->   "%add_ln169_3 = add i8 %zext_ln160_1, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1274 'add' 'add_ln169_3' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1275 [1/1] (0.00ns)   --->   "%p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498_load = load i8 %p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1275 'load' 'p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln228_2 = sext i8 %p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1276 'sext' 'sext_ln228_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln228_5 = sext i8 %p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1277 'sext' 'sext_ln228_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln228_8 = sext i8 %p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1278 'sext' 'sext_ln228_8' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln229_4 = sext i8 %data_l1_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1279 'sext' 'sext_ln229_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1280 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_2)   --->   "%mul_ln229_6 = mul i16 %sext_ln228_2, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1280 'mul' 'mul_ln229_6' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1281 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_5)   --->   "%mul_ln229_9 = mul i16 %sext_ln228_5, i16 %p_cast87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1281 'mul' 'mul_ln229_9' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1282 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_8)   --->   "%mul_ln229_12 = mul i16 %sext_ln228_8, i16 %p_cast93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1282 'mul' 'mul_ln229_12' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1283 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_11)   --->   "%mul_ln229_15 = mul i16 %sext_ln229_4, i16 %sext_ln151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1283 'mul' 'mul_ln229_15' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1284 [1/1] (0.00ns)   --->   "%store_ln160 = store i8 %data_l1_0_0_load, i8 %p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512, i8 %p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1284 'store' 'store_ln160' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1285 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa283_lcssa_lcssa_lcssa_lcssa_lcssa512_load, i8 %p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505, i8 %p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1285 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_59 : Operation 1286 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa279_lcssa_lcssa_lcssa_lcssa_lcssa505_load, i8 %p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498, i8 %p_lcssa274_lcssa_lcssa_lcssa_lcssa_lcssa498_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1286 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 60 <SV = 30> <Delay = 2.56>
ST_60 : Operation 1287 [1/1] (0.00ns)   --->   "%p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503_load = load i8 %p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1287 'load' 'p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1288 [1/1] (0.00ns)   --->   "%p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510_load = load i8 %p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1288 'load' 'p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1289 [1/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1289 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 1290 [1/1] (0.30ns)   --->   "%select_ln159 = select i1 %icmp_ln159, i8 %data_l1_1_0_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1290 'select' 'select_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1291 [1/1] (0.70ns)   --->   "%add_ln157_1 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157]   --->   Operation 1291 'add' 'add_ln157_1' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln159_1 = sext i7 %add_ln157_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1292 'sext' 'sext_ln159_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln157_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1293 'bitselect' 'tmp_23' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln160_3 = zext i9 %sext_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1294 'zext' 'zext_ln160_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1295 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln160_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1295 'getelementptr' 'data_l1_2_0_addr' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1296 [2/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1296 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 1297 [1/1] (0.70ns)   --->   "%add_ln157_2 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157]   --->   Operation 1297 'add' 'add_ln157_2' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln159_2 = sext i7 %add_ln157_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1298 'sext' 'sext_ln159_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln157_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1299 'bitselect' 'tmp_24' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1300 [1/1] (0.70ns)   --->   "%add_ln169 = add i9 %sext_ln159_2, i9 %p_cast41_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1300 'add' 'add_ln169' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i9 %add_ln169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1301 'zext' 'zext_ln169' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1302 [1/1] (0.00ns)   --->   "%output_l1_3_addr_6 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1302 'getelementptr' 'output_l1_3_addr_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1303 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1303 'load' 'output_l1_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 1304 [1/1] (0.70ns)   --->   "%add_ln169_1 = add i9 %sext_ln159_1, i9 %p_cast41_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1304 'add' 'add_ln169_1' <Predicate = (!icmp_ln151)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i9 %add_ln169_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1305 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1306 [1/1] (0.00ns)   --->   "%output_l1_2_addr_7 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln169_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1306 'getelementptr' 'output_l1_2_addr_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1307 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1307 'load' 'output_l1_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 1308 [1/1] (0.70ns)   --->   "%add_ln169_2 = add i9 %sext_ln159, i9 %p_cast41_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1308 'add' 'add_ln169_2' <Predicate = (!icmp_ln151 & icmp_ln159)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i9 %add_ln169_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1309 'zext' 'zext_ln169_2' <Predicate = (!icmp_ln151 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 1310 [1/1] (0.00ns)   --->   "%output_l1_1_addr_7 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln169_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1310 'getelementptr' 'output_l1_1_addr_7' <Predicate = (!icmp_ln151 & icmp_ln159)> <Delay = 0.00>
ST_60 : Operation 1311 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1311 'load' 'output_l1_1_load' <Predicate = (!icmp_ln151 & icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln169_3 = zext i8 %add_ln169_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1312 'zext' 'zext_ln169_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1313 [1/1] (0.00ns)   --->   "%output_l1_0_addr_7 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln169_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1313 'getelementptr' 'output_l1_0_addr_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1314 [2/2] (1.15ns)   --->   "%psum_3 = load i9 %output_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1314 'load' 'psum_3' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 1315 [1/1] (0.59ns)   --->   "%icmp_ln271_3 = icmp_ult  i7 %add_ln157_2, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1315 'icmp' 'icmp_ln271_3' <Predicate = (!icmp_ln151)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1316 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271_3, void %.split27._crit_edge.3, void %bb799.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1316 'br' 'br_ln271' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1317 [1/1] (0.00ns)   --->   "%p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496_load = load i8 %p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1317 'load' 'p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln228_1 = sext i8 %p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1318 'sext' 'sext_ln228_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln228_4 = sext i8 %p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1319 'sext' 'sext_ln228_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln228_7 = sext i8 %p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1320 'sext' 'sext_ln228_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln228_10 = sext i8 %select_ln159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1321 'sext' 'sext_ln228_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1322 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_1)   --->   "%mul_ln229_5 = mul i16 %sext_ln228_1, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1322 'mul' 'mul_ln229_5' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1323 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_2)   --->   "%mul_ln229_6 = mul i16 %sext_ln228_2, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1323 'mul' 'mul_ln229_6' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1324 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_4)   --->   "%mul_ln229_8 = mul i16 %sext_ln228_4, i16 %p_cast85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1324 'mul' 'mul_ln229_8' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1325 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_5)   --->   "%mul_ln229_9 = mul i16 %sext_ln228_5, i16 %p_cast87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1325 'mul' 'mul_ln229_9' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1326 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_7)   --->   "%mul_ln229_11 = mul i16 %sext_ln228_7, i16 %p_cast91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1326 'mul' 'mul_ln229_11' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1327 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_8)   --->   "%mul_ln229_12 = mul i16 %sext_ln228_8, i16 %p_cast93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1327 'mul' 'mul_ln229_12' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1328 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_10)   --->   "%mul_ln229_14 = mul i16 %sext_ln228_10, i16 %p_cast97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1328 'mul' 'mul_ln229_14' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1329 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_11)   --->   "%mul_ln229_15 = mul i16 %sext_ln229_4, i16 %sext_ln151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1329 'mul' 'mul_ln229_15' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1330 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln159, i8 %p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510, i8 %p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1330 'store' 'store_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1331 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa282_lcssa_lcssa_lcssa_lcssa_lcssa510_load, i8 %p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503, i8 %p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1331 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_60 : Operation 1332 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa278_lcssa_lcssa_lcssa_lcssa_lcssa503_load, i8 %p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496, i8 %p_lcssa272_lcssa_lcssa_lcssa_lcssa_lcssa496_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1332 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 61 <SV = 31> <Delay = 2.45>
ST_61 : Operation 1333 [1/1] (0.00ns)   --->   "%p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501_load = load i8 %p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1333 'load' 'p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1334 [1/1] (0.00ns)   --->   "%p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508_load = load i8 %p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1334 'load' 'p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1335 [1/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1335 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 1336 [1/1] (0.30ns)   --->   "%select_ln159_1 = select i1 %tmp_23, i8, i8 %data_l1_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1336 'select' 'select_ln159_1' <Predicate = (!icmp_ln151)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln160_4 = zext i9 %sext_ln159_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1337 'zext' 'zext_ln160_4' <Predicate = (!icmp_ln151 & !tmp_24)> <Delay = 0.00>
ST_61 : Operation 1338 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln160_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1338 'getelementptr' 'data_l1_3_0_addr_1' <Predicate = (!icmp_ln151 & !tmp_24)> <Delay = 0.00>
ST_61 : Operation 1339 [2/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1339 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln151 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 1340 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1340 'load' 'output_l1_3_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1341 [1/1] (0.22ns)   --->   "%psum = select i1 %tmp_24, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1341 'select' 'psum' <Predicate = (!icmp_ln151)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1342 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1342 'load' 'output_l1_2_load' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1343 [1/1] (0.22ns)   --->   "%psum_1 = select i1 %tmp_23, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1343 'select' 'psum_1' <Predicate = (!icmp_ln151)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1344 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1344 'load' 'output_l1_1_load' <Predicate = (!icmp_ln151 & icmp_ln159)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1345 [1/1] (0.22ns)   --->   "%psum_2 = select i1 %icmp_ln159, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1345 'select' 'psum_2' <Predicate = (!icmp_ln151)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 1346 [1/2] (1.15ns)   --->   "%psum_3 = load i9 %output_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1346 'load' 'psum_3' <Predicate = (!icmp_ln151)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 1347 [1/1] (0.00ns)   --->   "%p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494_load = load i8 %p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1347 'load' 'p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i8 %p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1348 'sext' 'sext_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln228_3 = sext i8 %p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1349 'sext' 'sext_ln228_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln228_6 = sext i8 %p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1350 'sext' 'sext_ln228_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln228_9 = sext i8 %select_ln159_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1351 'sext' 'sext_ln228_9' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1352 [3/3] (0.99ns) (grouped into DSP with root node add_ln227)   --->   "%mul_ln229_4 = mul i16 %sext_ln228, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1352 'mul' 'mul_ln229_4' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1353 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_1)   --->   "%mul_ln229_5 = mul i16 %sext_ln228_1, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1353 'mul' 'mul_ln229_5' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1354 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_2)   --->   "%mul_ln229_6 = mul i16 %sext_ln228_2, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1354 'mul' 'mul_ln229_6' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1355 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_2)   --->   "%sext_ln229_7 = sext i16 %mul_ln229_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1355 'sext' 'sext_ln229_7' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1356 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_3)   --->   "%mul_ln229_7 = mul i16 %sext_ln228_3, i16 %p_cast83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1356 'mul' 'mul_ln229_7' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1357 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_4)   --->   "%mul_ln229_8 = mul i16 %sext_ln228_4, i16 %p_cast85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1357 'mul' 'mul_ln229_8' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1358 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_5)   --->   "%mul_ln229_9 = mul i16 %sext_ln228_5, i16 %p_cast87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1358 'mul' 'mul_ln229_9' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1359 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_5)   --->   "%sext_ln229_10 = sext i16 %mul_ln229_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1359 'sext' 'sext_ln229_10' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1360 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_6)   --->   "%mul_ln229_10 = mul i16 %sext_ln228_6, i16 %p_cast89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1360 'mul' 'mul_ln229_10' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1361 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_7)   --->   "%mul_ln229_11 = mul i16 %sext_ln228_7, i16 %p_cast91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1361 'mul' 'mul_ln229_11' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1362 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_8)   --->   "%mul_ln229_12 = mul i16 %sext_ln228_8, i16 %p_cast93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1362 'mul' 'mul_ln229_12' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1363 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_8)   --->   "%sext_ln229_13 = sext i16 %mul_ln229_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1363 'sext' 'sext_ln229_13' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1364 [3/3] (0.99ns) (grouped into DSP with root node add_ln227_9)   --->   "%mul_ln229_13 = mul i16 %sext_ln228_9, i16 %p_cast95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1364 'mul' 'mul_ln229_13' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1365 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_10)   --->   "%mul_ln229_14 = mul i16 %sext_ln228_10, i16 %p_cast97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1365 'mul' 'mul_ln229_14' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1366 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_11)   --->   "%mul_ln229_15 = mul i16 %sext_ln229_4, i16 %sext_ln151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1366 'mul' 'mul_ln229_15' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1367 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_11)   --->   "%sext_ln227_4 = sext i16 %mul_ln229_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1367 'sext' 'sext_ln227_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1368 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_2 = add i32 %psum, i32 %sext_ln229_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1368 'add' 'add_ln227_2' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_5 = add i32 %psum_1, i32 %sext_ln229_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1369 'add' 'add_ln227_5' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1370 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_8 = add i32 %psum_2, i32 %sext_ln229_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1370 'add' 'add_ln227_8' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1371 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_11 = add i32 %psum_3, i32 %sext_ln227_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1371 'add' 'add_ln227_11' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1372 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln159_1, i8 %p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508, i8 %p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1372 'store' 'store_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1373 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa281_lcssa_lcssa_lcssa_lcssa_lcssa508_load, i8 %p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501, i8 %p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1373 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_61 : Operation 1374 [1/1] (0.00ns)   --->   "%store_ln228 = store i8 %p_lcssa277_lcssa_lcssa_lcssa_lcssa_lcssa501_load, i8 %p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494, i8 %p_lcssa270_lcssa_lcssa_lcssa_lcssa_lcssa494_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:228]   --->   Operation 1374 'store' 'store_ln228' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 62 <SV = 32> <Delay = 2.45>
ST_62 : Operation 1375 [1/1] (0.00ns)   --->   "%p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499_load = load i8 %p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1375 'load' 'p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1376 [1/1] (0.00ns)   --->   "%p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506_load = load i8 %p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1376 'load' 'p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1377 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1377 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1378 [1/1] (0.00ns)   --->   "%p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492_load = load i8 %p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1378 'load' 'p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492_load' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1379 [1/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 1379 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln151 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 1380 [1/1] (0.30ns)   --->   "%select_ln159_2 = select i1 %tmp_24, i8, i8 %data_l1_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1380 'select' 'select_ln159_2' <Predicate = (!icmp_ln151)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i8 %p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1381 'sext' 'sext_ln229' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1382 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln229 = mul i16 %sext_ln229, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1382 'mul' 'mul_ln229' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i8 %p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1383 'sext' 'sext_ln229_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1384 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln229_1 = mul i16 %sext_ln229_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1384 'mul' 'mul_ln229_1' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln229_2 = sext i8 %p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1385 'sext' 'sext_ln229_2' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1386 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln229_2 = mul i16 %sext_ln229_2, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1386 'mul' 'mul_ln229_2' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln229_3 = sext i8 %select_ln159_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1387 'sext' 'sext_ln229_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1388 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln229_3 = mul i16 %sext_ln229_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1388 'mul' 'mul_ln229_3' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1389 [1/1] (0.00ns)   --->   "%output_reg_3_0_1_load_1 = load i32 %output_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1389 'load' 'output_reg_3_0_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1390 [1/1] (0.00ns)   --->   "%output_reg_2_0_1_load_1 = load i32 %output_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1390 'load' 'output_reg_2_0_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1391 [1/1] (0.00ns)   --->   "%output_reg_1_0_1_load_1 = load i32 %output_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1391 'load' 'output_reg_1_0_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1392 [1/1] (0.00ns)   --->   "%output_reg_0_0_1_load_1 = load i32 %output_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1392 'load' 'output_reg_0_0_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1393 [2/3] (0.99ns) (grouped into DSP with root node add_ln227)   --->   "%mul_ln229_4 = mul i16 %sext_ln228, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1393 'mul' 'mul_ln229_4' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1394 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_1)   --->   "%mul_ln229_5 = mul i16 %sext_ln228_1, i16 %p_cast79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1394 'mul' 'mul_ln229_5' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1395 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_1)   --->   "%sext_ln229_6 = sext i16 %mul_ln229_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1395 'sext' 'sext_ln229_6' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1396 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_3)   --->   "%mul_ln229_7 = mul i16 %sext_ln228_3, i16 %p_cast83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1396 'mul' 'mul_ln229_7' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1397 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_4)   --->   "%mul_ln229_8 = mul i16 %sext_ln228_4, i16 %p_cast85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1397 'mul' 'mul_ln229_8' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1398 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_4)   --->   "%sext_ln229_9 = sext i16 %mul_ln229_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1398 'sext' 'sext_ln229_9' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1399 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_6)   --->   "%mul_ln229_10 = mul i16 %sext_ln228_6, i16 %p_cast89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1399 'mul' 'mul_ln229_10' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1400 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_7)   --->   "%mul_ln229_11 = mul i16 %sext_ln228_7, i16 %p_cast91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1400 'mul' 'mul_ln229_11' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1401 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_7)   --->   "%sext_ln229_12 = sext i16 %mul_ln229_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1401 'sext' 'sext_ln229_12' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1402 [2/3] (0.99ns) (grouped into DSP with root node add_ln227_9)   --->   "%mul_ln229_13 = mul i16 %sext_ln228_9, i16 %p_cast95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1402 'mul' 'mul_ln229_13' <Predicate = (!icmp_ln151)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1403 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_10)   --->   "%mul_ln229_14 = mul i16 %sext_ln228_10, i16 %p_cast97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1403 'mul' 'mul_ln229_14' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1404 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_10)   --->   "%sext_ln229_15 = sext i16 %mul_ln229_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1404 'sext' 'sext_ln229_15' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1405 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_1 = add i32 %sext_ln229_6, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1405 'add' 'add_ln227_1' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1406 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_2 = add i32 %psum, i32 %sext_ln229_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1406 'add' 'add_ln227_2' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1407 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_4 = add i32 %sext_ln229_9, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1407 'add' 'add_ln227_4' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1408 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_5 = add i32 %psum_1, i32 %sext_ln229_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1408 'add' 'add_ln227_5' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1409 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_7 = add i32 %sext_ln229_12, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1409 'add' 'add_ln227_7' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1410 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_8 = add i32 %psum_2, i32 %sext_ln229_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1410 'add' 'add_ln227_8' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1411 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_10 = add i32 %sext_ln229_15, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1411 'add' 'add_ln227_10' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1412 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_11 = add i32 %psum_3, i32 %sext_ln227_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1412 'add' 'add_ln227_11' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 1413 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_11, i32 %output_reg_0_0_1, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1413 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1414 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_8, i32 %output_reg_1_0_1, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1414 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1415 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln159_2, i8 %p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506, i8 %p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159]   --->   Operation 1415 'store' 'store_ln159' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1416 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_5, i32 %output_reg_2_0_1, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1416 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1417 [1/1] (0.00ns)   --->   "%store_ln229 = store i8 %p_lcssa280_lcssa_lcssa_lcssa_lcssa_lcssa506_load, i8 %p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499, i8 %p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1417 'store' 'store_ln229' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1418 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_2, i32 %output_reg_3_0_1, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1418 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_62 : Operation 1419 [1/1] (0.00ns)   --->   "%store_ln229 = store i8 %p_lcssa276_lcssa_lcssa_lcssa_lcssa_lcssa499_load, i8 %p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492, i8 %p_lcssa268_lcssa_lcssa_lcssa_lcssa_lcssa492_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1419 'store' 'store_ln229' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 63 <SV = 33> <Delay = 0.99>
ST_63 : Operation 1420 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln229 = mul i16 %sext_ln229, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1420 'mul' 'mul_ln229' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1421 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln229_1 = mul i16 %sext_ln229_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1421 'mul' 'mul_ln229_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1422 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln229_2 = mul i16 %sext_ln229_2, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1422 'mul' 'mul_ln229_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1423 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln229_3 = mul i16 %sext_ln229_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1423 'mul' 'mul_ln229_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1424 [1/1] (0.00ns)   --->   "%output_reg_3_1_1_load_1 = load i32 %output_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1424 'load' 'output_reg_3_1_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1425 [1/1] (0.00ns)   --->   "%output_reg_2_1_1_load_1 = load i32 %output_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1425 'load' 'output_reg_2_1_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1426 [1/1] (0.00ns)   --->   "%output_reg_1_1_1_load_1 = load i32 %output_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1426 'load' 'output_reg_1_1_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1427 [1/1] (0.00ns)   --->   "%output_reg_0_1_1_load_1 = load i32 %output_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1427 'load' 'output_reg_0_1_1_load_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1428 [1/3] (0.00ns) (grouped into DSP with root node add_ln227)   --->   "%mul_ln229_4 = mul i16 %sext_ln228, i16 %p_cast77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1428 'mul' 'mul_ln229_4' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1429 [1/1] (0.00ns) (grouped into DSP with root node add_ln227)   --->   "%sext_ln229_5 = sext i16 %mul_ln229_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1429 'sext' 'sext_ln229_5' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1430 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_3)   --->   "%mul_ln229_7 = mul i16 %sext_ln228_3, i16 %p_cast83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1430 'mul' 'mul_ln229_7' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1431 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_3)   --->   "%sext_ln229_8 = sext i16 %mul_ln229_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1431 'sext' 'sext_ln229_8' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1432 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_6)   --->   "%mul_ln229_10 = mul i16 %sext_ln228_6, i16 %p_cast89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1432 'mul' 'mul_ln229_10' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1433 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_6)   --->   "%sext_ln229_11 = sext i16 %mul_ln229_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1433 'sext' 'sext_ln229_11' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1434 [1/3] (0.00ns) (grouped into DSP with root node add_ln227_9)   --->   "%mul_ln229_13 = mul i16 %sext_ln228_9, i16 %p_cast95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1434 'mul' 'mul_ln229_13' <Predicate = (!icmp_ln151)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1435 [1/1] (0.00ns) (grouped into DSP with root node add_ln227_9)   --->   "%sext_ln229_14 = sext i16 %mul_ln229_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1435 'sext' 'sext_ln229_14' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1436 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227 = add i32 %sext_ln229_5, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1436 'add' 'add_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1437 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_1 = add i32 %sext_ln229_6, i32 %output_reg_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1437 'add' 'add_ln227_1' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1438 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_3 = add i32 %sext_ln229_8, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1438 'add' 'add_ln227_3' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1439 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_4 = add i32 %sext_ln229_9, i32 %output_reg_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1439 'add' 'add_ln227_4' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1440 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_6 = add i32 %sext_ln229_11, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1440 'add' 'add_ln227_6' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1441 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_7 = add i32 %sext_ln229_12, i32 %output_reg_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1441 'add' 'add_ln227_7' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1442 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_9 = add i32 %sext_ln229_14, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1442 'add' 'add_ln227_9' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1443 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_10 = add i32 %sext_ln229_15, i32 %output_reg_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1443 'add' 'add_ln227_10' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 1444 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_10, i32 %output_reg_0_1_1, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1444 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1445 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_7, i32 %output_reg_1_1_1, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1445 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1446 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_4, i32 %output_reg_2_1_1, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1446 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_63 : Operation 1447 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_1, i32 %output_reg_3_1_1, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1447 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 64 <SV = 34> <Delay = 0.64>
ST_64 : Operation 1448 [1/1] (0.00ns)   --->   "%output_reg_3_2_1_load_1 = load i32 %output_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1448 'load' 'output_reg_3_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1449 [1/1] (0.00ns)   --->   "%output_reg_2_2_1_load_1 = load i32 %output_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1449 'load' 'output_reg_2_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1450 [1/1] (0.00ns)   --->   "%output_reg_1_2_1_load_1 = load i32 %output_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1450 'load' 'output_reg_1_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1451 [1/1] (0.00ns)   --->   "%output_reg_0_2_1_load_1 = load i32 %output_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1451 'load' 'output_reg_0_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1452 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln229 = mul i16 %sext_ln229, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1452 'mul' 'mul_ln229' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1453 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln227 = sext i16 %mul_ln229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1453 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1454 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %sext_ln227, i32 %output_reg_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1454 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1455 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln229_1 = mul i16 %sext_ln229_1, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1455 'mul' 'mul_ln229_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1456 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln227_1 = sext i16 %mul_ln229_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1456 'sext' 'sext_ln227_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1457 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %sext_ln227_1, i32 %output_reg_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1457 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1458 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln229_2 = mul i16 %sext_ln229_2, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1458 'mul' 'mul_ln229_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1459 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln227_2 = sext i16 %mul_ln229_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1459 'sext' 'sext_ln227_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1460 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %sext_ln227_2, i32 %output_reg_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1460 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1461 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln229_3 = mul i16 %sext_ln229_3, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 1461 'mul' 'mul_ln229_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1462 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln227_3 = sext i16 %mul_ln229_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1462 'sext' 'sext_ln227_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1463 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %sext_ln227_3, i32 %output_reg_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1463 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1464 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227 = add i32 %sext_ln229_5, i32 %output_reg_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1464 'add' 'add_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1465 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_3 = add i32 %sext_ln229_8, i32 %output_reg_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1465 'add' 'add_ln227_3' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1466 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_6 = add i32 %sext_ln229_11, i32 %output_reg_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1466 'add' 'add_ln227_6' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1467 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln227_9 = add i32 %sext_ln229_14, i32 %output_reg_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1467 'add' 'add_ln227_9' <Predicate = (!icmp_ln151)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 1468 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_9, i32 %output_reg_0_2_1, i32 %output_reg_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1468 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_64 : Operation 1469 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_6, i32 %output_reg_1_2_1, i32 %output_reg_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1469 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_64 : Operation 1470 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227_3, i32 %output_reg_2_2_1, i32 %output_reg_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1470 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_64 : Operation 1471 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %add_ln227, i32 %output_reg_3_2_1, i32 %output_reg_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1471 'store' 'store_ln227' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_64 : Operation 1472 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb806"   --->   Operation 1472 'br' 'br_ln0' <Predicate = (!icmp_ln151)> <Delay = 0.00>

State 65 <SV = 35> <Delay = 2.58>
ST_65 : Operation 1473 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1473 'specpipeline' 'specpipeline_ln151' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1474 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 1474 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1475 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %sext_ln227, i32 %output_reg_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1475 'add' 'output_reg_3_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1476 [1/1] (0.00ns)   --->   "%store_ln226 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 1476 'store' 'store_ln226' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1477 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %sext_ln227_1, i32 %output_reg_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1477 'add' 'output_reg_2_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1478 [1/1] (0.00ns)   --->   "%store_ln226 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 1478 'store' 'store_ln226' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1479 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %sext_ln227_2, i32 %output_reg_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1479 'add' 'output_reg_1_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1480 [1/1] (0.00ns)   --->   "%store_ln226 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 1480 'store' 'store_ln226' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1481 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %sext_ln227_3, i32 %output_reg_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227]   --->   Operation 1481 'add' 'output_reg_0_3_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1482 [1/1] (0.00ns)   --->   "%store_ln226 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:226]   --->   Operation 1482 'store' 'store_ln226' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1483 [1/1] (0.70ns)   --->   "%add_ln271 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1483 'add' 'add_ln271' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i7 %add_ln271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1484 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1485 [1/1] (0.59ns)   --->   "%icmp_ln271 = icmp_ult  i7 %add_ln271, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1485 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1486 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %.split27.1, void %bb799.0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1486 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1487 [1/1] (0.70ns)   --->   "%add_ln279 = add i8 %sext_ln271, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1487 'add' 'add_ln279' <Predicate = (icmp_ln271)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i8 %add_ln279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1488 'zext' 'zext_ln278' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_65 : Operation 1489 [1/1] (0.00ns)   --->   "%output_l1_3_addr_9 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln278" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1489 'getelementptr' 'output_l1_3_addr_9' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_65 : Operation 1490 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_9, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1490 'store' 'store_ln279' <Predicate = (icmp_ln271)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 1491 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.split27.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 1491 'br' 'br_ln282' <Predicate = (icmp_ln271)> <Delay = 0.00>
ST_65 : Operation 1492 [1/1] (0.70ns)   --->   "%add_ln271_1 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1492 'add' 'add_ln271_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i7 %add_ln271_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1493 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1494 [1/1] (0.59ns)   --->   "%icmp_ln271_1 = icmp_ult  i7 %add_ln271_1, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1494 'icmp' 'icmp_ln271_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1495 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271_1, void %.split27.2, void %bb799.1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1495 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1496 [1/1] (0.70ns)   --->   "%add_ln279_1 = add i8 %sext_ln271_1, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1496 'add' 'add_ln279_1' <Predicate = (icmp_ln271_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln278_1 = zext i8 %add_ln279_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1497 'zext' 'zext_ln278_1' <Predicate = (icmp_ln271_1)> <Delay = 0.00>
ST_65 : Operation 1498 [1/1] (0.00ns)   --->   "%output_l1_2_addr_9 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln278_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1498 'getelementptr' 'output_l1_2_addr_9' <Predicate = (icmp_ln271_1)> <Delay = 0.00>
ST_65 : Operation 1499 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_9, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1499 'store' 'store_ln279' <Predicate = (icmp_ln271_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.split27.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 1500 'br' 'br_ln282' <Predicate = (icmp_ln271_1)> <Delay = 0.00>
ST_65 : Operation 1501 [1/1] (0.70ns)   --->   "%add_ln271_2 = add i7 %zext_ln151, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1501 'add' 'add_ln271_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln271_2 = sext i7 %add_ln271_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1502 'sext' 'sext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1503 [1/1] (0.59ns)   --->   "%icmp_ln271_2 = icmp_ult  i7 %add_ln271_2, i7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1503 'icmp' 'icmp_ln271_2' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1504 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %icmp_ln271_2, void %.split27.3, void %bb799.2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 1504 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1505 [1/1] (0.70ns)   --->   "%add_ln279_2 = add i8 %sext_ln271_2, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1505 'add' 'add_ln279_2' <Predicate = (icmp_ln271_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln278_2 = zext i8 %add_ln279_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1506 'zext' 'zext_ln278_2' <Predicate = (icmp_ln271_2)> <Delay = 0.00>
ST_65 : Operation 1507 [1/1] (0.00ns)   --->   "%output_l1_1_addr_10 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln278_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1507 'getelementptr' 'output_l1_1_addr_10' <Predicate = (icmp_ln271_2)> <Delay = 0.00>
ST_65 : Operation 1508 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_10, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1508 'store' 'store_ln279' <Predicate = (icmp_ln271_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 1509 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.split27.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 1509 'br' 'br_ln282' <Predicate = (icmp_ln271_2)> <Delay = 0.00>
ST_65 : Operation 1510 [1/1] (0.00ns)   --->   "%output_l1_0_addr_10 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278]   --->   Operation 1510 'getelementptr' 'output_l1_0_addr_10' <Predicate = (icmp_ln271_3)> <Delay = 0.00>
ST_65 : Operation 1511 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_10, i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 1511 'store' 'store_ln279' <Predicate = (icmp_ln271_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 1512 [1/1] (0.00ns)   --->   "%br_ln282 = br void %.split27._crit_edge.3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:282]   --->   Operation 1512 'br' 'br_ln282' <Predicate = (icmp_ln271_3)> <Delay = 0.00>

State 66 <SV = 33> <Delay = 0.00>
ST_66 : Operation 1513 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb808"   --->   Operation 1513 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 67 <SV = 12> <Delay = 1.86>
ST_67 : Operation 1514 [1/1] (0.00ns)   --->   "%indvar_flatten77 = phi i10, void %bb798, i10 %add_ln294, void %.split14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 1514 'phi' 'indvar_flatten77' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1515 [1/1] (0.00ns)   --->   "%k_3 = phi i3, void %bb798, i3 %select_ln295_1, void %.split14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1515 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1516 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i9, void %bb798, i9 %select_ln295_6, void %.split14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1516 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1517 [1/1] (0.60ns)   --->   "%icmp_ln294 = icmp_eq  i10 %indvar_flatten77, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 1517 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1518 [1/1] (0.72ns)   --->   "%add_ln294 = add i10 %indvar_flatten77, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 1518 'add' 'add_ln294' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1519 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %.split14, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 1519 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1520 [1/1] (0.59ns)   --->   "%icmp_ln295 = icmp_eq  i9 %indvar_flatten63, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1520 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1521 [1/1] (0.57ns)   --->   "%add_ln294_1 = add i3, i3 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 1521 'add' 'add_ln294_1' <Predicate = (!icmp_ln294)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1522 [1/1] (0.27ns)   --->   "%select_ln295_1 = select i1 %icmp_ln295, i3 %add_ln294_1, i3 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1522 'select' 'select_ln295_1' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i3 %select_ln295_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1523 'zext' 'zext_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_67 : Operation 1524 [3/3] (0.99ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1524 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 1525 [1/1] (0.71ns)   --->   "%add_ln295_1 = add i9, i9 %indvar_flatten63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1525 'add' 'add_ln295_1' <Predicate = (!icmp_ln294)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1526 [1/1] (0.30ns)   --->   "%select_ln295_6 = select i1 %icmp_ln295, i9, i9 %add_ln295_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1526 'select' 'select_ln295_6' <Predicate = (!icmp_ln294)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 68 <SV = 13> <Delay = 0.99>
ST_68 : Operation 1527 [2/3] (0.99ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1527 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 14> <Delay = 1.74>
ST_69 : Operation 1528 [1/1] (0.00ns)   --->   "%ki_1 = phi i3, void %bb798, i3 %select_ln295_5, void %.split14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1528 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1529 [1/1] (0.00ns)   --->   "%wh = phi i6, void %bb798, i6 %add_ln296, void %.split14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1529 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1530 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1530 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1531 [1/1] (0.27ns)   --->   "%select_ln295 = select i1 %icmp_ln295, i3, i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1531 'select' 'select_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1532 [1/3] (0.00ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1532 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%trunc_ln297 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1533 'trunc' 'trunc_ln297' <Predicate = (!icmp_ln294 & !icmp_ln295)> <Delay = 0.00>
ST_69 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%select_ln295_2 = select i1 %icmp_ln295, i2, i2 %trunc_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1534 'select' 'select_ln295_2' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln295 = xor i1 %icmp_ln295, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1535 'xor' 'xor_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1536 [1/1] (0.61ns)   --->   "%icmp_ln296 = icmp_eq  i6 %wh, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1536 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1537 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln296, i1 %xor_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1537 'and' 'and_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1538 [1/1] (0.57ns)   --->   "%add_ln295 = add i3, i3 %select_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1538 'add' 'add_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_3)   --->   "%or_ln295 = or i1 %and_ln295, i1 %icmp_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1539 'or' 'or_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1540 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln295_3 = select i1 %or_ln295, i6, i6 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1540 'select' 'select_ln295_3' <Predicate = (!icmp_ln294)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%trunc_ln297_1 = trunc i3 %add_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1541 'trunc' 'trunc_ln297_1' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_69 : Operation 1542 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln295_4 = select i1 %and_ln295, i2 %trunc_ln297_1, i2 %select_ln295_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1542 'select' 'select_ln295_4' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1543 [1/1] (0.27ns)   --->   "%select_ln295_5 = select i1 %and_ln295, i3 %add_ln295, i3 %select_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1543 'select' 'select_ln295_5' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1544 [1/1] (0.00ns)   --->   "%wh_cast = zext i6 %select_ln295_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 1544 'zext' 'wh_cast' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_69 : Operation 1545 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln297 = add i8 %wh_cast, i8 %mul_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1545 'add' 'add_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1546 [1/1] (0.70ns)   --->   "%add_ln296 = add i6, i6 %select_ln295_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1546 'add' 'add_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 15> <Delay = 1.80>
ST_70 : Operation 1547 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln297 = add i8 %wh_cast, i8 %mul_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1547 'add' 'add_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i8 %add_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1548 'zext' 'zext_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_70 : Operation 1549 [1/1] (0.00ns)   --->   "%output_l1_0_addr_51 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1549 'getelementptr' 'output_l1_0_addr_51' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_70 : Operation 1550 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1550 'load' 'output_l1_0_load' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1551 [1/1] (0.00ns)   --->   "%output_l1_1_addr_51 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1551 'getelementptr' 'output_l1_1_addr_51' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_70 : Operation 1552 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1552 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1553 [1/1] (0.00ns)   --->   "%output_l1_2_addr_51 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1553 'getelementptr' 'output_l1_2_addr_51' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_70 : Operation 1554 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1554 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1555 [1/1] (0.00ns)   --->   "%output_l1_3_addr_51 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1555 'getelementptr' 'output_l1_3_addr_51' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_70 : Operation 1556 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1556 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 71 <SV = 16> <Delay = 3.14>
ST_71 : Operation 1557 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26_str"   --->   Operation 1557 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1558 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1558 'speclooptripcount' 'empty_95' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1559 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1559 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1560 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_295_25_VITIS_LOOP_296_26_str"   --->   Operation 1560 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1561 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1561 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1562 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 1562 'specloopname' 'specloopname_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1563 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1563 'load' 'output_l1_0_load' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1564 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1564 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1565 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1565 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1566 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1566 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1567 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln295_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1567 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln294)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1568 [1/1] (0.00ns)   --->   "%p_cast101 = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 1568 'zext' 'p_cast101' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_71 : Operation 1569 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast101"   --->   Operation 1569 'write' 'write_ln543' <Predicate = (!icmp_ln294)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_71 : Operation 1570 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1570 'br' 'br_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 72 <SV = 15> <Delay = 0.00>
ST_72 : Operation 1571 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:314]   --->   Operation 1571 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [50]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [51]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [52]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [53]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [54]  (1.6 ns)

 <State 6>: 0.759ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [57]  (0 ns)
	'add' operation ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [61]  (0.707 ns)
	blocking operation 0.052 ns on control path)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [65]  (1.6 ns)
	'store' operation ('store_ln78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) of variable 'trunc_ln708' on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [82]  (1.16 ns)

 <State 8>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) with incoming values : ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [92]  (0.603 ns)

 <State 9>: 0.727ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) with incoming values : ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [92]  (0 ns)
	'add' operation ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [96]  (0.725 ns)
	blocking operation 0.00175 ns on control path)

 <State 10>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [100]  (1.6 ns)
	'store' operation ('store_ln82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) of variable 'trunc_ln708_1' on array 'weight_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [111]  (1.16 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) with incoming values : ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [127]  (0.603 ns)

 <State 12>: 0.715ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) with incoming values : ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [127]  (0 ns)
	'add' operation ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [131]  (0.715 ns)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [135]  (1.6 ns)
	'store' operation ('store_ln86', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86) of variable 'trunc_ln708_2' on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [149]  (1.16 ns)

 <State 14>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('add_ln89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [186]  (0.603 ns)

 <State 15>: 0.705ns
The critical path consists of the following:
	'phi' operation ('phi_mul', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('add_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [187]  (0 ns)
	'add' operation ('add_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [188]  (0.705 ns)

 <State 16>: 1.87ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) with incoming values : ('add_ln96', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) [494]  (0 ns)
	'add' operation ('empty_79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [504]  (0.708 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [508]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [509]  (1.16 ns)

 <State 17>: 2.71ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [509]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [516]  (0.393 ns)
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [673]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [522]  (1.16 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [626]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [526]  (1.16 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [528]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [530]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [532]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [534]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [536]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [538]  (1.16 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [540]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [542]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [544]  (1.16 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [546]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [548]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [550]  (1.16 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [552]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [554]  (1.16 ns)

 <State 35>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [556]  (1.16 ns)

 <State 36>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [558]  (1.16 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [560]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [562]  (1.16 ns)

 <State 39>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [564]  (1.16 ns)

 <State 40>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [566]  (1.16 ns)

 <State 41>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [568]  (1.16 ns)

 <State 42>: 0.715ns
The critical path consists of the following:
	'or' operation ('empty_80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [726]  (0 ns)
	'add' operation ('empty_82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [734]  (0.715 ns)

 <State 43>: 4ns
The critical path consists of the following:
	'phi' operation ('r', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) with incoming values : ('select_ln108_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [752]  (0 ns)
	'add' operation ('add_ln108_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [766]  (0.436 ns)
	'sub' operation ('p_mid154', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [772]  (0.708 ns)
	'select' operation ('select_ln108_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [773]  (0.278 ns)
	'add' operation ('add_ln125_16', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [788]  (0.707 ns)
	'add' operation ('add_ln125', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [790]  (0.715 ns)
	'getelementptr' operation ('weight_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [796]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [797]  (1.16 ns)

 <State 44>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln125_18', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [837]  (0.708 ns)
	'add' operation ('add_ln125_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [840]  (0.715 ns)
	'getelementptr' operation ('weight_l2_0_addr_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [846]  (0 ns)
	'load' operation ('weight_l2_0_load_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [847]  (1.16 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [829]  (1.16 ns)

 <State 46>: 1.88ns
The critical path consists of the following:
	'add' operation ('add_ln125_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [881]  (0.725 ns)
	'getelementptr' operation ('weight_l2_0_addr_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [884]  (0 ns)
	'load' operation ('weight_l2_0_load_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [885]  (1.16 ns)

 <State 47>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln125_20', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [918]  (0.708 ns)
	'add' operation ('add_ln125_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [920]  (0.725 ns)
	'getelementptr' operation ('weight_l2_0_addr_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [923]  (0 ns)
	'load' operation ('weight_l2_0_load_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [924]  (1.16 ns)

 <State 48>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [910]  (1.16 ns)
	'mux' operation ('tmp_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [917]  (0.393 ns)

 <State 49>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [936]  (1.16 ns)
	'mux' operation ('tmp_16', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [943]  (0.393 ns)

 <State 50>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [960]  (1.16 ns)
	'mux' operation ('tmp_18', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [967]  (0.393 ns)

 <State 51>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [984]  (1.16 ns)
	'mux' operation ('tmp_20', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [991]  (0.393 ns)

 <State 52>: 1.89ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) with incoming values : ('select_ln134_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1010]  (0 ns)
	'icmp' operation ('icmp_ln134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1031]  (0.619 ns)
	'select' operation ('p_mid217_v_v_v', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1034]  (0.278 ns)
	'mul' operation of DSP[1037] ('p_mid217_v', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1036]  (0.996 ns)

 <State 53>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1037] ('p_mid217_v', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1036]  (0.996 ns)

 <State 54>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[1037] ('p_mid217_v', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1036]  (0 ns)
	'add' operation of DSP[1037] ('p_mid217', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110) [1037]  (0.645 ns)

 <State 55>: 3.99ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) with incoming values : ('select_ln134_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1011]  (0 ns)
	'select' operation ('hi_mid212', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1032]  (0.278 ns)
	'add' operation ('add_ln134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1047]  (0.572 ns)
	'add' operation ('p_mid1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1054]  (0.572 ns)
	'add' operation ('add_ln141_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [1061]  (0.706 ns)
	'select' operation ('select_ln134_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:134) [1062]  (0 ns)
	'add' operation ('add_ln141', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [1074]  (0.705 ns)
	'getelementptr' operation ('data_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1080]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1081]  (1.16 ns)

 <State 56>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1081]  (1.16 ns)
	'mux' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1088]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1097]  (1.16 ns)

 <State 57>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157) with incoming values : ('add_ln151', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151) [1132]  (0.603 ns)

 <State 58>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157) with incoming values : ('add_ln151', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151) [1132]  (0 ns)
	'getelementptr' operation ('data_l1_0_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160) [1156]  (0 ns)
	'load' operation ('data_l1_0_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160) on array 'data_l1[0][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1157]  (1.16 ns)

 <State 59>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_l1_0_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160) on array 'data_l1[0][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1157]  (1.16 ns)
	'mul' operation of DSP[1316] ('mul_ln229_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229) [1303]  (0.996 ns)

 <State 60>: 2.57ns
The critical path consists of the following:
	'add' operation ('add_ln157_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:157) [1172]  (0.706 ns)
	'add' operation ('add_ln169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1179]  (0.705 ns)
	'getelementptr' operation ('output_l1_3_addr_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1181]  (0 ns)
	'load' operation ('output_l1_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1182]  (1.16 ns)

 <State 61>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160) on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1170]  (1.16 ns)
	'select' operation ('select_ln159_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [1171]  (0.303 ns)
	'mul' operation of DSP[1314] ('mul_ln229_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229) [1299]  (0.996 ns)

 <State 62>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_3_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160) on array 'data_l1[3][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1177]  (1.16 ns)
	'select' operation ('select_ln159_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:159) [1178]  (0.303 ns)
	'mul' operation of DSP[1216] ('mul_ln229_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229) [1214]  (0.996 ns)

 <State 63>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1201] ('mul_ln229', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229) [1199]  (0.996 ns)

 <State 64>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[1305] ('add_ln227', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227) [1305]  (0.645 ns)

 <State 65>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln271', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271) [1218]  (0.706 ns)
	'add' operation ('add_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) [1223]  (0.705 ns)
	'getelementptr' operation ('output_l1_3_addr_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:278) [1225]  (0 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'output_reg[3][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:227 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1226]  (1.16 ns)
	blocking operation 0.0168 ns on control path)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 1.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten63', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) with incoming values : ('select_ln295_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1375]  (0 ns)
	'icmp' operation ('icmp_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1385]  (0.593 ns)
	'select' operation ('select_ln295_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1388]  (0.278 ns)
	'mul' operation of DSP[1407] ('mul_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1390]  (0.996 ns)

 <State 68>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1407] ('mul_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1390]  (0.996 ns)

 <State 69>: 1.74ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) with incoming values : ('add_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [1377]  (0 ns)
	'icmp' operation ('icmp_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [1395]  (0.619 ns)
	'and' operation ('and_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1396]  (0.122 ns)
	'or' operation ('or_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1399]  (0 ns)
	'select' operation ('select_ln295_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [1400]  (0.293 ns)
	'add' operation ('add_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [1420]  (0.706 ns)

 <State 70>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[1407] ('add_ln297', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [1407]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [1409]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1410]  (1.16 ns)

 <State 71>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1410]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [1417]  (0.393 ns)
	fifo write on port 'conv_out_V' [1419]  (1.6 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
