set a(0-151) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-150 XREFS 13410 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-152) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-150 XREFS 13411 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-153) {NAME asn(acc#13(0))#1 TYPE ASSIGN PAR 0-150 XREFS 13412 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-154) {NAME asn(acc#13(1))#1 TYPE ASSIGN PAR 0-150 XREFS 13413 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-155) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-150 XREFS 13414 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-156) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-150 XREFS 13415 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-157) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-150 XREFS 13416 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-158) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-150 XREFS 13417 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{258 0 0-160 {}}} CYCLES {}}
set a(0-159) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-150 XREFS 13418 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-160 {}}} SUCCS {{259 0 0-160 {}}} CYCLES {}}
set a(0-161) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13419 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-675 {}}} CYCLES {}}
set a(0-162) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13420 LOC {0 1.0 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {} SUCCS {{258 0 0-685 {}}} CYCLES {}}
set a(0-163) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13421 LOC {0 1.0 1 1.0 1 1.0 2 0.8079816999999999} PREDS {} SUCCS {{258 0 0-561 {}}} CYCLES {}}
set a(0-164) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13422 LOC {0 1.0 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {} SUCCS {{258 0 0-680 {}}} CYCLES {}}
set a(0-165) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13423 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {} SUCCS {{258 0 0-534 {}}} CYCLES {}}
set a(0-166) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13424 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {} SUCCS {{258 0 0-509 {}}} CYCLES {}}
set a(0-167) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13425 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {} SUCCS {{258 0 0-507 {}}} CYCLES {}}
set a(0-168) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13426 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-169) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13427 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {} SUCCS {{258 0 0-472 {}}} CYCLES {}}
set a(0-170) {NAME acc:asn(acc#13(1).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13428 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.1049664} PREDS {} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-171) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13429 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {} SUCCS {{258 0 0-436 {}}} CYCLES {}}
set a(0-172) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13430 LOC {0 1.0 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {} SUCCS {{258 0 0-424 {}}} CYCLES {}}
set a(0-173) {NAME acc:asn(acc#13(0).sva#2) TYPE ASSIGN PAR 0-160 XREFS 13431 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.1049664} PREDS {} SUCCS {{258 0 0-412 {}}} CYCLES {}}
set a(0-174) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13432 LOC {0 1.0 1 0.5969268 1 0.5969268 2 0.061378224999999995} PREDS {} SUCCS {{258 0 0-409 {}}} CYCLES {}}
set a(0-175) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13433 LOC {0 1.0 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {} SUCCS {{258 0 0-402 {}}} CYCLES {}}
set a(0-176) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-160 XREFS 13434 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{258 0 0-375 {}}} CYCLES {}}
set a(0-177) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-160 XREFS 13435 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.33496365} PREDS {{262 0 0-691 {}}} SUCCS {{256 0 0-691 {}} {258 0 0-692 {}}} CYCLES {}}
set a(0-178) {NAME MAC1:asn TYPE ASSIGN PAR 0-160 XREFS 13436 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-179 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-179) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-160 XREFS 13437 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{259 0 0-178 {}}} SUCCS {{258 0 0-182 {}}} CYCLES {}}
set a(0-180) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-160 XREFS 13438 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-181 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-181) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-160 XREFS 13439 LOC {0 1.0 0 1.0 0 1.0 1 0.33496365} PREDS {{259 0 0-180 {}}} SUCCS {{259 0 0-182 {}}} CYCLES {}}
set a(0-182) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13440 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.41630287833641133} PREDS {{258 0 0-179 {}} {259 0 0-181 {}}} SUCCS {{258 0 0-188 {}}} CYCLES {}}
set a(0-183) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13441 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {} SUCCS {{259 0 0-184 {}}} CYCLES {}}
set a(0-184) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-160 XREFS 13442 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {{259 0 0-183 {}}} SUCCS {{258 0 0-187 {}}} CYCLES {}}
set a(0-185) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13443 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {} SUCCS {{259 0 0-186 {}}} CYCLES {}}
set a(0-186) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-160 XREFS 13444 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.33496365} PREDS {{259 0 0-185 {}}} SUCCS {{259 0 0-187 {}}} CYCLES {}}
set a(0-187) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13445 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.41630287833641133} PREDS {{258 0 0-184 {}} {259 0 0-186 {}}} SUCCS {{259 0 0-188 {}}} CYCLES {}}
set a(0-188) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13446 LOC {1 0.081339275 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-182 {}} {259 0 0-187 {}}} SUCCS {{258 0 0-196 {}}} CYCLES {}}
set a(0-189) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-160 XREFS 13447 LOC {0 1.0 0 1.0 0 1.0 1 0.416302925} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-190 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-190) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-160 XREFS 13448 LOC {0 1.0 0 1.0 0 1.0 1 0.416302925} PREDS {{259 0 0-189 {}}} SUCCS {{259 0 0-191 {}}} CYCLES {}}
set a(0-191) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-160 XREFS 13449 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-190 {}}} SUCCS {{258 0 0-195 {}}} CYCLES {}}
set a(0-192) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-160 XREFS 13450 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-193 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-193) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-160 XREFS 13451 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-192 {}}} SUCCS {{259 0 0-194 {}}} CYCLES {}}
set a(0-194) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-160 XREFS 13452 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-193 {}}} SUCCS {{259 0 0-195 {}}} CYCLES {}}
set a(0-195) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13453 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-191 {}} {259 0 0-194 {}}} SUCCS {{259 0 0-196 {}}} CYCLES {}}
set a(0-196) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13454 LOC {1 0.1668652 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.5914721784997776} PREDS {{258 0 0-188 {}} {259 0 0-195 {}}} SUCCS {{258 0 0-208 {}}} CYCLES {}}
set a(0-197) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-160 XREFS 13455 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-198 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-198) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-160 XREFS 13456 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-197 {}}} SUCCS {{259 0 0-199 {}}} CYCLES {}}
set a(0-199) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-160 XREFS 13457 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-198 {}}} SUCCS {{258 0 0-203 {}}} CYCLES {}}
set a(0-200) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13458 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {} SUCCS {{259 0 0-201 {}}} CYCLES {}}
set a(0-201) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-160 XREFS 13459 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-200 {}}} SUCCS {{259 0 0-202 {}}} CYCLES {}}
set a(0-202) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-160 XREFS 13460 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.416302925} PREDS {{259 0 0-201 {}}} SUCCS {{259 0 0-203 {}}} CYCLES {}}
set a(0-203) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13461 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.5018288063734284} PREDS {{258 0 0-199 {}} {259 0 0-202 {}}} SUCCS {{258 0 0-207 {}}} CYCLES {}}
set a(0-204) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-160 XREFS 13462 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.50182885} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-205 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-205) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-160 XREFS 13463 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.50182885} PREDS {{259 0 0-204 {}}} SUCCS {{259 0 0-206 {}}} CYCLES {}}
set a(0-206) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-160 XREFS 13464 LOC {0 1.0 1 0.188399025 1 0.188399025 1 0.50182885} PREDS {{259 0 0-205 {}}} SUCCS {{259 0 0-207 {}}} CYCLES {}}
set a(0-207) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13465 LOC {1 0.085525925 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.5914721784997776} PREDS {{258 0 0-203 {}} {259 0 0-206 {}}} SUCCS {{259 0 0-208 {}}} CYCLES {}}
set a(0-208) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-160 XREFS 13466 LOC {1 0.25650857499999996 1 0.27804239999999997 1 0.27804239999999997 1 0.37174506205035807 1 0.6851748870503581} PREDS {{258 0 0-196 {}} {259 0 0-207 {}}} SUCCS {{259 0 0-209 {}}} CYCLES {}}
set a(0-209) {NAME MAC1:slc TYPE READSLICE PAR 0-160 XREFS 13467 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{259 0 0-208 {}}} SUCCS {{258 0 0-392 {}} {258 0 0-396 {}} {258 0 0-413 {}} {258 0 0-682 {}}} CYCLES {}}
set a(0-210) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-160 XREFS 13468 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-211 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-211) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-160 XREFS 13469 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{259 0 0-210 {}}} SUCCS {{258 0 0-214 {}}} CYCLES {}}
set a(0-212) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-160 XREFS 13470 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-213 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-213) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-160 XREFS 13471 LOC {0 1.0 0 1.0 0 1.0 1 0.4205961} PREDS {{259 0 0-212 {}}} SUCCS {{259 0 0-214 {}}} CYCLES {}}
set a(0-214) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13472 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.5019353283364113} PREDS {{258 0 0-211 {}} {259 0 0-213 {}}} SUCCS {{258 0 0-220 {}}} CYCLES {}}
set a(0-215) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13473 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {} SUCCS {{259 0 0-216 {}}} CYCLES {}}
set a(0-216) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-160 XREFS 13474 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {{259 0 0-215 {}}} SUCCS {{258 0 0-219 {}}} CYCLES {}}
set a(0-217) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13475 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {} SUCCS {{259 0 0-218 {}}} CYCLES {}}
set a(0-218) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-160 XREFS 13476 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.4205961} PREDS {{259 0 0-217 {}}} SUCCS {{259 0 0-219 {}}} CYCLES {}}
set a(0-219) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13477 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.5019353283364113} PREDS {{258 0 0-216 {}} {259 0 0-218 {}}} SUCCS {{259 0 0-220 {}}} CYCLES {}}
set a(0-220) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13478 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-214 {}} {259 0 0-219 {}}} SUCCS {{258 0 0-228 {}}} CYCLES {}}
set a(0-221) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-160 XREFS 13479 LOC {0 1.0 0 1.0 0 1.0 1 0.501935375} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-222 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-222) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-160 XREFS 13480 LOC {0 1.0 0 1.0 0 1.0 1 0.501935375} PREDS {{259 0 0-221 {}}} SUCCS {{259 0 0-223 {}}} CYCLES {}}
set a(0-223) {NAME MAC1:conc TYPE CONCATENATE PAR 0-160 XREFS 13481 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-222 {}}} SUCCS {{258 0 0-227 {}}} CYCLES {}}
set a(0-224) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-160 XREFS 13482 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-225 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-225) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-160 XREFS 13483 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{259 0 0-224 {}}} SUCCS {{259 0 0-226 {}}} CYCLES {}}
set a(0-226) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-160 XREFS 13484 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-225 {}}} SUCCS {{259 0 0-227 {}}} CYCLES {}}
set a(0-227) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13485 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-223 {}} {259 0 0-226 {}}} SUCCS {{259 0 0-228 {}}} CYCLES {}}
set a(0-228) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13486 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.6771046284997776} PREDS {{258 0 0-220 {}} {259 0 0-227 {}}} SUCCS {{258 0 0-240 {}}} CYCLES {}}
set a(0-229) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-160 XREFS 13487 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-230 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-230) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-160 XREFS 13488 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.501935375} PREDS {{259 0 0-229 {}}} SUCCS {{259 0 0-231 {}}} CYCLES {}}
set a(0-231) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-160 XREFS 13489 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-230 {}}} SUCCS {{258 0 0-235 {}}} CYCLES {}}
set a(0-232) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13490 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {} SUCCS {{259 0 0-233 {}}} CYCLES {}}
set a(0-233) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-160 XREFS 13491 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-232 {}}} SUCCS {{259 0 0-234 {}}} CYCLES {}}
set a(0-234) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-160 XREFS 13492 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.501935375} PREDS {{259 0 0-233 {}}} SUCCS {{259 0 0-235 {}}} CYCLES {}}
set a(0-235) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13493 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.5874612563734283} PREDS {{258 0 0-231 {}} {259 0 0-234 {}}} SUCCS {{258 0 0-239 {}}} CYCLES {}}
set a(0-236) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-160 XREFS 13494 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5874613} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-237 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-237) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-160 XREFS 13495 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5874613} PREDS {{259 0 0-236 {}}} SUCCS {{259 0 0-238 {}}} CYCLES {}}
set a(0-238) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-160 XREFS 13496 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.5874613} PREDS {{259 0 0-237 {}}} SUCCS {{259 0 0-239 {}}} CYCLES {}}
set a(0-239) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13497 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.6771046284997776} PREDS {{258 0 0-235 {}} {259 0 0-238 {}}} SUCCS {{259 0 0-240 {}}} CYCLES {}}
set a(0-240) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-160 XREFS 13498 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 1 0.7708073370503581} PREDS {{258 0 0-228 {}} {259 0 0-239 {}}} SUCCS {{259 0 0-241 {}}} CYCLES {}}
set a(0-241) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-160 XREFS 13499 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-240 {}}} SUCCS {{258 0 0-404 {}} {258 0 0-418 {}} {258 0 0-688 {}}} CYCLES {}}
set a(0-242) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-160 XREFS 13500 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-243 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-243) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-160 XREFS 13501 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{259 0 0-242 {}}} SUCCS {{258 0 0-246 {}}} CYCLES {}}
set a(0-244) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-160 XREFS 13502 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-245 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-245) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-160 XREFS 13503 LOC {0 1.0 0 1.0 0 1.0 1 0.50622855} PREDS {{259 0 0-244 {}}} SUCCS {{259 0 0-246 {}}} CYCLES {}}
set a(0-246) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13504 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.5875677783364113} PREDS {{258 0 0-243 {}} {259 0 0-245 {}}} SUCCS {{258 0 0-252 {}}} CYCLES {}}
set a(0-247) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13505 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {} SUCCS {{259 0 0-248 {}}} CYCLES {}}
set a(0-248) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-160 XREFS 13506 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {{259 0 0-247 {}}} SUCCS {{258 0 0-251 {}}} CYCLES {}}
set a(0-249) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13507 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {} SUCCS {{259 0 0-250 {}}} CYCLES {}}
set a(0-250) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-160 XREFS 13508 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.50622855} PREDS {{259 0 0-249 {}}} SUCCS {{259 0 0-251 {}}} CYCLES {}}
set a(0-251) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13509 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.5875677783364113} PREDS {{258 0 0-248 {}} {259 0 0-250 {}}} SUCCS {{259 0 0-252 {}}} CYCLES {}}
set a(0-252) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13510 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-246 {}} {259 0 0-251 {}}} SUCCS {{258 0 0-260 {}}} CYCLES {}}
set a(0-253) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-160 XREFS 13511 LOC {0 1.0 0 1.0 0 1.0 1 0.5875678249999999} PREDS {{262 0 0-692 {}}} SUCCS {{259 0 0-254 {}} {256 0 0-692 {}}} CYCLES {}}
set a(0-254) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-160 XREFS 13512 LOC {0 1.0 0 1.0 0 1.0 1 0.5875678249999999} PREDS {{259 0 0-253 {}}} SUCCS {{259 0 0-255 {}}} CYCLES {}}
set a(0-255) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-160 XREFS 13513 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-254 {}}} SUCCS {{258 0 0-259 {}}} CYCLES {}}
set a(0-256) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-160 XREFS 13514 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-257 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-257) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-160 XREFS 13515 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{259 0 0-256 {}}} SUCCS {{259 0 0-258 {}}} CYCLES {}}
set a(0-258) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-160 XREFS 13516 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-257 {}}} SUCCS {{259 0 0-259 {}}} CYCLES {}}
set a(0-259) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13517 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-255 {}} {259 0 0-258 {}}} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13518 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.7627370784997776} PREDS {{258 0 0-252 {}} {259 0 0-259 {}}} SUCCS {{258 0 0-272 {}}} CYCLES {}}
set a(0-261) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-160 XREFS 13519 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-262 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-262) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-160 XREFS 13520 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5875678249999999} PREDS {{259 0 0-261 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-160 XREFS 13521 LOC {0 1.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-262 {}}} SUCCS {{258 0 0-267 {}}} CYCLES {}}
set a(0-264) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13522 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {} SUCCS {{259 0 0-265 {}}} CYCLES {}}
set a(0-265) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-160 XREFS 13523 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-264 {}}} SUCCS {{259 0 0-266 {}}} CYCLES {}}
set a(0-266) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-160 XREFS 13524 LOC {1 0.0 1 0.274138 1 0.274138 1 0.5875678249999999} PREDS {{259 0 0-265 {}}} SUCCS {{259 0 0-267 {}}} CYCLES {}}
set a(0-267) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13525 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.6730937063734284} PREDS {{258 0 0-263 {}} {259 0 0-266 {}}} SUCCS {{258 0 0-271 {}}} CYCLES {}}
set a(0-268) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-160 XREFS 13526 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6730937499999999} PREDS {{262 0 0-691 {}}} SUCCS {{259 0 0-269 {}} {256 0 0-691 {}}} CYCLES {}}
set a(0-269) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-160 XREFS 13527 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6730937499999999} PREDS {{259 0 0-268 {}}} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-160 XREFS 13528 LOC {0 1.0 1 0.359663925 1 0.359663925 1 0.6730937499999999} PREDS {{259 0 0-269 {}}} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13529 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.7627370784997776} PREDS {{258 0 0-267 {}} {259 0 0-270 {}}} SUCCS {{259 0 0-272 {}}} CYCLES {}}
set a(0-272) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-160 XREFS 13530 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 1 0.8564397870503582} PREDS {{258 0 0-260 {}} {259 0 0-271 {}}} SUCCS {{259 0 0-273 {}}} CYCLES {}}
set a(0-273) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-160 XREFS 13531 LOC {1 0.350211275 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{259 0 0-272 {}}} SUCCS {{258 0 0-426 {}} {258 0 0-430 {}} {258 0 0-687 {}}} CYCLES {}}
set a(0-274) {NAME asn#243 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13532 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-160 XREFS 13533 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-274 {}}} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-160 XREFS 13534 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-275 {}}} SUCCS {{258 0 0-287 {}}} CYCLES {}}
set a(0-277) {NAME asn#244 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13535 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-160 XREFS 13536 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-277 {}}} SUCCS {{259 0 0-279 {}}} CYCLES {}}
set a(0-279) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-160 XREFS 13537 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-278 {}}} SUCCS {{258 0 0-285 {}}} CYCLES {}}
set a(0-280) {NAME asn#245 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13538 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-281 {}}} CYCLES {}}
set a(0-281) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-160 XREFS 13539 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-280 {}}} SUCCS {{258 0 0-284 {}}} CYCLES {}}
set a(0-282) {NAME asn#246 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13540 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {} SUCCS {{259 0 0-283 {}}} CYCLES {}}
set a(0-283) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-160 XREFS 13541 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{259 0 0-282 {}}} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-160 XREFS 13542 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.747971975} PREDS {{258 0 0-281 {}} {259 0 0-283 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13543 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.3382508451789505 1 0.8013189951789506} PREDS {{258 0 0-279 {}} {259 0 0-284 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {NAME if#3:slc TYPE READSLICE PAR 0-160 XREFS 13544 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.8013190499999999} PREDS {{259 0 0-285 {}}} SUCCS {{259 0 0-287 {}}} CYCLES {}}
set a(0-287) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13545 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.386695484496936 1 0.8497636344969359} PREDS {{258 0 0-276 {}} {259 0 0-286 {}}} SUCCS {{258 0 0-302 {}}} CYCLES {}}
set a(0-288) {NAME asn#247 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13546 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-160 XREFS 13547 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {NAME if#3:not#1 TYPE NOT PAR 0-160 XREFS 13548 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-289 {}}} SUCCS {{259 0 0-291 {}}} CYCLES {}}
set a(0-291) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-160 XREFS 13549 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-290 {}}} SUCCS {{259 0 0-292 {}}} CYCLES {}}
set a(0-292) {NAME if#3:conc TYPE CONCATENATE PAR 0-160 XREFS 13550 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-291 {}}} SUCCS {{258 0 0-300 {}}} CYCLES {}}
set a(0-293) {NAME asn#248 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13551 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-160 XREFS 13552 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-293 {}}} SUCCS {{259 0 0-295 {}}} CYCLES {}}
set a(0-295) {NAME if#3:not#2 TYPE NOT PAR 0-160 XREFS 13553 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-294 {}}} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-160 XREFS 13554 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-295 {}}} SUCCS {{258 0 0-299 {}}} CYCLES {}}
set a(0-297) {NAME asn#249 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13555 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {} SUCCS {{259 0 0-298 {}}} CYCLES {}}
set a(0-298) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-160 XREFS 13556 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{259 0 0-297 {}}} SUCCS {{259 0 0-299 {}}} CYCLES {}}
set a(0-299) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-160 XREFS 13557 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.791163925} PREDS {{258 0 0-296 {}} {259 0 0-298 {}}} SUCCS {{259 0 0-300 {}}} CYCLES {}}
set a(0-300) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-160 XREFS 13558 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.386695484496936 1 0.849763634496936} PREDS {{258 0 0-292 {}} {259 0 0-299 {}}} SUCCS {{259 0 0-301 {}}} CYCLES {}}
set a(0-301) {NAME if#3:slc#1 TYPE READSLICE PAR 0-160 XREFS 13559 LOC {1 0.05859975 1 0.386695525 1 0.386695525 1 0.8497636749999999} PREDS {{259 0 0-300 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#14 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13560 LOC {1 0.1017917 1 0.386695525 1 0.386695525 1 0.43514010949693605 1 0.8982082594969361} PREDS {{258 0 0-287 {}} {259 0 0-301 {}}} SUCCS {{259 0 0-303 {}} {258 0 0-307 {}} {258 0 0-308 {}} {258 0 0-312 {}}} CYCLES {}}
set a(0-303) {NAME if#3:slc(acc.imod)#3 TYPE READSLICE PAR 0-160 XREFS 13561 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-302 {}}} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {NAME if#3:not#3 TYPE NOT PAR 0-160 XREFS 13562 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-303 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13563 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-304 {}}} SUCCS {{259 0 0-306 {}}} CYCLES {}}
set a(0-306) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-160 XREFS 13564 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{259 0 0-305 {}}} SUCCS {{258 0 0-310 {}}} CYCLES {}}
set a(0-307) {NAME if#3:slc(acc.imod)#1 TYPE READSLICE PAR 0-160 XREFS 13565 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-302 {}}} SUCCS {{258 0 0-309 {}}} CYCLES {}}
set a(0-308) {NAME if#3:slc(acc.imod) TYPE READSLICE PAR 0-160 XREFS 13566 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-302 {}}} SUCCS {{259 0 0-309 {}}} CYCLES {}}
set a(0-309) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-160 XREFS 13567 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.8982083} PREDS {{258 0 0-307 {}} {259 0 0-308 {}}} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13568 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.48358473449693606 1 0.946652884496936} PREDS {{258 0 0-306 {}} {259 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME if#3:slc#2 TYPE READSLICE PAR 0-160 XREFS 13569 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.946652925} PREDS {{259 0 0-310 {}}} SUCCS {{258 0 0-314 {}}} CYCLES {}}
set a(0-312) {NAME if#3:slc(acc.imod)#2 TYPE READSLICE PAR 0-160 XREFS 13570 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.946652925} PREDS {{258 0 0-302 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-160 XREFS 13571 LOC {1 0.150236325 1 0.48358477499999997 1 0.48358477499999997 1 0.946652925} PREDS {{259 0 0-312 {}}} SUCCS {{259 0 0-314 {}}} CYCLES {}}
set a(0-314) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13572 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.5369317951789505 1 0.9999999451789505} PREDS {{258 0 0-311 {}} {259 0 0-313 {}}} SUCCS {{259 0 0-315 {}} {258 0 0-318 {}}} CYCLES {}}
set a(0-315) {NAME slc(exs.imod) TYPE READSLICE PAR 0-160 XREFS 13573 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.001383275} PREDS {{259 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {NAME if#3:not TYPE NOT PAR 0-160 XREFS 13574 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.001383275} PREDS {{259 0 0-315 {}}} SUCCS {{259 0 0-317 {}}} CYCLES {}}
set a(0-317) {NAME if#3:xor TYPE XOR PAR 0-160 XREFS 13575 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.001383275} PREDS {{259 0 0-316 {}}} SUCCS {{259 0 0-318 {}}} CYCLES {}}
set a(0-318) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-160 XREFS 13576 LOC {1 0.252028025 1 0.53693185 1 0.53693185 1 0.5805199648622739 2 0.044971389862273864} PREDS {{258 0 0-314 {}} {259 0 0-317 {}}} SUCCS {{259 0 0-319 {}} {258 0 0-320 {}} {258 0 0-321 {}} {258 0 0-322 {}}} CYCLES {}}
set a(0-319) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-160 XREFS 13577 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{259 0 0-318 {}}} SUCCS {{258 0 0-323 {}}} CYCLES {}}
set a(0-320) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-160 XREFS 13578 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{258 0 0-318 {}}} SUCCS {{258 0 0-323 {}}} CYCLES {}}
set a(0-321) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-160 XREFS 13579 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{258 0 0-318 {}}} SUCCS {{258 0 0-323 {}}} CYCLES {}}
set a(0-322) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-160 XREFS 13580 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{258 0 0-318 {}}} SUCCS {{259 0 0-323 {}}} CYCLES {}}
set a(0-323) {NAME or TYPE OR PAR 0-160 XREFS 13581 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{258 0 0-321 {}} {258 0 0-320 {}} {258 0 0-319 {}} {259 0 0-322 {}}} SUCCS {{258 0 0-325 {}} {258 0 0-328 {}}} CYCLES {}}
set a(0-324) {NAME asn#250 TYPE ASSIGN PAR 0-160 XREFS 13582 LOC {0 1.0 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{262 0 0-693 {}}} SUCCS {{258 0 0-326 {}} {256 0 0-693 {}}} CYCLES {}}
set a(0-325) {NAME exs TYPE SIGNEXTEND PAR 0-160 XREFS 13583 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.044971449999999996} PREDS {{258 0 0-323 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13584 LOC {1 0.2956162 1 0.580520025 1 0.580520025 1 0.5969267562638539 2 0.0613781812638539} PREDS {{258 0 0-324 {}} {259 0 0-325 {}}} SUCCS {{258 0 0-411 {}} {258 0 0-412 {}}} CYCLES {}}
set a(0-327) {NAME asn#251 TYPE ASSIGN PAR 0-160 XREFS 13585 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.044971449999999996} PREDS {{262 0 0-694 {}}} SUCCS {{258 0 0-329 {}} {256 0 0-694 {}}} CYCLES {}}
set a(0-328) {NAME exs#3 TYPE SIGNEXTEND PAR 0-160 XREFS 13586 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.044971449999999996} PREDS {{258 0 0-323 {}}} SUCCS {{259 0 0-329 {}}} CYCLES {}}
set a(0-329) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13587 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.0613781812638539} PREDS {{258 0 0-327 {}} {259 0 0-328 {}}} SUCCS {{258 0 0-438 {}} {258 0 0-439 {}}} CYCLES {}}
set a(0-330) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13588 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-331 {}}} CYCLES {}}
set a(0-331) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-160 XREFS 13589 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-330 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME asel TYPE SELECT PAR 0-160 XREFS 13590 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-331 {}}} SUCCS {{146 0 0-333 {}} {146 0 0-334 {}} {146 0 0-335 {}} {146 0 0-336 {}} {146 0 0-337 {}} {146 0 0-338 {}} {146 0 0-339 {}} {146 0 0-340 {}} {146 0 0-341 {}} {146 0 0-342 {}} {146 0 0-343 {}} {146 0 0-344 {}} {146 0 0-345 {}} {146 0 0-346 {}} {146 0 0-347 {}} {146 0 0-348 {}} {146 0 0-349 {}} {146 0 0-350 {}} {146 0 0-351 {}} {146 0 0-352 {}} {146 0 0-353 {}}} CYCLES {}}
set a(0-333) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13591 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-160 XREFS 13592 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-333 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-335) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13593 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-160 XREFS 13594 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-335 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-337) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13595 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-338 {}}} CYCLES {}}
set a(0-338) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-160 XREFS 13596 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-337 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-339) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13597 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-340 {}}} CYCLES {}}
set a(0-340) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-160 XREFS 13598 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-339 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-341) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13599 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-160 XREFS 13600 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-341 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-343) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13601 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-344 {}}} CYCLES {}}
set a(0-344) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-160 XREFS 13602 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-343 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-345) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13603 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-160 XREFS 13604 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-345 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-347) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13605 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-348 {}}} CYCLES {}}
set a(0-348) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-160 XREFS 13606 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-347 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-349) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13607 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-350 {}}} CYCLES {}}
set a(0-350) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-160 XREFS 13608 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-349 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-351) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13609 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}}} SUCCS {{259 0 0-352 {}}} CYCLES {}}
set a(0-352) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-160 XREFS 13610 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {259 0 0-351 {}}} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME aif:nor TYPE NOR PAR 0-160 XREFS 13611 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{146 0 0-332 {}} {258 0 0-350 {}} {258 0 0-348 {}} {258 0 0-346 {}} {258 0 0-344 {}} {258 0 0-342 {}} {258 0 0-340 {}} {258 0 0-338 {}} {258 0 0-336 {}} {258 0 0-334 {}} {259 0 0-352 {}}} SUCCS {{258 0 0-375 {}}} CYCLES {}}
set a(0-354) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13612 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME if#4:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-160 XREFS 13613 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-354 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-356) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13614 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-357 {}}} CYCLES {}}
set a(0-357) {NAME if#4:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-160 XREFS 13615 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-356 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-358) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13616 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-359 {}}} CYCLES {}}
set a(0-359) {NAME if#4:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-160 XREFS 13617 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-358 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-360) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13618 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-361 {}}} CYCLES {}}
set a(0-361) {NAME if#4:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-160 XREFS 13619 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-360 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-362) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13620 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-363 {}}} CYCLES {}}
set a(0-363) {NAME if#4:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-160 XREFS 13621 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-362 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-364) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13622 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-365 {}}} CYCLES {}}
set a(0-365) {NAME if#4:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-160 XREFS 13623 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-364 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-366) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13624 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-367 {}}} CYCLES {}}
set a(0-367) {NAME if#4:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-160 XREFS 13625 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-366 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-368) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13626 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-369 {}}} CYCLES {}}
set a(0-369) {NAME if#4:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-160 XREFS 13627 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-368 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-370) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13628 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-371 {}}} CYCLES {}}
set a(0-371) {NAME if#4:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-160 XREFS 13629 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-370 {}}} SUCCS {{258 0 0-374 {}}} CYCLES {}}
set a(0-372) {NAME if#4:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13630 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {} SUCCS {{259 0 0-373 {}}} CYCLES {}}
set a(0-373) {NAME if#4:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-160 XREFS 13631 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-372 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {NAME if#4:nor TYPE NOR PAR 0-160 XREFS 13632 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{258 0 0-371 {}} {258 0 0-369 {}} {258 0 0-367 {}} {258 0 0-365 {}} {258 0 0-363 {}} {258 0 0-361 {}} {258 0 0-359 {}} {258 0 0-357 {}} {258 0 0-355 {}} {259 0 0-373 {}}} SUCCS {{259 0 0-375 {}}} CYCLES {}}
set a(0-375) {NAME if#4:and TYPE AND PAR 0-160 XREFS 13633 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{258 0 0-353 {}} {258 0 0-176 {}} {259 0 0-374 {}}} SUCCS {{258 0 0-377 {}} {258 0 0-381 {}} {258 0 0-385 {}} {258 0 0-389 {}}} CYCLES {}}
set a(0-376) {NAME asn#252 TYPE ASSIGN PAR 0-160 XREFS 13634 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{262 0 0-695 {}}} SUCCS {{258 0 0-379 {}} {256 0 0-695 {}}} CYCLES {}}
set a(0-377) {NAME not#27 TYPE NOT PAR 0-160 XREFS 13635 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{258 0 0-375 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {NAME exs#4 TYPE SIGNEXTEND PAR 0-160 XREFS 13636 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-377 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13637 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.1764715812638539} PREDS {{258 0 0-376 {}} {259 0 0-378 {}}} SUCCS {{258 0 0-455 {}} {258 0 0-456 {}} {258 0 0-457 {}} {258 0 0-458 {}} {258 0 0-459 {}} {258 0 0-460 {}} {258 0 0-461 {}} {258 0 0-462 {}} {258 0 0-463 {}} {258 0 0-464 {}} {258 0 0-472 {}}} CYCLES {}}
set a(0-380) {NAME asn#253 TYPE ASSIGN PAR 0-160 XREFS 13638 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{262 0 0-696 {}}} SUCCS {{258 0 0-383 {}} {256 0 0-696 {}}} CYCLES {}}
set a(0-381) {NAME not#28 TYPE NOT PAR 0-160 XREFS 13639 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{258 0 0-375 {}}} SUCCS {{259 0 0-382 {}}} CYCLES {}}
set a(0-382) {NAME exs#5 TYPE SIGNEXTEND PAR 0-160 XREFS 13640 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.16006484999999998} PREDS {{259 0 0-381 {}}} SUCCS {{259 0 0-383 {}}} CYCLES {}}
set a(0-383) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13641 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.1764715812638539} PREDS {{258 0 0-380 {}} {259 0 0-382 {}}} SUCCS {{258 0 0-445 {}} {258 0 0-446 {}} {258 0 0-447 {}} {258 0 0-448 {}} {258 0 0-449 {}} {258 0 0-450 {}} {258 0 0-451 {}} {258 0 0-452 {}} {258 0 0-453 {}} {258 0 0-454 {}} {258 0 0-474 {}}} CYCLES {}}
set a(0-384) {NAME asn#254 TYPE ASSIGN PAR 0-160 XREFS 13642 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{262 0 0-697 {}}} SUCCS {{258 0 0-387 {}} {256 0 0-697 {}}} CYCLES {}}
set a(0-385) {NAME not#29 TYPE NOT PAR 0-160 XREFS 13643 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{258 0 0-375 {}}} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {NAME exs#6 TYPE SIGNEXTEND PAR 0-160 XREFS 13644 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{259 0 0-385 {}}} SUCCS {{259 0 0-387 {}}} CYCLES {}}
set a(0-387) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13645 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.1764715812638539} PREDS {{258 0 0-384 {}} {259 0 0-386 {}}} SUCCS {{258 0 0-490 {}} {258 0 0-491 {}} {258 0 0-492 {}} {258 0 0-493 {}} {258 0 0-494 {}} {258 0 0-495 {}} {258 0 0-496 {}} {258 0 0-497 {}} {258 0 0-498 {}} {258 0 0-499 {}} {258 0 0-507 {}}} CYCLES {}}
set a(0-388) {NAME asn#255 TYPE ASSIGN PAR 0-160 XREFS 13646 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{262 0 0-698 {}}} SUCCS {{258 0 0-391 {}} {256 0 0-698 {}}} CYCLES {}}
set a(0-389) {NAME not TYPE NOT PAR 0-160 XREFS 13647 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{258 0 0-375 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {NAME exs#7 TYPE SIGNEXTEND PAR 0-160 XREFS 13648 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.16006484999999998} PREDS {{259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-160 XREFS 13649 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.1764715812638539} PREDS {{258 0 0-388 {}} {259 0 0-390 {}}} SUCCS {{258 0 0-480 {}} {258 0 0-481 {}} {258 0 0-482 {}} {258 0 0-483 {}} {258 0 0-484 {}} {258 0 0-485 {}} {258 0 0-486 {}} {258 0 0-487 {}} {258 0 0-488 {}} {258 0 0-489 {}} {258 0 0-509 {}}} CYCLES {}}
set a(0-392) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-160 XREFS 13650 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.7932756249999999} PREDS {{258 0 0-209 {}}} SUCCS {{259 0 0-393 {}}} CYCLES {}}
set a(0-393) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13651 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.44354944517895045 1 0.8466226451789505} PREDS {{259 0 0-392 {}}} SUCCS {{259 0 0-394 {}}} CYCLES {}}
set a(0-394) {NAME slc TYPE READSLICE PAR 0-160 XREFS 13652 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{259 0 0-393 {}}} SUCCS {{259 0 0-395 {}} {258 0 0-401 {}}} CYCLES {}}
set a(0-395) {NAME asel#1 TYPE SELECT PAR 0-160 XREFS 13653 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{259 0 0-394 {}}} SUCCS {{146 0 0-396 {}} {146 0 0-397 {}} {146 0 0-398 {}} {146 0 0-399 {}} {146 0 0-400 {}}} CYCLES {}}
set a(0-396) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-160 XREFS 13654 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{146 0 0-395 {}} {258 0 0-209 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME aif#1:not#1 TYPE NOT PAR 0-160 XREFS 13655 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.8466227} PREDS {{146 0 0-395 {}} {259 0 0-396 {}}} SUCCS {{259 0 0-398 {}}} CYCLES {}}
set a(0-398) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-160 XREFS 13656 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.5112942987783222 1 0.9143674987783222} PREDS {{146 0 0-395 {}} {259 0 0-397 {}}} SUCCS {{259 0 0-399 {}}} CYCLES {}}
set a(0-399) {NAME aif#1:slc TYPE READSLICE PAR 0-160 XREFS 13657 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-395 {}} {259 0 0-398 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {NAME if#5:not TYPE NOT PAR 0-160 XREFS 13658 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-395 {}} {259 0 0-399 {}}} SUCCS {{258 0 0-402 {}}} CYCLES {}}
set a(0-401) {NAME if#5:not#3 TYPE NOT PAR 0-160 XREFS 13659 LOC {1 0.40355834999999995 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{258 0 0-394 {}}} SUCCS {{259 0 0-402 {}}} CYCLES {}}
set a(0-402) {NAME if#5:and TYPE AND PAR 0-160 XREFS 13660 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{258 0 0-400 {}} {258 0 0-175 {}} {259 0 0-401 {}}} SUCCS {{259 0 0-403 {}} {258 0 0-409 {}}} CYCLES {}}
set a(0-403) {NAME asel#3 TYPE SELECT PAR 0-160 XREFS 13661 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{259 0 0-402 {}}} SUCCS {{146 0 0-404 {}} {146 0 0-405 {}} {146 0 0-406 {}} {146 0 0-407 {}} {146 0 0-408 {}}} CYCLES {}}
set a(0-404) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-160 XREFS 13662 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-403 {}} {258 0 0-241 {}}} SUCCS {{259 0 0-405 {}}} CYCLES {}}
set a(0-405) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-160 XREFS 13663 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.9143675499999999} PREDS {{146 0 0-403 {}} {259 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13664 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.5969267593138832 1 0.9999999593138831} PREDS {{146 0 0-403 {}} {259 0 0-405 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-160 XREFS 13665 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061378224999999995} PREDS {{146 0 0-403 {}} {259 0 0-406 {}}} SUCCS {{259 0 0-408 {}}} CYCLES {}}
set a(0-408) {NAME if#5:not#1 TYPE NOT PAR 0-160 XREFS 13666 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061378224999999995} PREDS {{146 0 0-403 {}} {259 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME if#5:and#1 TYPE AND PAR 0-160 XREFS 13667 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061378224999999995} PREDS {{258 0 0-402 {}} {258 0 0-174 {}} {259 0 0-408 {}}} SUCCS {{259 0 0-410 {}} {258 0 0-412 {}}} CYCLES {}}
set a(0-410) {NAME asel#7 TYPE SELECT PAR 0-160 XREFS 13668 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.061378224999999995} PREDS {{259 0 0-409 {}}} SUCCS {{146 0 0-411 {}}} CYCLES {}}
set a(0-411) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-160 XREFS 13669 LOC {1 0.55693565 1 0.5969268 1 0.5969268 1 0.6405149148622739 2 0.10496633986227386} PREDS {{146 0 0-410 {}} {258 0 0-326 {}}} SUCCS {{259 0 0-412 {}}} CYCLES {}}
set a(0-412) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13670 LOC {1 0.600523825 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.1280269625} PREDS {{258 0 0-409 {}} {258 0 0-326 {}} {258 0 0-173 {}} {259 0 0-411 {}}} SUCCS {{258 0 0-440 {}} {258 0 0-693 {}}} CYCLES {}}
set a(0-413) {NAME aif#11:not#1 TYPE NOT PAR 0-160 XREFS 13671 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{258 0 0-209 {}}} SUCCS {{259 0 0-414 {}}} CYCLES {}}
set a(0-414) {NAME aif#11:conc TYPE CONCATENATE PAR 0-160 XREFS 13672 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.685174925} PREDS {{259 0 0-413 {}}} SUCCS {{259 0 0-415 {}}} CYCLES {}}
set a(0-415) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13673 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 1 0.7708073343138832} PREDS {{259 0 0-414 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {NAME aif#11:slc TYPE READSLICE PAR 0-160 XREFS 13674 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-415 {}}} SUCCS {{259 0 0-417 {}} {258 0 0-423 {}}} CYCLES {}}
set a(0-417) {NAME asel#13 TYPE SELECT PAR 0-160 XREFS 13675 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{259 0 0-416 {}}} SUCCS {{146 0 0-418 {}} {146 0 0-419 {}} {146 0 0-420 {}} {146 0 0-421 {}} {146 0 0-422 {}}} CYCLES {}}
set a(0-418) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-160 XREFS 13676 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{146 0 0-417 {}} {258 0 0-241 {}}} SUCCS {{259 0 0-419 {}}} CYCLES {}}
set a(0-419) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-160 XREFS 13677 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.770807375} PREDS {{146 0 0-417 {}} {259 0 0-418 {}}} SUCCS {{259 0 0-420 {}}} CYCLES {}}
set a(0-420) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13678 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 1 0.8564397843138831} PREDS {{146 0 0-417 {}} {259 0 0-419 {}}} SUCCS {{259 0 0-421 {}}} CYCLES {}}
set a(0-421) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-160 XREFS 13679 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-417 {}} {259 0 0-420 {}}} SUCCS {{259 0 0-422 {}}} CYCLES {}}
set a(0-422) {NAME if#6:not#1 TYPE NOT PAR 0-160 XREFS 13680 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-417 {}} {259 0 0-421 {}}} SUCCS {{258 0 0-424 {}}} CYCLES {}}
set a(0-423) {NAME if#6:not TYPE NOT PAR 0-160 XREFS 13681 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{258 0 0-416 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {NAME if#6:and TYPE AND PAR 0-160 XREFS 13682 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{258 0 0-422 {}} {258 0 0-172 {}} {259 0 0-423 {}}} SUCCS {{259 0 0-425 {}} {258 0 0-436 {}}} CYCLES {}}
set a(0-425) {NAME asel#17 TYPE SELECT PAR 0-160 XREFS 13683 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{259 0 0-424 {}}} SUCCS {{146 0 0-426 {}} {146 0 0-427 {}} {130 0 0-428 {}} {130 0 0-429 {}}} CYCLES {}}
set a(0-426) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-160 XREFS 13684 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.8564398249999999} PREDS {{146 0 0-425 {}} {258 0 0-273 {}}} SUCCS {{259 0 0-427 {}}} CYCLES {}}
set a(0-427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-160 XREFS 13685 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 1 0.9144740129329678} PREDS {{146 0 0-425 {}} {259 0 0-426 {}}} SUCCS {{259 0 0-428 {}}} CYCLES {}}
set a(0-428) {NAME aif#17:slc TYPE READSLICE PAR 0-160 XREFS 13686 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{130 0 0-425 {}} {259 0 0-427 {}}} SUCCS {{259 0 0-429 {}} {258 0 0-435 {}}} CYCLES {}}
set a(0-429) {NAME aif#17:asel TYPE SELECT PAR 0-160 XREFS 13687 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{130 0 0-425 {}} {259 0 0-428 {}}} SUCCS {{146 0 0-430 {}} {146 0 0-431 {}} {146 0 0-432 {}} {146 0 0-433 {}} {146 0 0-434 {}}} CYCLES {}}
set a(0-430) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-160 XREFS 13688 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{146 0 0-429 {}} {258 0 0-273 {}}} SUCCS {{259 0 0-431 {}}} CYCLES {}}
set a(0-431) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-160 XREFS 13689 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.914474075} PREDS {{146 0 0-429 {}} {259 0 0-430 {}}} SUCCS {{259 0 0-432 {}}} CYCLES {}}
set a(0-432) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13690 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 1 0.9999999563734283} PREDS {{146 0 0-429 {}} {259 0 0-431 {}}} SUCCS {{259 0 0-433 {}}} CYCLES {}}
set a(0-433) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-160 XREFS 13691 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {{146 0 0-429 {}} {259 0 0-432 {}}} SUCCS {{259 0 0-434 {}}} CYCLES {}}
set a(0-434) {NAME if#6:not#2 TYPE NOT PAR 0-160 XREFS 13692 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {{146 0 0-429 {}} {259 0 0-433 {}}} SUCCS {{258 0 0-436 {}}} CYCLES {}}
set a(0-435) {NAME if#6:not#4 TYPE NOT PAR 0-160 XREFS 13693 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {{258 0 0-428 {}}} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {NAME if#6:and#2 TYPE AND PAR 0-160 XREFS 13694 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {{258 0 0-424 {}} {258 0 0-434 {}} {258 0 0-171 {}} {259 0 0-435 {}}} SUCCS {{259 0 0-437 {}} {258 0 0-439 {}}} CYCLES {}}
set a(0-437) {NAME sel#6 TYPE SELECT PAR 0-160 XREFS 13695 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.061378224999999995} PREDS {{259 0 0-436 {}}} SUCCS {{146 0 0-438 {}}} CYCLES {}}
set a(0-438) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-160 XREFS 13696 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.10496633986227386} PREDS {{146 0 0-437 {}} {258 0 0-329 {}}} SUCCS {{259 0 0-439 {}}} CYCLES {}}
set a(0-439) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13697 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.1280269625} PREDS {{258 0 0-436 {}} {258 0 0-329 {}} {258 0 0-170 {}} {259 0 0-438 {}}} SUCCS {{258 0 0-475 {}} {258 0 0-694 {}}} CYCLES {}}
set a(0-440) {NAME not#2 TYPE NOT PAR 0-160 XREFS 13698 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.128027} PREDS {{258 0 0-412 {}}} SUCCS {{259 0 0-441 {}}} CYCLES {}}
set a(0-441) {NAME conc TYPE CONCATENATE PAR 0-160 XREFS 13699 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.128027} PREDS {{259 0 0-440 {}}} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13700 LOC {1 0.623584425 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.17647158449693606} PREDS {{259 0 0-441 {}}} SUCCS {{259 0 0-443 {}}} CYCLES {}}
set a(0-443) {NAME slc#2 TYPE READSLICE PAR 0-160 XREFS 13701 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{259 0 0-442 {}}} SUCCS {{259 0 0-444 {}} {258 0 0-471 {}} {258 0 0-473 {}}} CYCLES {}}
set a(0-444) {NAME sel#7 TYPE SELECT PAR 0-160 XREFS 13702 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{259 0 0-443 {}}} SUCCS {{146 0 0-445 {}} {146 0 0-446 {}} {146 0 0-447 {}} {146 0 0-448 {}} {146 0 0-449 {}} {146 0 0-450 {}} {146 0 0-451 {}} {146 0 0-452 {}} {146 0 0-453 {}} {146 0 0-454 {}} {146 0 0-455 {}} {146 0 0-456 {}} {146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {146 0 0-460 {}} {146 0 0-461 {}} {146 0 0-462 {}} {146 0 0-463 {}} {146 0 0-464 {}} {130 0 0-465 {}} {130 0 0-466 {}}} CYCLES {}}
set a(0-445) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-160 XREFS 13703 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-446) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-160 XREFS 13704 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-447) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-160 XREFS 13705 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-448) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-160 XREFS 13706 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-449) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-160 XREFS 13707 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-450) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-160 XREFS 13708 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-451) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-160 XREFS 13709 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-452) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-160 XREFS 13710 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-453) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-160 XREFS 13711 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-454) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-160 XREFS 13712 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-383 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-455) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-160 XREFS 13713 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-456) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-160 XREFS 13714 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-457) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-160 XREFS 13715 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-458) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-160 XREFS 13716 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-459) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-160 XREFS 13717 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-460) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-160 XREFS 13718 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-461) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-160 XREFS 13719 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-462) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-160 XREFS 13720 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-463) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-160 XREFS 13721 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{258 0 0-465 {}}} CYCLES {}}
set a(0-464) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-160 XREFS 13722 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{146 0 0-444 {}} {258 0 0-379 {}}} SUCCS {{259 0 0-465 {}}} CYCLES {}}
set a(0-465) {NAME if#7:if:nor TYPE NOR PAR 0-160 XREFS 13723 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{130 0 0-444 {}} {258 0 0-463 {}} {258 0 0-462 {}} {258 0 0-461 {}} {258 0 0-460 {}} {258 0 0-459 {}} {258 0 0-458 {}} {258 0 0-457 {}} {258 0 0-456 {}} {258 0 0-455 {}} {258 0 0-454 {}} {258 0 0-453 {}} {258 0 0-452 {}} {258 0 0-451 {}} {258 0 0-450 {}} {258 0 0-449 {}} {258 0 0-448 {}} {258 0 0-447 {}} {258 0 0-446 {}} {258 0 0-445 {}} {259 0 0-464 {}}} SUCCS {{259 0 0-466 {}} {258 0 0-471 {}} {258 0 0-473 {}}} CYCLES {}}
set a(0-466) {NAME if#7:sel TYPE SELECT PAR 0-160 XREFS 13724 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{130 0 0-444 {}} {259 0 0-465 {}}} SUCCS {{146 0 0-467 {}} {146 0 0-468 {}} {146 0 0-469 {}} {146 0 0-470 {}}} CYCLES {}}
set a(0-467) {NAME asn#256 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13725 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{146 0 0-466 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-160 XREFS 13726 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{146 0 0-466 {}} {259 0 0-467 {}}} SUCCS {{258 0 0-472 {}}} CYCLES {}}
set a(0-469) {NAME asn#257 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13727 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {{146 0 0-466 {}}} SUCCS {{259 0 0-470 {}}} CYCLES {}}
set a(0-470) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-160 XREFS 13728 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {{146 0 0-466 {}} {259 0 0-469 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-471) {NAME and#7 TYPE AND PAR 0-160 XREFS 13729 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.609645275} PREDS {{258 0 0-443 {}} {258 0 0-465 {}}} SUCCS {{259 0 0-472 {}}} CYCLES {}}
set a(0-472) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13730 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6327058375} PREDS {{258 0 0-379 {}} {258 0 0-468 {}} {258 0 0-169 {}} {259 0 0-471 {}}} SUCCS {{258 0 0-513 {}} {258 0 0-695 {}}} CYCLES {}}
set a(0-473) {NAME and#8 TYPE AND PAR 0-160 XREFS 13731 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.176471625} PREDS {{258 0 0-443 {}} {258 0 0-465 {}}} SUCCS {{259 0 0-474 {}}} CYCLES {}}
set a(0-474) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13732 LOC {1 0.67202905 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.19953218749999999} PREDS {{258 0 0-383 {}} {258 0 0-470 {}} {258 0 0-168 {}} {259 0 0-473 {}}} SUCCS {{258 0 0-539 {}} {258 0 0-578 {}} {258 0 0-696 {}}} CYCLES {}}
set a(0-475) {NAME not#3 TYPE NOT PAR 0-160 XREFS 13733 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.128027} PREDS {{258 0 0-439 {}}} SUCCS {{259 0 0-476 {}}} CYCLES {}}
set a(0-476) {NAME conc#1 TYPE CONCATENATE PAR 0-160 XREFS 13734 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.128027} PREDS {{259 0 0-475 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13735 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.17647158449693606} PREDS {{259 0 0-476 {}}} SUCCS {{259 0 0-478 {}}} CYCLES {}}
set a(0-478) {NAME slc#3 TYPE READSLICE PAR 0-160 XREFS 13736 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{259 0 0-477 {}}} SUCCS {{259 0 0-479 {}} {258 0 0-506 {}} {258 0 0-508 {}}} CYCLES {}}
set a(0-479) {NAME sel#9 TYPE SELECT PAR 0-160 XREFS 13737 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{259 0 0-478 {}}} SUCCS {{146 0 0-480 {}} {146 0 0-481 {}} {146 0 0-482 {}} {146 0 0-483 {}} {146 0 0-484 {}} {146 0 0-485 {}} {146 0 0-486 {}} {146 0 0-487 {}} {146 0 0-488 {}} {146 0 0-489 {}} {146 0 0-490 {}} {146 0 0-491 {}} {146 0 0-492 {}} {146 0 0-493 {}} {146 0 0-494 {}} {146 0 0-495 {}} {146 0 0-496 {}} {146 0 0-497 {}} {146 0 0-498 {}} {146 0 0-499 {}} {130 0 0-500 {}} {130 0 0-501 {}}} CYCLES {}}
set a(0-480) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-160 XREFS 13738 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-481) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-160 XREFS 13739 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-482) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-160 XREFS 13740 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-483) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-160 XREFS 13741 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-484) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-160 XREFS 13742 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-485) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-160 XREFS 13743 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-486) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-160 XREFS 13744 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-487) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-160 XREFS 13745 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-488) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-160 XREFS 13746 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-489) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-160 XREFS 13747 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-391 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-490) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-160 XREFS 13748 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-491) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-160 XREFS 13749 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-492) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-160 XREFS 13750 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-493) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-160 XREFS 13751 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-494) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-160 XREFS 13752 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-495) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-160 XREFS 13753 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-496) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-160 XREFS 13754 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-497) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-160 XREFS 13755 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-498) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-160 XREFS 13756 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-499) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-160 XREFS 13757 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{146 0 0-479 {}} {258 0 0-387 {}}} SUCCS {{259 0 0-500 {}}} CYCLES {}}
set a(0-500) {NAME if#9:if:nor TYPE NOR PAR 0-160 XREFS 13758 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{130 0 0-479 {}} {258 0 0-498 {}} {258 0 0-497 {}} {258 0 0-496 {}} {258 0 0-495 {}} {258 0 0-494 {}} {258 0 0-493 {}} {258 0 0-492 {}} {258 0 0-491 {}} {258 0 0-490 {}} {258 0 0-489 {}} {258 0 0-488 {}} {258 0 0-487 {}} {258 0 0-486 {}} {258 0 0-485 {}} {258 0 0-484 {}} {258 0 0-483 {}} {258 0 0-482 {}} {258 0 0-481 {}} {258 0 0-480 {}} {259 0 0-499 {}}} SUCCS {{259 0 0-501 {}} {258 0 0-506 {}} {258 0 0-508 {}}} CYCLES {}}
set a(0-501) {NAME if#9:sel TYPE SELECT PAR 0-160 XREFS 13759 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{130 0 0-479 {}} {259 0 0-500 {}}} SUCCS {{146 0 0-502 {}} {146 0 0-503 {}} {146 0 0-504 {}} {146 0 0-505 {}}} CYCLES {}}
set a(0-502) {NAME asn#258 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13760 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{146 0 0-501 {}}} SUCCS {{259 0 0-503 {}}} CYCLES {}}
set a(0-503) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-160 XREFS 13761 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{146 0 0-501 {}} {259 0 0-502 {}}} SUCCS {{258 0 0-507 {}}} CYCLES {}}
set a(0-504) {NAME asn#259 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13762 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {{146 0 0-501 {}}} SUCCS {{259 0 0-505 {}}} CYCLES {}}
set a(0-505) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-160 XREFS 13763 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.176471625} PREDS {{146 0 0-501 {}} {259 0 0-504 {}}} SUCCS {{258 0 0-509 {}}} CYCLES {}}
set a(0-506) {NAME and#9 TYPE AND PAR 0-160 XREFS 13764 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.609645275} PREDS {{258 0 0-478 {}} {258 0 0-500 {}}} SUCCS {{259 0 0-507 {}}} CYCLES {}}
set a(0-507) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13765 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6327058375} PREDS {{258 0 0-387 {}} {258 0 0-503 {}} {258 0 0-167 {}} {259 0 0-506 {}}} SUCCS {{258 0 0-520 {}} {258 0 0-697 {}}} CYCLES {}}
set a(0-508) {NAME and#10 TYPE AND PAR 0-160 XREFS 13766 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.176471625} PREDS {{258 0 0-478 {}} {258 0 0-500 {}}} SUCCS {{259 0 0-509 {}}} CYCLES {}}
set a(0-509) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13767 LOC {1 0.78012975 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.19953218749999999} PREDS {{258 0 0-391 {}} {258 0 0-505 {}} {258 0 0-166 {}} {259 0 0-508 {}}} SUCCS {{258 0 0-566 {}} {258 0 0-579 {}} {258 0 0-698 {}}} CYCLES {}}
set a(0-510) {NAME asn#260 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13768 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {} SUCCS {{259 0 0-511 {}}} CYCLES {}}
set a(0-511) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-160 XREFS 13769 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-510 {}}} SUCCS {{259 0 0-512 {}}} CYCLES {}}
set a(0-512) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-160 XREFS 13770 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-511 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-513) {NAME deltax_square_red:not TYPE NOT PAR 0-160 XREFS 13771 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{258 0 0-472 {}}} SUCCS {{259 0 0-514 {}}} CYCLES {}}
set a(0-514) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13772 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.632705875} PREDS {{259 0 0-513 {}}} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13773 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.7223492034997776} PREDS {{258 0 0-512 {}} {259 0 0-514 {}}} SUCCS {{259 0 0-516 {}}} CYCLES {}}
set a(0-516) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-160 XREFS 13774 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{259 0 0-515 {}}} SUCCS {{258 0 0-524 {}} {258 0 0-526 {}} {258 0 0-532 {}}} CYCLES {}}
set a(0-517) {NAME asn#261 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13775 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {} SUCCS {{259 0 0-518 {}}} CYCLES {}}
set a(0-518) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-160 XREFS 13776 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-517 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-160 XREFS 13777 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-518 {}}} SUCCS {{258 0 0-522 {}}} CYCLES {}}
set a(0-520) {NAME deltax_square_blue:not TYPE NOT PAR 0-160 XREFS 13778 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{258 0 0-507 {}}} SUCCS {{259 0 0-521 {}}} CYCLES {}}
set a(0-521) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13779 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.632705875} PREDS {{259 0 0-520 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13780 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7223492034997776} PREDS {{258 0 0-519 {}} {259 0 0-521 {}}} SUCCS {{259 0 0-523 {}}} CYCLES {}}
set a(0-523) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-160 XREFS 13781 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{259 0 0-522 {}}} SUCCS {{258 0 0-551 {}} {258 0 0-553 {}} {258 0 0-559 {}}} CYCLES {}}
set a(0-524) {NAME slc#11 TYPE READSLICE PAR 0-160 XREFS 13782 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{258 0 0-516 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME asel#39 TYPE SELECT PAR 0-160 XREFS 13783 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{259 0 0-524 {}}} SUCCS {{146 0 0-526 {}} {146 0 0-527 {}} {146 0 0-528 {}} {146 0 0-529 {}} {146 0 0-530 {}} {146 0 0-531 {}}} CYCLES {}}
set a(0-526) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-160 XREFS 13784 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-525 {}} {258 0 0-516 {}}} SUCCS {{259 0 0-527 {}}} CYCLES {}}
set a(0-527) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-160 XREFS 13785 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-525 {}} {259 0 0-526 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {NAME if#15:conc TYPE CONCATENATE PAR 0-160 XREFS 13786 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.7223492499999999} PREDS {{146 0 0-525 {}} {259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13787 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.8079816593138831} PREDS {{146 0 0-525 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {NAME aif#39:slc TYPE READSLICE PAR 0-160 XREFS 13788 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-525 {}} {259 0 0-529 {}}} SUCCS {{259 0 0-531 {}}} CYCLES {}}
set a(0-531) {NAME if#15:not TYPE NOT PAR 0-160 XREFS 13789 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-525 {}} {259 0 0-530 {}}} SUCCS {{258 0 0-534 {}}} CYCLES {}}
set a(0-532) {NAME slc#6 TYPE READSLICE PAR 0-160 XREFS 13790 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.8079816999999999} PREDS {{258 0 0-516 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {NAME if#15:not#2 TYPE NOT PAR 0-160 XREFS 13791 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{259 0 0-532 {}}} SUCCS {{259 0 0-534 {}}} CYCLES {}}
set a(0-534) {NAME if#15:and TYPE AND PAR 0-160 XREFS 13792 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{258 0 0-531 {}} {258 0 0-165 {}} {259 0 0-533 {}}} SUCCS {{259 0 0-535 {}} {258 0 0-680 {}}} CYCLES {}}
set a(0-535) {NAME asel#41 TYPE SELECT PAR 0-160 XREFS 13793 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{259 0 0-534 {}}} SUCCS {{146 0 0-536 {}} {146 0 0-537 {}} {146 0 0-538 {}} {146 0 0-539 {}} {146 0 0-540 {}} {146 0 0-541 {}} {130 0 0-542 {}} {146 0 0-543 {}} {130 0 0-544 {}}} CYCLES {}}
set a(0-536) {NAME asn#262 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13794 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-535 {}}} SUCCS {{259 0 0-537 {}}} CYCLES {}}
set a(0-537) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-160 XREFS 13795 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-535 {}} {259 0 0-536 {}}} SUCCS {{259 0 0-538 {}}} CYCLES {}}
set a(0-538) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-160 XREFS 13796 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-535 {}} {259 0 0-537 {}}} SUCCS {{258 0 0-541 {}}} CYCLES {}}
set a(0-539) {NAME deltay_square_red:not TYPE NOT PAR 0-160 XREFS 13797 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-535 {}} {258 0 0-474 {}}} SUCCS {{259 0 0-540 {}}} CYCLES {}}
set a(0-540) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13798 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.8079816999999999} PREDS {{146 0 0-535 {}} {259 0 0-539 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13799 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8976250284997775} PREDS {{146 0 0-535 {}} {258 0 0-538 {}} {259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-160 XREFS 13800 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{130 0 0-535 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}} {258 0 0-545 {}} {258 0 0-678 {}}} CYCLES {}}
set a(0-543) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-160 XREFS 13801 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{146 0 0-535 {}} {259 0 0-542 {}}} SUCCS {{259 0 0-544 {}}} CYCLES {}}
set a(0-544) {NAME aif#41:asel TYPE SELECT PAR 0-160 XREFS 13802 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{130 0 0-535 {}} {259 0 0-543 {}}} SUCCS {{146 0 0-545 {}} {146 0 0-546 {}} {146 0 0-547 {}} {146 0 0-548 {}} {146 0 0-549 {}} {146 0 0-550 {}}} CYCLES {}}
set a(0-545) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-160 XREFS 13803 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.897625075} PREDS {{146 0 0-544 {}} {258 0 0-542 {}}} SUCCS {{259 0 0-546 {}}} CYCLES {}}
set a(0-546) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-160 XREFS 13804 LOC {1 0.9600088499999999 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-544 {}} {259 0 0-545 {}}} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-160 XREFS 13805 LOC {1 0.9600088499999999 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-544 {}} {259 0 0-546 {}}} SUCCS {{259 0 0-548 {}}} CYCLES {}}
set a(0-548) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13806 LOC {2 0.0 2 0.897625075 2 0.897625075 2 0.9832574843138832 2 0.9832574843138832} PREDS {{146 0 0-544 {}} {259 0 0-547 {}}} SUCCS {{259 0 0-549 {}}} CYCLES {}}
set a(0-549) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-160 XREFS 13807 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-544 {}} {259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {NAME if#15:not#1 TYPE NOT PAR 0-160 XREFS 13808 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-544 {}} {259 0 0-549 {}}} SUCCS {{258 0 0-680 {}}} CYCLES {}}
set a(0-551) {NAME slc#12 TYPE READSLICE PAR 0-160 XREFS 13809 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{258 0 0-523 {}}} SUCCS {{259 0 0-552 {}}} CYCLES {}}
set a(0-552) {NAME asel#45 TYPE SELECT PAR 0-160 XREFS 13810 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{259 0 0-551 {}}} SUCCS {{146 0 0-553 {}} {146 0 0-554 {}} {146 0 0-555 {}} {146 0 0-556 {}} {146 0 0-557 {}} {146 0 0-558 {}}} CYCLES {}}
set a(0-553) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-160 XREFS 13811 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-552 {}} {258 0 0-523 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-160 XREFS 13812 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-552 {}} {259 0 0-553 {}}} SUCCS {{259 0 0-555 {}}} CYCLES {}}
set a(0-555) {NAME if#16:conc TYPE CONCATENATE PAR 0-160 XREFS 13813 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7223492499999999} PREDS {{146 0 0-552 {}} {259 0 0-554 {}}} SUCCS {{259 0 0-556 {}}} CYCLES {}}
set a(0-556) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13814 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.8079816593138831} PREDS {{146 0 0-552 {}} {259 0 0-555 {}}} SUCCS {{259 0 0-557 {}}} CYCLES {}}
set a(0-557) {NAME aif#45:slc TYPE READSLICE PAR 0-160 XREFS 13815 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{146 0 0-552 {}} {259 0 0-556 {}}} SUCCS {{259 0 0-558 {}}} CYCLES {}}
set a(0-558) {NAME if#16:not TYPE NOT PAR 0-160 XREFS 13816 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{146 0 0-552 {}} {259 0 0-557 {}}} SUCCS {{258 0 0-561 {}}} CYCLES {}}
set a(0-559) {NAME slc#7 TYPE READSLICE PAR 0-160 XREFS 13817 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.8079816999999999} PREDS {{258 0 0-523 {}}} SUCCS {{259 0 0-560 {}}} CYCLES {}}
set a(0-560) {NAME if#16:not#2 TYPE NOT PAR 0-160 XREFS 13818 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{259 0 0-559 {}}} SUCCS {{259 0 0-561 {}}} CYCLES {}}
set a(0-561) {NAME if#16:and TYPE AND PAR 0-160 XREFS 13819 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{258 0 0-558 {}} {258 0 0-163 {}} {259 0 0-560 {}}} SUCCS {{259 0 0-562 {}} {258 0 0-685 {}}} CYCLES {}}
set a(0-562) {NAME asel#47 TYPE SELECT PAR 0-160 XREFS 13820 LOC {1 0.978466175 1 1.0 1 1.0 2 0.8079816999999999} PREDS {{259 0 0-561 {}}} SUCCS {{146 0 0-563 {}} {146 0 0-564 {}} {146 0 0-565 {}} {146 0 0-566 {}} {146 0 0-567 {}} {146 0 0-568 {}} {130 0 0-569 {}} {146 0 0-570 {}} {130 0 0-571 {}}} CYCLES {}}
set a(0-563) {NAME asn#263 TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13821 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-562 {}}} SUCCS {{259 0 0-564 {}}} CYCLES {}}
set a(0-564) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-160 XREFS 13822 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-562 {}} {259 0 0-563 {}}} SUCCS {{259 0 0-565 {}}} CYCLES {}}
set a(0-565) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-160 XREFS 13823 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-562 {}} {259 0 0-564 {}}} SUCCS {{258 0 0-568 {}}} CYCLES {}}
set a(0-566) {NAME deltay_square_blue:not TYPE NOT PAR 0-160 XREFS 13824 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-562 {}} {258 0 0-509 {}}} SUCCS {{259 0 0-567 {}}} CYCLES {}}
set a(0-567) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13825 LOC {1 0.978466175 2 0.8079816999999999 2 0.8079816999999999 2 0.8079816999999999} PREDS {{146 0 0-562 {}} {259 0 0-566 {}}} SUCCS {{259 0 0-568 {}}} CYCLES {}}
set a(0-568) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13826 LOC {2 0.0 2 0.8079816999999999 2 0.8079816999999999 2 0.8976250284997775 2 0.8976250284997775} PREDS {{146 0 0-562 {}} {258 0 0-565 {}} {259 0 0-567 {}}} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-160 XREFS 13827 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{130 0 0-562 {}} {259 0 0-568 {}}} SUCCS {{259 0 0-570 {}} {258 0 0-572 {}} {258 0 0-683 {}}} CYCLES {}}
set a(0-570) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-160 XREFS 13828 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-562 {}} {259 0 0-569 {}}} SUCCS {{259 0 0-571 {}}} CYCLES {}}
set a(0-571) {NAME aif#47:asel TYPE SELECT PAR 0-160 XREFS 13829 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{130 0 0-562 {}} {259 0 0-570 {}}} SUCCS {{146 0 0-572 {}} {146 0 0-573 {}} {146 0 0-574 {}} {146 0 0-575 {}} {146 0 0-576 {}} {146 0 0-577 {}}} CYCLES {}}
set a(0-572) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-160 XREFS 13830 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-571 {}} {258 0 0-569 {}}} SUCCS {{259 0 0-573 {}}} CYCLES {}}
set a(0-573) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-160 XREFS 13831 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-571 {}} {259 0 0-572 {}}} SUCCS {{259 0 0-574 {}}} CYCLES {}}
set a(0-574) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-160 XREFS 13832 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.897625075} PREDS {{146 0 0-571 {}} {259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-160 XREFS 13833 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.9832574843138832 2 0.9832574843138832} PREDS {{146 0 0-571 {}} {259 0 0-574 {}}} SUCCS {{259 0 0-576 {}}} CYCLES {}}
set a(0-576) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-160 XREFS 13834 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-571 {}} {259 0 0-575 {}}} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {NAME if#16:not#1 TYPE NOT PAR 0-160 XREFS 13835 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{146 0 0-571 {}} {259 0 0-576 {}}} SUCCS {{258 0 0-685 {}}} CYCLES {}}
set a(0-578) {NAME volume_current:not TYPE NOT PAR 0-160 XREFS 13836 LOC {1 0.69508965 1 0.82901735 1 0.82901735 2 0.19953222499999998} PREDS {{258 0 0-474 {}}} SUCCS {{258 0 0-580 {}}} CYCLES {}}
set a(0-579) {NAME volume_current:not#12 TYPE NOT PAR 0-160 XREFS 13837 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 2 0.19953222499999998} PREDS {{258 0 0-509 {}}} SUCCS {{259 0 0-580 {}}} CYCLES {}}
set a(0-580) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-160 XREFS 13838 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.2808714533364113} PREDS {{258 0 0-578 {}} {259 0 0-579 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-160 XREFS 13839 LOC {1 0.884529625 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.3705148284997777} PREDS {{259 0 0-580 {}}} SUCCS {{259 0 0-582 {}} {258 0 0-583 {}} {258 0 0-586 {}} {258 0 0-588 {}} {258 0 0-594 {}} {258 0 0-595 {}} {258 0 0-596 {}} {258 0 0-599 {}} {258 0 0-600 {}} {258 0 0-602 {}} {258 0 0-604 {}} {258 0 0-624 {}} {258 0 0-626 {}} {258 0 0-629 {}} {258 0 0-635 {}} {258 0 0-641 {}} {258 0 0-642 {}} {258 0 0-650 {}} {258 0 0-651 {}} {258 0 0-655 {}}} CYCLES {}}
set a(0-582) {NAME volume_current:slc(acc.idiv)#1 TYPE READSLICE PAR 0-160 XREFS 13840 LOC {1 0.974173 1 1.0 1 1.0 2 0.37051487499999997} PREDS {{259 0 0-581 {}}} SUCCS {{258 0 0-584 {}}} CYCLES {}}
set a(0-583) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-160 XREFS 13841 LOC {1 0.974173 1 1.0 1 1.0 2 0.37051487499999997} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-584 {}}} CYCLES {}}
set a(0-584) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-160 XREFS 13842 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{258 0 0-582 {}} {259 0 0-583 {}}} SUCCS {{259 0 0-585 {}}} CYCLES {}}
set a(0-585) {NAME volume_current:conc#10 TYPE CONCATENATE PAR 0-160 XREFS 13843 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{259 0 0-584 {}}} SUCCS {{258 0 0-592 {}}} CYCLES {}}
set a(0-586) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-160 XREFS 13844 LOC {1 0.974173 1 1.0 1 1.0 2 0.37051487499999997} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-587 {}}} CYCLES {}}
set a(0-587) {NAME volume_current:not#1 TYPE NOT PAR 0-160 XREFS 13845 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{259 0 0-586 {}}} SUCCS {{258 0 0-590 {}}} CYCLES {}}
set a(0-588) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-160 XREFS 13846 LOC {1 0.974173 1 1.0 1 1.0 2 0.37051487499999997} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-589 {}}} CYCLES {}}
set a(0-589) {NAME volume_current:not#2 TYPE NOT PAR 0-160 XREFS 13847 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{259 0 0-588 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {NAME volume_current:conc#4 TYPE CONCATENATE PAR 0-160 XREFS 13848 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{258 0 0-587 {}} {259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {NAME volume_current:conc#11 TYPE CONCATENATE PAR 0-160 XREFS 13849 LOC {1 0.974173 2 0.37051487499999997 2 0.37051487499999997 2 0.37051487499999997} PREDS {{259 0 0-590 {}}} SUCCS {{259 0 0-592 {}}} CYCLES {}}
set a(0-592) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,0,7) AREA_SCORE 7.28 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-160 XREFS 13850 LOC {2 0.0 2 0.37051487499999997 2 0.37051487499999997 2 0.43402684841030237 2 0.43402684841030237} PREDS {{258 0 0-585 {}} {259 0 0-591 {}}} SUCCS {{259 0 0-593 {}}} CYCLES {}}
set a(0-593) {NAME volume_current:slc TYPE READSLICE PAR 0-160 XREFS 13851 LOC {2 0.063512025 2 0.4340269 2 0.4340269 2 0.4340269} PREDS {{259 0 0-592 {}}} SUCCS {{258 0 0-598 {}}} CYCLES {}}
set a(0-594) {NAME slc(acc.idiv)#2 TYPE READSLICE PAR 0-160 XREFS 13852 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-597 {}}} CYCLES {}}
set a(0-595) {NAME slc(acc.idiv)#3 TYPE READSLICE PAR 0-160 XREFS 13853 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-597 {}}} CYCLES {}}
set a(0-596) {NAME slc(acc.idiv) TYPE READSLICE PAR 0-160 XREFS 13854 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-597 {}}} CYCLES {}}
set a(0-597) {NAME volume_current:conc#1 TYPE CONCATENATE PAR 0-160 XREFS 13855 LOC {1 0.974173 2 0.4340269 2 0.4340269 2 0.4340269} PREDS {{258 0 0-595 {}} {258 0 0-594 {}} {259 0 0-596 {}}} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#6 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13856 LOC {2 0.063512025 2 0.4340269 2 0.4340269 2 0.4873837484103024 2 0.4873837484103024} PREDS {{258 0 0-593 {}} {259 0 0-597 {}}} SUCCS {{258 0 0-607 {}}} CYCLES {}}
set a(0-599) {NAME slc(acc.idiv)#4 TYPE READSLICE PAR 0-160 XREFS 13857 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-603 {}}} CYCLES {}}
set a(0-600) {NAME slc(acc.idiv)#5 TYPE READSLICE PAR 0-160 XREFS 13858 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-601 {}}} CYCLES {}}
set a(0-601) {NAME volume_current:exs TYPE SIGNEXTEND PAR 0-160 XREFS 13859 LOC {1 0.974173 2 0.4340269 2 0.4340269 2 0.4340269} PREDS {{259 0 0-600 {}}} SUCCS {{258 0 0-603 {}}} CYCLES {}}
set a(0-602) {NAME slc(acc.idiv)#1 TYPE READSLICE PAR 0-160 XREFS 13860 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-603 {}}} CYCLES {}}
set a(0-603) {NAME volume_current:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13861 LOC {1 0.974173 2 0.4340269 2 0.4340269 2 0.4340269} PREDS {{258 0 0-601 {}} {258 0 0-599 {}} {259 0 0-602 {}}} SUCCS {{258 0 0-606 {}}} CYCLES {}}
set a(0-604) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-160 XREFS 13862 LOC {1 0.974173 1 1.0 1 1.0 2 0.4340269} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-605 {}}} CYCLES {}}
set a(0-605) {NAME volume_current:conc TYPE CONCATENATE PAR 0-160 XREFS 13863 LOC {1 0.974173 2 0.4340269 2 0.4340269 2 0.4340269} PREDS {{259 0 0-604 {}}} SUCCS {{259 0 0-606 {}}} CYCLES {}}
set a(0-606) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,1,6,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13864 LOC {2 0.0 2 0.4340269 2 0.4340269 2 0.4873837484103024 2 0.4873837484103024} PREDS {{258 0 0-603 {}} {259 0 0-605 {}}} SUCCS {{259 0 0-607 {}}} CYCLES {}}
set a(0-607) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME volume_current:acc#1 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-160 XREFS 13865 LOC {2 0.116868925 2 0.4873838 2 0.4873838 2 0.5454179879329679 2 0.5454179879329679} PREDS {{258 0 0-598 {}} {259 0 0-606 {}}} SUCCS {{259 0 0-608 {}} {258 0 0-610 {}} {258 0 0-615 {}} {258 0 0-619 {}} {258 0 0-620 {}} {258 0 0-621 {}} {258 0 0-630 {}} {258 0 0-632 {}}} CYCLES {}}
set a(0-608) {NAME volume_current:slc(conc.imod.sg1)#1 TYPE READSLICE PAR 0-160 XREFS 13866 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-607 {}}} SUCCS {{259 0 0-609 {}}} CYCLES {}}
set a(0-609) {NAME volume_current:not#3 TYPE NOT PAR 0-160 XREFS 13867 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-608 {}}} SUCCS {{258 0 0-612 {}}} CYCLES {}}
set a(0-610) {NAME volume_current:slc(conc.imod.sg1)#2 TYPE READSLICE PAR 0-160 XREFS 13868 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{258 0 0-607 {}}} SUCCS {{259 0 0-611 {}}} CYCLES {}}
set a(0-611) {NAME volume_current:not#4 TYPE NOT PAR 0-160 XREFS 13869 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-610 {}}} SUCCS {{259 0 0-612 {}}} CYCLES {}}
set a(0-612) {NAME volume_current:conc#6 TYPE CONCATENATE PAR 0-160 XREFS 13870 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{258 0 0-609 {}} {259 0 0-611 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {NAME volume_current:conc#12 TYPE CONCATENATE PAR 0-160 XREFS 13871 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-612 {}}} SUCCS {{259 0 0-614 {}}} CYCLES {}}
set a(0-614) {NAME volume_current:conc#13 TYPE CONCATENATE PAR 0-160 XREFS 13872 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-613 {}}} SUCCS {{258 0 0-617 {}}} CYCLES {}}
set a(0-615) {NAME volume_current:slc(conc.imod.sg1)#3 TYPE READSLICE PAR 0-160 XREFS 13873 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{258 0 0-607 {}}} SUCCS {{259 0 0-616 {}}} CYCLES {}}
set a(0-616) {NAME volume_current:conc#14 TYPE CONCATENATE PAR 0-160 XREFS 13874 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.54541805} PREDS {{259 0 0-615 {}}} SUCCS {{259 0 0-617 {}}} CYCLES {}}
set a(0-617) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#7 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13875 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.5987748984103024 2 0.5987748984103024} PREDS {{258 0 0-614 {}} {259 0 0-616 {}}} SUCCS {{259 0 0-618 {}}} CYCLES {}}
set a(0-618) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-160 XREFS 13876 LOC {2 0.22826007499999998 2 0.59877495 2 0.59877495 2 0.59877495} PREDS {{259 0 0-617 {}}} SUCCS {{258 0 0-623 {}}} CYCLES {}}
set a(0-619) {NAME volume_current:slc(conc.imod.sg1)#6 TYPE READSLICE PAR 0-160 XREFS 13877 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.59877495} PREDS {{258 0 0-607 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-620) {NAME volume_current:slc(conc.imod.sg1)#7 TYPE READSLICE PAR 0-160 XREFS 13878 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.59877495} PREDS {{258 0 0-607 {}}} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-621) {NAME volume_current:slc(conc.imod.sg1) TYPE READSLICE PAR 0-160 XREFS 13879 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.59877495} PREDS {{258 0 0-607 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {NAME volume_current:conc#5 TYPE CONCATENATE PAR 0-160 XREFS 13880 LOC {2 0.174903175 2 0.59877495 2 0.59877495 2 0.59877495} PREDS {{258 0 0-620 {}} {258 0 0-619 {}} {259 0 0-621 {}}} SUCCS {{259 0 0-623 {}}} CYCLES {}}
set a(0-623) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME volume_current:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13881 LOC {2 0.22826007499999998 2 0.59877495 2 0.59877495 2 0.6521317984103024 2 0.6521317984103024} PREDS {{258 0 0-618 {}} {259 0 0-622 {}}} SUCCS {{258 0 0-634 {}} {258 0 0-643 {}} {258 0 0-645 {}} {258 0 0-646 {}} {258 0 0-647 {}} {258 0 0-648 {}} {258 0 0-649 {}}} CYCLES {}}
set a(0-624) {NAME volume_current:slc(acc.idiv)#12 TYPE READSLICE PAR 0-160 XREFS 13882 LOC {1 0.974173 1 1.0 1 1.0 2 0.7245257749999999} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-625 {}}} CYCLES {}}
set a(0-625) {NAME volume_current:not#9 TYPE NOT PAR 0-160 XREFS 13883 LOC {1 0.974173 2 0.7245257749999999 2 0.7245257749999999 2 0.7245257749999999} PREDS {{259 0 0-624 {}}} SUCCS {{258 0 0-628 {}}} CYCLES {}}
set a(0-626) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-160 XREFS 13884 LOC {1 0.974173 1 1.0 1 1.0 2 0.7245257749999999} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-627 {}}} CYCLES {}}
set a(0-627) {NAME volume_current:not#10 TYPE NOT PAR 0-160 XREFS 13885 LOC {1 0.974173 2 0.7245257749999999 2 0.7245257749999999 2 0.7245257749999999} PREDS {{259 0 0-626 {}}} SUCCS {{259 0 0-628 {}}} CYCLES {}}
set a(0-628) {NAME volume_current:conc#8 TYPE CONCATENATE PAR 0-160 XREFS 13886 LOC {1 0.974173 2 0.7245257749999999 2 0.7245257749999999 2 0.7245257749999999} PREDS {{258 0 0-625 {}} {259 0 0-627 {}}} SUCCS {{258 0 0-640 {}}} CYCLES {}}
set a(0-629) {NAME volume_current:slc(acc.idiv)#9 TYPE READSLICE PAR 0-160 XREFS 13887 LOC {1 0.974173 1 1.0 1 1.0 2 0.65213185} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-631 {}}} CYCLES {}}
set a(0-630) {NAME volume_current:slc(conc.imod.sg1)#4 TYPE READSLICE PAR 0-160 XREFS 13888 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.65213185} PREDS {{258 0 0-607 {}}} SUCCS {{259 0 0-631 {}}} CYCLES {}}
set a(0-631) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#9 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-160 XREFS 13889 LOC {2 0.174903175 2 0.65213185 2 0.65213185 2 0.68374268625 2 0.68374268625} PREDS {{258 0 0-629 {}} {259 0 0-630 {}}} SUCCS {{258 0 0-639 {}}} CYCLES {}}
set a(0-632) {NAME volume_current:slc(conc.imod.sg1)#5 TYPE READSLICE PAR 0-160 XREFS 13890 LOC {2 0.174903175 2 0.54541805 2 0.54541805 2 0.65213185} PREDS {{258 0 0-607 {}}} SUCCS {{259 0 0-633 {}}} CYCLES {}}
set a(0-633) {NAME volume_current:not#7 TYPE NOT PAR 0-160 XREFS 13891 LOC {2 0.174903175 2 0.65213185 2 0.65213185 2 0.65213185} PREDS {{259 0 0-632 {}}} SUCCS {{258 0 0-638 {}}} CYCLES {}}
set a(0-634) {NAME volume_current:slc(conc.imod#1.sg1) TYPE READSLICE PAR 0-160 XREFS 13892 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.65213185} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-637 {}}} CYCLES {}}
set a(0-635) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-160 XREFS 13893 LOC {1 0.974173 1 1.0 1 1.0 2 0.65213185} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {NAME volume_current:not#5 TYPE NOT PAR 0-160 XREFS 13894 LOC {1 0.974173 2 0.65213185 2 0.65213185 2 0.65213185} PREDS {{259 0 0-635 {}}} SUCCS {{259 0 0-637 {}}} CYCLES {}}
set a(0-637) {NAME volume_current:nand TYPE NAND PAR 0-160 XREFS 13895 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.65213185} PREDS {{258 0 0-634 {}} {259 0 0-636 {}}} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,0,2) AREA_SCORE 2.32 QUANTITY 2 NAME volume_current:acc#8 TYPE ACCU DELAY {0.51 ns} LIBRARY_DELAY {0.51 ns} PAR 0-160 XREFS 13896 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.68374268625 2 0.68374268625} PREDS {{258 0 0-633 {}} {259 0 0-637 {}}} SUCCS {{259 0 0-639 {}}} CYCLES {}}
set a(0-639) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#11 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-160 XREFS 13897 LOC {2 0.31322785 2 0.683742725 2 0.683742725 2 0.7245257350894753 2 0.7245257350894753} PREDS {{258 0 0-631 {}} {259 0 0-638 {}}} SUCCS {{259 0 0-640 {}}} CYCLES {}}
set a(0-640) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#13 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13898 LOC {2 0.35401089999999996 2 0.7245257749999999 2 0.7245257749999999 2 0.7778727951789504 2 0.7778727951789504} PREDS {{258 0 0-628 {}} {259 0 0-639 {}}} SUCCS {{258 0 0-658 {}}} CYCLES {}}
set a(0-641) {NAME volume_current:slc(acc.idiv)#10 TYPE READSLICE PAR 0-160 XREFS 13899 LOC {1 0.974173 1 1.0 1 1.0 2 0.740252225} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-657 {}}} CYCLES {}}
set a(0-642) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-160 XREFS 13900 LOC {1 0.974173 1 1.0 1 1.0 2 0.718796475} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-653 {}}} CYCLES {}}
set a(0-643) {NAME volume_current:slc(conc.imod#1.sg1)#1 TYPE READSLICE PAR 0-160 XREFS 13901 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{259 0 0-644 {}}} CYCLES {}}
set a(0-644) {NAME volume_current:not#6 TYPE NOT PAR 0-160 XREFS 13902 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{259 0 0-643 {}}} SUCCS {{258 0 0-653 {}}} CYCLES {}}
set a(0-645) {NAME volume_current:slc(conc.imod#1.sg1)#2 TYPE READSLICE PAR 0-160 XREFS 13903 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-646) {NAME volume_current:slc(conc.imod#1.sg1)#3 TYPE READSLICE PAR 0-160 XREFS 13904 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-647) {NAME volume_current:slc(conc.imod#1.sg1)#4 TYPE READSLICE PAR 0-160 XREFS 13905 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-648) {NAME volume_current:slc(conc.imod#1.sg1)#5 TYPE READSLICE PAR 0-160 XREFS 13906 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-649) {NAME volume_current:slc(conc.imod#1.sg1)#6 TYPE READSLICE PAR 0-160 XREFS 13907 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-623 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-650) {NAME volume_current:slc(acc.idiv)#14 TYPE READSLICE PAR 0-160 XREFS 13908 LOC {1 0.974173 1 1.0 1 1.0 2 0.718796475} PREDS {{258 0 0-581 {}}} SUCCS {{258 0 0-652 {}}} CYCLES {}}
set a(0-651) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-160 XREFS 13909 LOC {1 0.974173 1 1.0 1 1.0 2 0.718796475} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-652 {}}} CYCLES {}}
set a(0-652) {NAME volume_current:or TYPE OR PAR 0-160 XREFS 13910 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-650 {}} {258 0 0-649 {}} {258 0 0-648 {}} {258 0 0-647 {}} {258 0 0-646 {}} {258 0 0-645 {}} {259 0 0-651 {}}} SUCCS {{259 0 0-653 {}}} CYCLES {}}
set a(0-653) {NAME and#1 TYPE AND PAR 0-160 XREFS 13911 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{258 0 0-644 {}} {258 0 0-642 {}} {259 0 0-652 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {NAME volume_current:xor TYPE XOR PAR 0-160 XREFS 13912 LOC {2 0.281616975 2 0.65213185 2 0.65213185 2 0.718796475} PREDS {{259 0 0-653 {}}} SUCCS {{258 0 0-656 {}}} CYCLES {}}
set a(0-655) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-160 XREFS 13913 LOC {1 0.974173 1 1.0 1 1.0 2 0.718796475} PREDS {{258 0 0-581 {}}} SUCCS {{259 0 0-656 {}}} CYCLES {}}
set a(0-656) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#10 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-160 XREFS 13914 LOC {2 0.281616975 2 0.718796475 2 0.718796475 2 0.74025218625 2 0.74025218625} PREDS {{258 0 0-654 {}} {259 0 0-655 {}}} SUCCS {{259 0 0-657 {}}} CYCLES {}}
set a(0-657) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#12 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-160 XREFS 13915 LOC {2 0.303072725 2 0.740252225 2 0.740252225 2 0.7778728020241716 2 0.7778728020241716} PREDS {{258 0 0-641 {}} {259 0 0-656 {}}} SUCCS {{259 0 0-658 {}}} CYCLES {}}
set a(0-658) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 5 NAME volume_current:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13916 LOC {2 0.407357975 2 0.77787285 2 0.77787285 2 0.8312198701789504 2 0.8312198701789504} PREDS {{258 0 0-640 {}} {259 0 0-657 {}}} SUCCS {{259 0 0-659 {}} {258 0 0-676 {}}} CYCLES {}}
set a(0-659) {NAME if#17:conc TYPE CONCATENATE PAR 0-160 XREFS 13917 LOC {2 0.46070505 2 0.831219925 2 0.831219925 2 0.831219925} PREDS {{259 0 0-658 {}}} SUCCS {{258 0 0-663 {}}} CYCLES {}}
set a(0-660) {NAME if#17:asn TYPE ASSIGN PAR 0-160 XREFS 13918 LOC {1 0.629485125 2 0.831219925 2 0.831219925 2 0.831219925} PREDS {{262 0 0-699 {}}} SUCCS {{259 0 0-661 {}} {256 0 0-699 {}}} CYCLES {}}
set a(0-661) {NAME not#9 TYPE NOT PAR 0-160 XREFS 13919 LOC {1 0.629485125 2 0.831219925 2 0.831219925 2 0.831219925} PREDS {{259 0 0-660 {}}} SUCCS {{259 0 0-662 {}}} CYCLES {}}
set a(0-662) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-160 XREFS 13920 LOC {1 0.629485125 2 0.831219925 2 0.831219925 2 0.831219925} PREDS {{259 0 0-661 {}}} SUCCS {{259 0 0-663 {}}} CYCLES {}}
set a(0-663) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 4 NAME if#17:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-160 XREFS 13921 LOC {2 0.46070505 2 0.831219925 2 0.831219925 2 0.8845767734103024 2 0.8845767734103024} PREDS {{258 0 0-659 {}} {259 0 0-662 {}}} SUCCS {{259 0 0-664 {}}} CYCLES {}}
set a(0-664) {NAME if#17:slc TYPE READSLICE PAR 0-160 XREFS 13922 LOC {2 0.51406195 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-663 {}}} SUCCS {{259 0 0-665 {}} {258 0 0-669 {}}} CYCLES {}}
set a(0-665) {NAME if#17:slc(acc#11.cse) TYPE READSLICE PAR 0-160 XREFS 13923 LOC {2 0.51406195 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-664 {}}} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 4 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-160 XREFS 13924 LOC {2 0.51406195 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-665 {}}} SUCCS {{259 0 0-667 {}}} CYCLES {}}
set a(0-667) {NAME slc#8 TYPE READSLICE PAR 0-160 XREFS 13925 LOC {2 0.557650125 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-666 {}}} SUCCS {{259 0 0-668 {}} {258 0 0-674 {}}} CYCLES {}}
set a(0-668) {NAME asel#51 TYPE SELECT PAR 0-160 XREFS 13926 LOC {2 0.557650125 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-667 {}}} SUCCS {{146 0 0-669 {}} {146 0 0-670 {}} {146 0 0-671 {}} {146 0 0-672 {}}} CYCLES {}}
set a(0-669) {NAME aif#51:not#1 TYPE NOT PAR 0-160 XREFS 13927 LOC {2 0.557650125 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-668 {}} {258 0 0-664 {}}} SUCCS {{259 0 0-670 {}}} CYCLES {}}
set a(0-670) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-160 XREFS 13928 LOC {2 0.557650125 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-668 {}} {259 0 0-669 {}}} SUCCS {{259 0 0-671 {}}} CYCLES {}}
set a(0-671) {NAME aif#51:slc TYPE READSLICE PAR 0-160 XREFS 13929 LOC {2 0.606424525 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-668 {}} {259 0 0-670 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {NAME if#17:not TYPE NOT PAR 0-160 XREFS 13930 LOC {2 0.606424525 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-668 {}} {259 0 0-671 {}}} SUCCS {{258 0 0-675 {}}} CYCLES {}}
set a(0-673) {NAME asn#264 TYPE ASSIGN PAR 0-160 XREFS 13931 LOC {1 0.629485125 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-699 {}}} SUCCS {{258 0 0-676 {}} {256 0 0-699 {}}} CYCLES {}}
set a(0-674) {NAME if#17:not#1 TYPE NOT PAR 0-160 XREFS 13932 LOC {2 0.557650125 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-667 {}}} SUCCS {{259 0 0-675 {}}} CYCLES {}}
set a(0-675) {NAME if#17:and TYPE AND PAR 0-160 XREFS 13933 LOC {2 0.606424525 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-672 {}} {258 0 0-161 {}} {259 0 0-674 {}}} SUCCS {{259 0 0-676 {}}} CYCLES {}}
set a(0-676) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-160 XREFS 13934 LOC {2 0.606424525 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-673 {}} {258 0 0-658 {}} {259 0 0-675 {}}} SUCCS {{259 0 0-677 {}} {258 0 0-699 {}}} CYCLES {}}
set a(0-677) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-160 XREFS 13935 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-677 {}} {80 0 0-689 {}} {259 0 0-676 {}}} SUCCS {{260 0 0-677 {}} {80 0 0-689 {}}} CYCLES {}}
set a(0-678) {NAME aif#41:slc TYPE READSLICE PAR 0-160 XREFS 13936 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.983257525} PREDS {{258 0 0-542 {}}} SUCCS {{259 0 0-679 {}}} CYCLES {}}
set a(0-679) {NAME if#15:not#3 TYPE NOT PAR 0-160 XREFS 13937 LOC {1 0.9600088499999999 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-678 {}}} SUCCS {{259 0 0-680 {}}} CYCLES {}}
set a(0-680) {NAME if#15:and#2 TYPE AND PAR 0-160 XREFS 13938 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{258 0 0-534 {}} {258 0 0-550 {}} {258 0 0-164 {}} {259 0 0-679 {}}} SUCCS {{259 0 0-681 {}}} CYCLES {}}
set a(0-681) {NAME exs#8 TYPE SIGNEXTEND PAR 0-160 XREFS 13939 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-680 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME or#3 TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-160 XREFS 13940 LOC {2 0.08563245 2 0.983257525 2 0.983257525 2 0.9999999561077388 2 0.9999999561077388} PREDS {{258 0 0-209 {}} {259 0 0-681 {}}} SUCCS {{258 0 0-688 {}}} CYCLES {}}
set a(0-683) {NAME aif#47:slc TYPE READSLICE PAR 0-160 XREFS 13941 LOC {2 0.089643375 2 0.897625075 2 0.897625075 2 0.983257525} PREDS {{258 0 0-569 {}}} SUCCS {{259 0 0-684 {}}} CYCLES {}}
set a(0-684) {NAME if#16:not#3 TYPE NOT PAR 0-160 XREFS 13942 LOC {2 0.089643375 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-683 {}}} SUCCS {{259 0 0-685 {}}} CYCLES {}}
set a(0-685) {NAME if#16:and#2 TYPE AND PAR 0-160 XREFS 13943 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{258 0 0-561 {}} {258 0 0-577 {}} {258 0 0-162 {}} {259 0 0-684 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {NAME exs#9 TYPE SIGNEXTEND PAR 0-160 XREFS 13944 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.983257525} PREDS {{259 0 0-685 {}}} SUCCS {{259 0 0-687 {}}} CYCLES {}}
set a(0-687) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_or(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME or#4 TYPE OR DELAY {0.27 ns} LIBRARY_DELAY {0.27 ns} PAR 0-160 XREFS 13945 LOC {2 0.175275825 2 0.983257525 2 0.983257525 2 0.9999999561077388 2 0.9999999561077388} PREDS {{258 0 0-273 {}} {259 0 0-686 {}}} SUCCS {{259 0 0-688 {}}} CYCLES {}}
set a(0-688) {NAME conc#13 TYPE CONCATENATE PAR 0-160 XREFS 13946 LOC {2 0.1920183 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-241 {}} {258 0 0-682 {}} {259 0 0-687 {}}} SUCCS {{259 0 0-689 {}}} CYCLES {}}
set a(0-689) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-160 XREFS 13947 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-689 {}} {80 0 0-677 {}} {259 0 0-688 {}}} SUCCS {{80 0 0-677 {}} {260 0 0-689 {}}} CYCLES {}}
set a(0-690) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-160 XREFS 13948 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.416302925} PREDS {} SUCCS {{259 0 0-691 {}}} CYCLES {}}
set a(0-691) {NAME vin:asn TYPE ASSIGN PAR 0-160 XREFS 13949 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.416302925} PREDS {{260 0 0-691 {}} {256 0 0-177 {}} {256 0 0-192 {}} {256 0 0-197 {}} {256 0 0-204 {}} {256 0 0-224 {}} {256 0 0-229 {}} {256 0 0-236 {}} {256 0 0-256 {}} {256 0 0-261 {}} {256 0 0-268 {}} {259 0 0-690 {}}} SUCCS {{262 0 0-177 {}} {262 0 0-192 {}} {262 0 0-197 {}} {262 0 0-204 {}} {262 0 0-224 {}} {262 0 0-229 {}} {262 0 0-236 {}} {262 0 0-256 {}} {262 0 0-261 {}} {262 0 0-268 {}} {260 0 0-691 {}}} CYCLES {}}
set a(0-692) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-160 XREFS 13950 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.33496365} PREDS {{260 0 0-692 {}} {256 0 0-178 {}} {256 0 0-180 {}} {256 0 0-189 {}} {256 0 0-210 {}} {256 0 0-212 {}} {256 0 0-221 {}} {256 0 0-242 {}} {256 0 0-244 {}} {256 0 0-253 {}} {258 0 0-177 {}}} SUCCS {{262 0 0-178 {}} {262 0 0-180 {}} {262 0 0-189 {}} {262 0 0-210 {}} {262 0 0-212 {}} {262 0 0-221 {}} {262 0 0-242 {}} {262 0 0-244 {}} {262 0 0-253 {}} {260 0 0-692 {}}} CYCLES {}}
set a(0-693) {NAME vin:asn(acc#13(0).sva) TYPE ASSIGN PAR 0-160 XREFS 13951 LOC {1 0.623584425 1 0.663575575 1 0.663575575 3 0.044971449999999996} PREDS {{260 0 0-693 {}} {256 0 0-324 {}} {258 0 0-412 {}}} SUCCS {{262 0 0-324 {}} {260 0 0-693 {}}} CYCLES {}}
set a(0-694) {NAME vin:asn(acc#13(1).sva) TYPE ASSIGN PAR 0-160 XREFS 13952 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.044971449999999996} PREDS {{260 0 0-694 {}} {256 0 0-327 {}} {258 0 0-439 {}}} SUCCS {{262 0 0-327 {}} {260 0 0-694 {}}} CYCLES {}}
set a(0-695) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-160 XREFS 13953 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.16006484999999998} PREDS {{260 0 0-695 {}} {256 0 0-376 {}} {258 0 0-472 {}}} SUCCS {{262 0 0-376 {}} {260 0 0-695 {}}} CYCLES {}}
set a(0-696) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-160 XREFS 13954 LOC {1 0.69508965 1 0.82901735 1 0.82901735 3 0.16006484999999998} PREDS {{260 0 0-696 {}} {256 0 0-380 {}} {258 0 0-474 {}}} SUCCS {{262 0 0-380 {}} {260 0 0-696 {}}} CYCLES {}}
set a(0-697) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-160 XREFS 13955 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.16006484999999998} PREDS {{260 0 0-697 {}} {256 0 0-384 {}} {258 0 0-507 {}}} SUCCS {{262 0 0-384 {}} {260 0 0-697 {}}} CYCLES {}}
set a(0-698) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-160 XREFS 13956 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 3 0.16006484999999998} PREDS {{260 0 0-698 {}} {256 0 0-388 {}} {258 0 0-509 {}}} SUCCS {{262 0 0-388 {}} {260 0 0-698 {}}} CYCLES {}}
set a(0-699) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-160 XREFS 13957 LOC {2 0.629485125 2 1.0 2 1.0 3 0.831219925} PREDS {{260 0 0-699 {}} {256 0 0-660 {}} {256 0 0-673 {}} {258 0 0-676 {}}} SUCCS {{262 0 0-660 {}} {262 0 0-673 {}} {260 0 0-699 {}}} CYCLES {}}
set a(0-160) {CHI {0-161 0-162 0-163 0-164 0-165 0-166 0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-150 XREFS 13958 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-160 {}} {258 0 0-158 {}} {258 0 0-157 {}} {258 0 0-156 {}} {258 0 0-155 {}} {258 0 0-154 {}} {258 0 0-153 {}} {258 0 0-151 {}} {258 0 0-152 {}} {259 0 0-159 {}}} SUCCS {{772 0 0-151 {}} {772 0 0-152 {}} {772 0 0-153 {}} {772 0 0-154 {}} {772 0 0-155 {}} {772 0 0-156 {}} {772 0 0-157 {}} {772 0 0-158 {}} {772 0 0-159 {}} {774 0 0-160 {}}} CYCLES {}}
set a(0-150) {CHI {0-151 0-152 0-153 0-154 0-155 0-156 0-157 0-158 0-159 0-160} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 13959 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-150-TOTALCYCLES) {3}
set a(0-150-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-182 0-187 0-214 0-219 0-246 0-251 0-580} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-188 0-195 0-203 0-220 0-227 0-235 0-252 0-259 0-267 0-432} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-196 0-207 0-228 0-239 0-260 0-271 0-515 0-522 0-541 0-568 0-581} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-208 0-240 0-272} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-285 0-314 0-393 0-640 0-658} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-287 0-302 0-310 0-442 0-477} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-300 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-318 0-411 0-438 0-666} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-326 0-329} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-379 0-383 0-387 0-391} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-398 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-406 0-415 0-420 0-529 0-548 0-556 0-575} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-412 0-439 0-676} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-427 0-607} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-472 0-474 0-507 0-509} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) 0-592 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) {0-598 0-617 0-623 0-663} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,6,1,7) 0-606 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2) {0-631 0-638} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-639 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-656 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,2,1,4) 0-657 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-670 mgc_ioport.mgc_out_stdreg(4,4) 0-677 mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2) {0-682 0-687} mgc_ioport.mgc_out_stdreg(2,30) 0-689}
set a(0-150-PROC_NAME) {core}
set a(0-150-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-150}

