v 20060906 1
P 2100 3300 1800 3300 1 0 0
{
T 1900 3350 5 8 1 1 0 0 1
pinnumber=25
T 1900 3250 5 8 0 1 0 2 1
pinseq=1
T 1750 3300 9 8 1 1 0 6 1
pinlabel=TRD0_P
T 1750 3300 5 8 0 1 0 8 1
pintype=io
}
P 2100 2900 1900 2900 1 0 0
{
T 1900 2950 5 8 1 1 0 0 1
pinnumber=26
T 1900 2850 5 8 0 1 0 2 1
pinseq=2
T 1750 2900 9 8 1 1 0 6 1
pinlabel=\_TRD0_N\_
T 1750 2900 5 8 0 1 0 8 1
pintype=io
}
V 1850 2900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 2500 1800 2500 1 0 0
{
T 1900 2550 5 8 1 1 0 0 1
pinnumber=28
T 1900 2450 5 8 0 1 0 2 1
pinseq=3
T 1750 2500 9 8 1 1 0 6 1
pinlabel=TRD1_P
T 1750 2500 5 8 0 1 0 8 1
pintype=io
}
P 2100 2100 1900 2100 1 0 0
{
T 1900 2150 5 8 1 1 0 0 1
pinnumber=29
T 1900 2050 5 8 0 1 0 2 1
pinseq=4
T 1750 2100 9 8 1 1 0 6 1
pinlabel=\_TRD1_N\_
T 1750 2100 5 8 0 1 0 8 1
pintype=io
}
V 1850 2100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 1700 1800 1700 1 0 0
{
T 1900 1750 5 8 1 1 0 0 1
pinnumber=34
T 1900 1650 5 8 0 1 0 2 1
pinseq=5
T 1750 1700 9 8 1 1 0 6 1
pinlabel=TRD2_P
T 1750 1700 5 8 0 1 0 8 1
pintype=io
}
P 2100 1300 1900 1300 1 0 0
{
T 1900 1350 5 8 1 1 0 0 1
pinnumber=35
T 1900 1250 5 8 0 1 0 2 1
pinseq=6
T 1750 1300 9 8 1 1 0 6 1
pinlabel=\_TRD2_N\_
T 1750 1300 5 8 0 1 0 8 1
pintype=io
}
V 1850 1300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 900 1800 900 1 0 0
{
T 1900 950 5 8 1 1 0 0 1
pinnumber=37
T 1900 850 5 8 0 1 0 2 1
pinseq=7
T 1750 900 9 8 1 1 0 6 1
pinlabel=TRD3_P
T 1750 900 5 8 0 1 0 8 1
pintype=io
}
P 2100 500 1900 500 1 0 0
{
T 1900 550 5 8 1 1 0 0 1
pinnumber=38
T 1900 450 5 8 0 1 0 2 1
pinseq=8
T 1750 500 9 8 1 1 0 6 1
pinlabel=\_TRD3_N\_
T 1750 500 5 8 0 1 0 8 1
pintype=io
}
V 1850 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=32
T 300 3250 5 8 0 1 0 8 1
pinseq=9
T 450 3300 9 8 1 1 0 0 1
pinlabel=RSET
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=51
T 300 2850 5 8 0 1 0 8 1
pinseq=10
T 450 2900 9 8 1 1 0 0 1
pinlabel=PRES
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
B 400 100 1400 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 3800 8 10 1 1 0 6 1
refdes=U?
T 400 3800 9 10 1 0 0 0 1
ET1011C2-MDI
T 400 4000 5 10 0 0 0 0 1
device=ET1011C2
T 400 4200 5 10 0 0 0 0 1
footprint=MLCC84
T 400 4400 5 10 0 0 0 0 1
author=mettus
T 400 4600 5 10 0 0 0 0 1
documentation=NA
T 400 4800 5 10 0 0 0 0 1
description=LSI TruePHY
T 400 5000 5 10 0 0 0 0 1
numslots=0
T 400 5200 5 10 0 0 0 0 1
comment=Part 2 of 7
