Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun 14 12:22:38 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-18  Warning           Missing input or output delay   9           
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.121        0.000                      0                 5720        0.008        0.000                      0                 5720        4.020        0.000                       0                  2616  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.121        0.000                      0                 5715        0.008        0.000                      0                 5715        4.020        0.000                       0                  2616  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.575        0.000                      0                    5        0.382        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.580ns (8.562%)  route 6.194ns (91.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.194     9.592    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y110        LUT4 (Prop_lut4_I2_O)        0.124     9.716 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[183]_i_1/O
                         net (fo=1, routed)           0.000     9.716    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[183]_i_1_n_0
    SLICE_X37Y110        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651    12.830    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y110        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[183]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X37Y110        FDRE (Setup_fdre_C_D)        0.032    12.837    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[183]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.580ns (8.564%)  route 6.192ns (91.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.192     9.590    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y110        LUT4 (Prop_lut4_I2_O)        0.124     9.714 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[179]_i_1/O
                         net (fo=1, routed)           0.000     9.714    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[179]_i_1_n_0
    SLICE_X37Y110        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651    12.830    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y110        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[179]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X37Y110        FDRE (Setup_fdre_C_D)        0.031    12.836    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[179]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 0.580ns (8.781%)  route 6.025ns (91.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         6.025     9.423    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y111        LUT4 (Prop_lut4_I2_O)        0.124     9.547 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[171]_i_1/O
                         net (fo=1, routed)           0.000     9.547    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[171]_i_1_n_0
    SLICE_X37Y111        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.650    12.829    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y111        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X37Y111        FDRE (Setup_fdre_C_D)        0.031    12.835    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[171]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.352ns (38.444%)  route 3.766ns (61.556%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.892     3.186    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.178     4.783    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.299     5.082 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.817     5.899    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.017 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.977     6.994    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.326     7.320 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.320    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.853 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.189 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.794     8.983    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.321     9.304 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.304    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.525    12.704    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.075    12.754    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.007%)  route 5.859ns (90.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         5.859     9.257    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y112        LUT4 (Prop_lut4_I2_O)        0.124     9.381 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[146]_i_1/O
                         net (fo=1, routed)           0.000     9.381    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[146]_i_1_n_0
    SLICE_X37Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.649    12.828    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[146]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X37Y112        FDRE (Setup_fdre_C_D)        0.031    12.834    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[146]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.580ns (9.088%)  route 5.802ns (90.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         5.802     9.200    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X37Y111        LUT4 (Prop_lut4_I2_O)        0.124     9.324 r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[175]_i_1/O
                         net (fo=1, routed)           0.000     9.324    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer[175]_i_1_n_0
    SLICE_X37Y111        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.650    12.829    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X37Y111        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[175]/C
                         clock pessimism              0.129    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X37Y111        FDRE (Setup_fdre_C_D)        0.032    12.836    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[175]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.434ns (40.680%)  route 3.549ns (59.320%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.892     3.186    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.178     4.783    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.299     5.082 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.817     5.899    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.017 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.977     6.994    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.326     7.320 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.320    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.853 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.285 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     8.862    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.307     9.169 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.169    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.525    12.704    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.031    12.710    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 2.310ns (38.675%)  route 3.663ns (61.325%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.892     3.186    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.178     4.783    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.299     5.082 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.817     5.899    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.017 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.977     6.994    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.326     7.320 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.320    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.853 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.168 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.691     8.859    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.300     9.159 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.159    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.525    12.704    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.075    12.754    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 2.436ns (40.828%)  route 3.531ns (59.172%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.892     3.186    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y100        FDSE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.419     3.605 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.178     4.783    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.299     5.082 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.817     5.899    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.118     6.017 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.977     6.994    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y93         LUT4 (Prop_lut4_I3_O)        0.326     7.320 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.320    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.853 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.853    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.970    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.293 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.558     8.852    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.301     9.153 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.153    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.525    12.704    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.075    12.754    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.605ns (10.355%)  route 5.238ns (89.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.648     2.942    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=433, routed)         1.251     4.649    blockdesign_i/encoder_4b5b_0/U0/counter_temp
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.149     4.798 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=193, routed)         3.986     8.785    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X41Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.649    12.828    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X41Y112        FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[106]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.413    12.390    blockdesign_i/encoder_4b5b_0/U0/Data_in_buffer_reg[106]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  3.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.886%)  route 0.202ns (52.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.637     0.973    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X49Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.202     1.316    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X50Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.361 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.361    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X50Y103        FDSE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.906     1.272    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X50Y103        FDSE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDSE (Hold_fdse_C_D)         0.120     1.353    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.164ns (63.165%)  route 0.096ns (36.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X38Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.096     1.235    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.046     1.202    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/data_buffer_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.595%)  route 0.205ns (52.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.552     0.888    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_reg[115]/Q
                         net (fo=1, routed)           0.205     1.233    blockdesign_i/test_modulator_0/U0/data_i[115]
    SLICE_X51Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.278 r  blockdesign_i/test_modulator_0/U0/data_buffer[123]_i_1/O
                         net (fo=1, routed)           0.000     1.278    blockdesign_i/test_modulator_0/U0/data_buffer[123]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  blockdesign_i/test_modulator_0/U0/data_buffer_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.815     1.181    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y86         FDRE                                         r  blockdesign_i/test_modulator_0/U0/data_buffer_reg[123]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.091     1.237    blockdesign_i/test_modulator_0/U0/data_buffer_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/comunication_protocol_0/U0/keypad_old_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.832%)  route 0.262ns (67.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.557     0.893    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.021 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=5, routed)           0.262     1.282    blockdesign_i/comunication_protocol_0/U0/keypad_data[1]
    SLICE_X46Y100        FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/keypad_old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.911     1.277    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X46Y100        FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/keypad_old_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)        -0.001     1.241    blockdesign_i/comunication_protocol_0/U0/keypad_old_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/timer_enable_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.398%)  route 0.224ns (54.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.549     0.885    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.224     1.249    blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.294 r  blockdesign_i/test_modulator_0/U0/timer_enable_o_i_1/O
                         net (fo=1, routed)           0.000     1.294    blockdesign_i/test_modulator_0/U0/timer_enable_o_i_1_n_0
    SLICE_X49Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/timer_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.820     1.186    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X49Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/timer_enable_o_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.092     1.243    blockdesign_i/test_modulator_0/U0/timer_enable_o_reg
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.332%)  route 0.115ns (22.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.553     0.889    blockdesign_i/module_keypad/clk_divider_0/U0/clk_i
    SLICE_X51Y99         FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/Q
                         net (fo=2, routed)           0.114     1.144    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.341 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.342    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.396 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.396    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.907     1.273    blockdesign_i/module_keypad/clk_divider_0/U0/clk_i
    SLICE_X51Y100        FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.286%)  route 0.237ns (62.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.552     0.888    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y86         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[121]/Q
                         net (fo=2, routed)           0.237     1.266    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[121]
    SLICE_X50Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.815     1.181    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X50Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[116]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.060     1.206    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.965%)  route 0.230ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.552     0.888    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X44Y84         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[123]/Q
                         net (fo=2, routed)           0.230     1.259    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer[123]
    SLICE_X50Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.815     1.181    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X50Y85         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[118]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.053     1.199    blockdesign_i/encoder_4b5b_0/U0/Data_out_buffer_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.859%)  route 0.210ns (50.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.634     0.970    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X50Y103        FDSE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_fdse_C_Q)         0.164     1.134 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.210     1.344    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X47Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.389    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X47Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.910     1.276    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.039     1.237    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091     1.328    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.814%)  route 0.115ns (22.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.553     0.889    blockdesign_i/module_keypad/clk_divider_0/U0/clk_i
    SLICE_X51Y99         FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]/Q
                         net (fo=2, routed)           0.114     1.144    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.341 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.342    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.407 r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.407    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[16]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.907     1.273    blockdesign_i/module_keypad/clk_divider_0/U0/clk_i
    SLICE_X51Y100        FDRE                                         r  blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[18]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    blockdesign_i/module_keypad/clk_divider_0/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X46Y90    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y101   blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y90    blockdesign_i/comunication_protocol_0/U0/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y101   blockdesign_i/comunication_protocol_0/U0/buffer_read_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y108   blockdesign_i/comunication_protocol_0/U0/data_out_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y111   blockdesign_i/comunication_protocol_0/U0/data_out_reg[101]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y107   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y107   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y107   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y107   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.478ns (35.598%)  route 0.865ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     3.616 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.865     4.481    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X49Y99         FDCE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.478    12.657    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X49Y99         FDCE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X49Y99         FDCE (Recov_fdce_C_CLR)     -0.576    12.056    blockdesign_i/module_keypad/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.640%)  route 0.617ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     3.616 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.617     4.233    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479    12.658    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    12.103    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.640%)  route 0.617ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     3.616 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.617     4.233    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479    12.658    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    12.103    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.640%)  route 0.617ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     3.616 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.617     4.233    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479    12.658    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    12.103    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  7.869    

Slack (MET) :             7.869ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.640%)  route 0.617ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     3.616 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.617     4.233    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479    12.658    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    12.103    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  7.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.634%)  route 0.267ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.267     1.390    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.008    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.634%)  route 0.267ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.267     1.390    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.008    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.634%)  route 0.267ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.267     1.390    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.008    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.634%)  route 0.267ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.267     1.390    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X47Y99         FDPE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.008    blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.148ns (28.862%)  route 0.365ns (71.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.639     0.975    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y101        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.148     1.123 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=21, routed)          0.365     1.488    blockdesign_i/module_keypad/DeBounce_0/U0/Reset
    SLICE_X49Y99         FDCE                                         f  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X49Y99         FDCE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/state_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDCE (Remov_fdce_C_CLR)     -0.145     1.011    blockdesign_i/module_keypad/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.477    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.015ns  (logic 2.773ns (55.299%)  route 2.242ns (44.701%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/Q
                         net (fo=4, routed)           1.275     1.731    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]
    SLICE_X40Y88         LUT2 (Prop_lut2_I1_O)        0.124     1.855 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.855    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_3_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.405 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.405    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.519 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.633 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.633    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.747 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.747    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.861 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.861    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.195 f  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5/O[1]
                         net (fo=2, routed)           0.966     4.162    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1[27]
    SLICE_X39Y91         LUT2 (Prop_lut2_I1_O)        0.303     4.465 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.465    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.015 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.015    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y91         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.478     2.657    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.885ns  (logic 1.508ns (30.862%)  route 3.377ns (69.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.377     4.885    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X50Y109        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.638     2.817    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X50Y109        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.536ns  (logic 0.124ns (4.890%)  route 2.412ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.412     2.412    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y111        LUT1 (Prop_lut1_I0_O)        0.124     2.536 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.536    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y111        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.637     2.816    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.419ns (73.983%)  route 0.147ns (26.017%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.147     0.288    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]
    SLICE_X39Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.449 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.449    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.488 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.488    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.527 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.527    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.566 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.566    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y91         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.823     1.189    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.045ns (4.358%)  route 0.988ns (95.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.988     0.988    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.033 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.033    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y111        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.904     1.270    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.275ns (15.248%)  route 1.529ns (84.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.529     1.805    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X50Y109        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.905     1.271    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X50Y109        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.456ns (28.538%)  route 1.142ns (71.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.402 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=5, routed)           1.142     4.544    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X47Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479     2.658    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.332%)  route 0.799ns (63.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.402 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           0.799     4.201    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X46Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.479     2.658    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.419ns (37.225%)  route 0.707ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.419     3.365 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=5, routed)           0.707     4.072    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X47Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.382%)  route 0.645ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.419     3.365 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=5, routed)           0.645     4.010    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X49Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.252%)  route 0.257ns (66.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.557     0.893    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.021 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=5, routed)           0.257     1.278    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X49Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.873%)  route 0.274ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.557     0.893    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.021 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=5, routed)           0.274     1.294    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X47Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.824     1.190    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.713%)  route 0.318ns (69.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.557     0.893    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.034 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           0.318     1.352    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X46Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.066%)  route 0.445ns (75.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.557     0.893    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.034 r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=5, routed)           0.445     1.478    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X47Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.825     1.191    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.295ns (50.916%)  route 4.140ns (49.084%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/G
    SLICE_X55Y97         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/module_keypad/keypad_0/U0/Col_1_reg/Q
                         net (fo=1, routed)           4.140     4.901    Col_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.435 r  Col_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.435    Col_1_0
    R16                                                               r  Col_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.394ns (53.705%)  route 3.788ns (46.295%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/G
    SLICE_X55Y97         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/module_keypad/keypad_0/U0/Col_0_reg/Q
                         net (fo=1, routed)           3.788     4.549    Col_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     8.181 r  Col_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.181    Col_0_0
    V15                                                               r  Col_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Col_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.385ns (56.290%)  route 3.405ns (43.710%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         LDCE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/G
    SLICE_X55Y97         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/module_keypad/keypad_0/U0/Col_2_reg/Q
                         net (fo=1, routed)           3.405     4.166    Col_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     7.789 r  Col_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.789    Col_2_0
    U13                                                               r  Col_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 1.777ns (29.304%)  route 4.286ns (70.696%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          3.633     5.162    blockdesign_i/module_keypad/keypad_0/U0/Row_1
    SLICE_X55Y99         LUT6 (Prop_lut6_I2_O)        0.124     5.286 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.653     5.939    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.124     6.063 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.063    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_1_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 1.777ns (30.548%)  route 4.039ns (69.452%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Row_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  Row_1_0_IBUF_inst/O
                         net (fo=13, routed)          3.636     5.165    blockdesign_i/module_keypad/keypad_0/U0/Row_1
    SLICE_X55Y99         LUT5 (Prop_lut5_I2_O)        0.124     5.289 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.403     5.692    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124     5.816 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     5.816    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X55Y99         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_0_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.540ns  (logic 1.986ns (35.858%)  route 3.553ns (64.142%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  Row_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_0_0
    T15                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  Row_0_0_IBUF_inst/O
                         net (fo=11, routed)          3.553     5.077    blockdesign_i/module_keypad/keypad_0/U0/Row_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I0_O)        0.124     5.201 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.000     5.201    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X54Y98         MUXF7 (Prop_muxf7_I0_O)      0.241     5.442 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     5.442    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X54Y98         MUXF8 (Prop_muxf8_I0_O)      0.098     5.540 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.540    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Row_3_0
                            (input port)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 1.991ns (36.425%)  route 3.475ns (63.575%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Row_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Row_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  Row_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.475     5.045    blockdesign_i/module_keypad/keypad_0/U0/Row_3
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.124     5.169 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.000     5.169    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X54Y97         MUXF7 (Prop_muxf7_I0_O)      0.209     5.378 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     5.378    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X54Y97         MUXF8 (Prop_muxf8_I1_O)      0.088     5.466 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.466    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.815ns  (logic 1.996ns (70.899%)  route 0.819ns (29.101%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.819     1.275    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.797 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.797    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.139    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.481 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.815 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.815    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.720ns  (logic 1.901ns (69.883%)  route 0.819ns (30.117%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.819     1.275    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.797 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.797    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.139    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.481 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.720 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.720    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.704ns  (logic 1.885ns (69.705%)  route 0.819ns (30.296%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]/Q
                         net (fo=4, routed)           0.819     1.275    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[2]
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     1.797 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.797    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.911 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.025 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.139 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.139    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.253 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.367 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.481 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.704 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.704    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/C
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.138     0.279    blockdesign_i/module_keypad/keypad_0/U0/state[3]
    SLICE_X54Y99         LUT5 (Prop_lut5_I1_O)        0.045     0.324 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X54Y99         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/await_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/keypad_0/U0/await_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/await_reg/C
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  blockdesign_i/module_keypad/keypad_0/U0/await_reg/Q
                         net (fo=1, routed)           0.173     0.314    blockdesign_i/module_keypad/keypad_0/U0/await
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_1/O
                         net (fo=5, routed)           0.000     0.359    blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state[3]_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  blockdesign_i/module_keypad/keypad_0/U0/await_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/Q
                         net (fo=4, routed)           0.120     0.261    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X41Y92         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]
    SLICE_X41Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X41Y89         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X41Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X41Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X41Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X41Y87         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X41Y88         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]/C
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]/Q
                         net (fo=4, routed)           0.126     0.267    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.382 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.382    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_7
    SLICE_X41Y92         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.603ns  (logic 4.367ns (45.480%)  route 5.236ns (54.520%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.842     3.136    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y108        FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/Q
                         net (fo=76, routed)          1.579     5.171    blockdesign_i/ledController_0/bits_stored[6]
    SLICE_X54Y102        LUT3 (Prop_lut3_I1_O)        0.150     5.321 r  blockdesign_i/ledController_0/leds[1]_INST_0/O
                         net (fo=1, routed)           3.656     8.978    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.761    12.739 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.739    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 3.956ns (43.879%)  route 5.060ns (56.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.060     8.654    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.154 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.154    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.980ns  (logic 4.161ns (46.336%)  route 4.819ns (53.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.842     3.136    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y108        FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[6]/Q
                         net (fo=76, routed)          1.579     5.171    blockdesign_i/ledController_0/U0/bits_stored[1]
    SLICE_X54Y102        LUT3 (Prop_lut3_I1_O)        0.124     5.295 r  blockdesign_i/ledController_0/U0//i_/O
                         net (fo=1, routed)           3.240     8.535    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.116 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.116    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.152ns (49.178%)  route 4.291ns (50.822%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.842     3.136    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y108        FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/Q
                         net (fo=12, routed)          1.062     4.654    blockdesign_i/ledController_0/bits_stored[7]
    SLICE_X54Y107        LUT2 (Prop_lut2_I1_O)        0.124     4.778 r  blockdesign_i/ledController_0/leds[2]_INST_0/O
                         net (fo=1, routed)           3.229     8.007    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.580 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.580    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 3.986ns (48.755%)  route 4.189ns (51.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.842     3.136    blockdesign_i/fifo_buffer_0/U0/clk
    SLICE_X47Y108        FDRE                                         r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  blockdesign_i/fifo_buffer_0/U0/bits_stored_reg[7]/Q
                         net (fo=12, routed)          4.189     7.781    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.311 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.311    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/signal_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.022ns (49.502%)  route 4.103ns (50.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.625     2.919    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X52Y78         FDRE                                         r  blockdesign_i/test_modulator_0/U0/signal_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  blockdesign_i/test_modulator_0/U0/signal_o_reg/Q
                         net (fo=2, routed)           4.103     7.478    signal_o_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.566    11.044 r  signal_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.044    signal_o
    V17                                                               r  signal_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 4.039ns (51.714%)  route 3.771ns (48.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           3.771     7.365    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.948 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.948    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.673ns  (logic 4.051ns (52.796%)  route 3.622ns (47.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.844     3.138    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.622     7.216    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.811 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.811    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 0.930ns (18.535%)  route 4.088ns (81.465%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           1.565     4.967    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[3]
    SLICE_X46Y100        LUT4 (Prop_lut4_I2_O)        0.146     5.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.731     5.844    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.328     6.172 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.792     7.964    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 0.930ns (18.535%)  route 4.088ns (81.465%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.946    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X47Y99         FDPE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.402 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=5, routed)           1.565     4.967    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[3]
    SLICE_X46Y100        LUT4 (Prop_lut4_I2_O)        0.146     5.113 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.731     5.844    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.328     6.172 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.792     7.964    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.361%)  route 0.192ns (57.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.553     0.889    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/Q
                         net (fo=7, routed)           0.192     1.221    blockdesign_i/encoder_4b5b_0/U0/Data_in_temp_0
    SLICE_X47Y89         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.229ns (51.089%)  route 0.219ns (48.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.554     0.890    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X45Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/Q
                         net (fo=4, routed)           0.114     1.131    blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]
    SLICE_X45Y89         LUT4 (Prop_lut4_I1_O)        0.101     1.232 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.106     1.338    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X47Y89         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.155%)  route 0.277ns (59.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.555     0.891    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/Q
                         net (fo=4, routed)           0.156     1.188    blockdesign_i/encoder_4b5b_0/U0/Data_rdy
    SLICE_X47Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.233 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.121     1.354    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X48Y90         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.333%)  route 0.287ns (60.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.549     0.885    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/Q
                         net (fo=280, routed)         0.177     1.202    blockdesign_i/test_modulator_0/U0/bits_sent0
    SLICE_X50Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.247 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     1.357    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X50Y87         LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/run_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.839%)  route 0.306ns (62.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.552     0.888    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X48Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/run_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  blockdesign_i/test_modulator_0/U0/run_reg_reg/Q
                         net (fo=2, routed)           0.148     1.177    blockdesign_i/test_modulator_0/U0/run_reg
    SLICE_X49Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.222 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.158     1.379    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X50Y87         LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.226ns (45.358%)  route 0.272ns (54.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.554     0.890    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X45Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 f  blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]/Q
                         net (fo=4, routed)           0.114     1.131    blockdesign_i/encoder_4b5b_0/U0/counter_temp_reg[4]
    SLICE_X45Y89         LUT4 (Prop_lut4_I2_O)        0.098     1.229 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.159     1.388    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X47Y89         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.192ns (37.303%)  route 0.323ns (62.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.555     0.891    blockdesign_i/comunication_protocol_0/U0/clk
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  blockdesign_i/comunication_protocol_0/U0/data_ready_reg/Q
                         net (fo=4, routed)           0.156     1.188    blockdesign_i/encoder_4b5b_0/U0/Data_rdy
    SLICE_X47Y90         LUT3 (Prop_lut3_I1_O)        0.051     1.239 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     1.405    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X48Y90         LDCE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/run_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.739%)  route 0.349ns (65.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.552     0.888    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X48Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/run_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  blockdesign_i/test_modulator_0/U0/run_reg_reg/Q
                         net (fo=2, routed)           0.232     1.261    blockdesign_i/test_modulator_0/U0/run_reg
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.306 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     1.423    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X50Y87         LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.185ns (28.333%)  route 0.468ns (71.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.549     0.885    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.241     1.267    blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X50Y87         LUT3 (Prop_lut3_I2_O)        0.044     1.311 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.227     1.538    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X50Y87         LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/bits_sent_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.254ns (32.430%)  route 0.529ns (67.570%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.553     0.889    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X46Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/bits_sent_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  blockdesign_i/test_modulator_0/U0/bits_sent_reg[21]/Q
                         net (fo=2, routed)           0.060     1.113    blockdesign_i/test_modulator_0/U0/bits_sent_reg[21]
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=2, routed)           0.293     1.451    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X48Y87         LUT3 (Prop_lut3_I1_O)        0.045     1.496 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.176     1.672    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X48Y88         LDCE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.344ns (26.132%)  route 3.799ns (73.868%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.683     5.143    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.344ns (26.132%)  route 3.799ns (73.868%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.683     5.143    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 1.344ns (26.132%)  route 3.799ns (73.868%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.683     5.143    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.344ns (26.863%)  route 3.659ns (73.137%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.543     5.003    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.831    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.344ns (26.863%)  route 3.659ns (73.137%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.543     5.003    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.831    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.344ns (26.863%)  route 3.659ns (73.137%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.543     5.003    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.831    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.344ns (26.863%)  route 3.659ns (73.137%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.613     4.134    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I2_O)        0.326     4.460 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_2/O
                         net (fo=31, routed)          0.543     5.003    blockdesign_i/module_keypad/DeBounce_0/U0/count0
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.652     2.831    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y102        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.344ns (26.876%)  route 3.657ns (73.124%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.334     3.855    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.326     4.181 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.819     5.001    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.344ns (26.876%)  route 3.657ns (73.124%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.334     3.855    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.326     4.181 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.819     5.001    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.344ns (26.876%)  route 3.657ns (73.124%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  blockdesign_i/module_keypad/keypad_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=16, routed)          1.148     1.666    blockdesign_i/module_keypad/keypad_0/U0/state[2]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.146     1.812 r  blockdesign_i/module_keypad/keypad_0/U0/Data[2]_INST_0/O
                         net (fo=2, routed)           1.356     3.168    blockdesign_i/module_keypad/DeBounce_0/U0/data_in[2]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.354     3.522 f  blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.334     3.855    blockdesign_i/module_keypad/DeBounce_0/U0/data_out[3]_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.326     4.181 r  blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1/O
                         net (fo=31, routed)          0.819     5.001    blockdesign_i/module_keypad/DeBounce_0/U0/count[31]_i_1_n_0
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        1.651     2.830    blockdesign_i/module_keypad/DeBounce_0/U0/clk
    SLICE_X48Y103        FDRE                                         r  blockdesign_i/module_keypad/DeBounce_0/U0/count_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/G
    SLICE_X47Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.823     1.189    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/G
    SLICE_X48Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.118     0.276    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.823     1.189    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X49Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/G
    SLICE_X48Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X48Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.820     1.186    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X48Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.158ns (48.316%)  route 0.169ns (51.684%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/G
    SLICE_X47Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.169     0.327    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[2]
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.822     1.188    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.481%)  route 0.175ns (52.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/G
    SLICE_X47Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[5]/Q
                         net (fo=1, routed)           0.175     0.333    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[5]
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.822     1.188    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.477%)  route 0.175ns (52.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/G
    SLICE_X48Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.175     0.333    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.823     1.189    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y90         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/G
    SLICE_X50Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.816     1.182    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.685%)  route 0.230ns (59.315%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         LDCE                         0.000     0.000 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X47Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.230     0.388    blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X47Y88         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.822     1.188    blockdesign_i/encoder_4b5b_0/U0/clk
    SLICE_X47Y88         FDRE                                         r  blockdesign_i/encoder_4b5b_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.178ns (43.949%)  route 0.227ns (56.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/G
    SLICE_X50Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.227     0.405    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.816     1.182    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.178ns (43.949%)  route 0.227ns (56.051%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         LDCE                         0.000     0.000 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/G
    SLICE_X50Y87         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.227     0.405    blockdesign_i/test_modulator_0/U0/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2616, routed)        0.816     1.182    blockdesign_i/test_modulator_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  blockdesign_i/test_modulator_0/U0/FSM_onehot_state_reg[4]/C





