Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 09:32:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: ck/cd/r_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: fc/cd/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.335        0.000                      0                   47        0.274        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.335        0.000                      0                   47        0.274        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.076ns (23.086%)  route 3.585ns (76.914%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.463     9.694    ck/cd/r_clk
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.818 r  ck/cd/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.818    ck/cd/r_counter_0[22]
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.031    15.153    ck/cd/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.104ns (23.545%)  route 3.585ns (76.455%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.463     9.694    ck/cd/r_clk
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.152     9.846 r  ck/cd/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.846    ck/cd/r_counter_0[23]
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[23]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.075    15.197    ck/cd/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.952ns (22.396%)  route 3.299ns (77.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 f  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 f  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 f  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 f  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 r  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.177     9.408    ck/cd/r_clk
    SLICE_X60Y7          FDCE                                         r  ck/cd/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    ck/cd/r_counter_reg[23]_0
    SLICE_X60Y7          FDCE                                         r  ck/cd/r_clk_reg/C
                         clock pessimism              0.277    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X60Y7          FDCE (Setup_fdce_C_D)       -0.056    15.044    ck/cd/r_clk_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.076ns (24.754%)  route 3.271ns (75.246%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.149     9.380    ck/cd/r_clk
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  ck/cd/r_counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.504    ck/cd/r_counter_0[18]
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[18]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.029    15.151    ck/cd/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.102ns (25.201%)  route 3.271ns (74.799%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.149     9.380    ck/cd/r_clk
    SLICE_X61Y7          LUT2 (Prop_lut2_I0_O)        0.150     9.530 r  ck/cd/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.530    ck/cd/r_counter_0[21]
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.517    14.858    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[21]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y7          FDCE (Setup_fdce_C_D)        0.075    15.197    ck/cd/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.076ns (26.674%)  route 2.958ns (73.326%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.836     9.067    ck/cd/r_clk
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.124     9.191 r  ck/cd/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.191    ck/cd/r_counter_0[7]
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.031    15.129    ck/cd/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.076ns (26.720%)  route 2.951ns (73.280%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.829     9.060    ck/cd/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.124     9.184 r  ck/cd/r_counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.184    ck/cd/r_counter_0[10]
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.029    15.127    ck/cd/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.105ns (27.197%)  route 2.958ns (72.803%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.836     9.067    ck/cd/r_clk
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.153     9.220 r  ck/cd/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.220    ck/cd/r_counter_0[8]
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.075    15.173    ck/cd/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.102ns (27.190%)  route 2.951ns (72.810%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.829     9.060    ck/cd/r_clk
    SLICE_X61Y5          LUT2 (Prop_lut2_I0_O)        0.150     9.210 r  ck/cd/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.210    ck/cd/r_counter_0[13]
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y5          FDCE (Setup_fdce_C_D)        0.075    15.173    ck/cd/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 ck/cd/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 1.076ns (27.180%)  route 2.883ns (72.820%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.636     5.157    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y7          FDCE                                         r  ck/cd/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  ck/cd/r_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.262    ck/cd/r_counter[22]
    SLICE_X61Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.386 r  ck/cd/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.441     6.828    ck/cd/r_counter[23]_i_7_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.952 r  ck/cd/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.460     7.411    ck/cd/r_counter[23]_i_6_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.535 r  ck/cd/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.572     8.107    ck/cd/r_counter[23]_i_3_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I0_O)        0.124     8.231 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.761     8.992    ck/cd/r_clk
    SLICE_X61Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.116 r  ck/cd/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.116    ck/cd/r_counter_0[19]
    SLICE_X61Y6          FDCE                                         r  ck/cd/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.518    14.859    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y6          FDCE                                         r  ck/cd/r_counter_reg[19]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X61Y6          FDCE (Setup_fdce_C_D)        0.031    15.129    ck/cd/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  6.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y2          FDCE                                         r  ck/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  ck/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.798    ck/cd/r_counter[0]
    SLICE_X61Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  ck/cd/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    ck/cd/r_counter_0[0]
    SLICE_X61Y2          FDCE                                         r  ck/cd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     1.992    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y2          FDCE                                         r  ck/cd/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.091     1.569    ck/cd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    fc/cd/CLK
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  fc/cd/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.187     1.801    fc/cd/r_counter_reg_n_0_[0]
    SLICE_X54Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  fc/cd/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    fc/cd/r_counter[0]
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    fc/cd/CLK
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y5          FDCE (Hold_fdce_C_D)         0.120     1.569    fc/cd/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fs/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fs/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.045%)  route 0.166ns (39.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    fs/CLK
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.148     1.622 r  fs/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.166     1.788    fs/FSM_sequential_state_reg_n_0_[1]
    SLICE_X60Y12         LUT5 (Prop_lut5_I1_O)        0.101     1.889 r  fs/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    fs/next__0[1]
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    fs/CLK
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.131     1.605    fs/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 fs/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fs/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.753%)  route 0.166ns (40.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    fs/CLK
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.148     1.622 r  fs/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.166     1.788    fs/FSM_sequential_state_reg_n_0_[1]
    SLICE_X60Y12         LUT5 (Prop_lut5_I1_O)        0.098     1.886 r  fs/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    fs/next__0[0]
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    fs/CLK
    SLICE_X60Y12         FDCE                                         r  fs/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDCE (Hold_fdce_C_D)         0.120     1.594    fs/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.691%)  route 0.227ns (37.309%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    fc/cd/CLK
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  fc/cd/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.061     1.674    fc/cd/r_counter_reg_n_0_[6]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.784 r  fc/cd/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.166     1.950    fc/cd/r_counter0_carry__0_n_6
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.107     2.057 r  fc/cd/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.057    fc/cd/r_counter[6]
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    fc/cd/CLK
    SLICE_X54Y5          FDCE                                         r  fc/cd/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y5          FDCE (Hold_fdce_C_D)         0.121     1.570    fc/cd/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    fc/cd/CLK
    SLICE_X54Y6          FDCE                                         r  fc/cd/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  fc/cd/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.673    fc/cd/r_counter_reg_n_0_[11]
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.784 r  fc/cd/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.950    fc/cd/r_counter0_carry__1_n_5
    SLICE_X54Y6          LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  fc/cd/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.058    fc/cd/r_counter[11]
    SLICE_X54Y6          FDCE                                         r  fc/cd/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    fc/cd/CLK
    SLICE_X54Y6          FDCE                                         r  fc/cd/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y6          FDCE (Hold_fdce_C_D)         0.121     1.570    fc/cd/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ck/cd/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.065     1.683    ck/cd/r_counter[15]
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.793 r  ck/cd/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.954    ck/cd/data0[15]
    SLICE_X61Y5          LUT2 (Prop_lut2_I1_O)        0.108     2.062 r  ck/cd/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.062    ck/cd/r_counter_0[15]
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y5          FDCE                                         r  ck/cd/r_counter_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y5          FDCE (Hold_fdce_C_D)         0.092     1.569    ck/cd/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y6          FDCE                                         r  ck/cd/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ck/cd/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.065     1.683    ck/cd/r_counter[19]
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.793 r  ck/cd/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.954    ck/cd/data0[19]
    SLICE_X61Y6          LUT2 (Prop_lut2_I1_O)        0.108     2.062 r  ck/cd/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.062    ck/cd/r_counter_0[19]
    SLICE_X61Y6          FDCE                                         r  ck/cd/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y6          FDCE                                         r  ck/cd/r_counter_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y6          FDCE (Hold_fdce_C_D)         0.092     1.569    ck/cd/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 ck/cd/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/cd/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.073%)  route 0.376ns (61.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.477    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y3          FDCE                                         r  ck/cd/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  ck/cd/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.232     1.850    ck/cd/r_counter[3]
    SLICE_X61Y3          LUT6 (Prop_lut6_I4_O)        0.045     1.895 f  ck/cd/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.144     2.039    ck/cd/r_clk
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.045     2.084 r  ck/cd/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.084    ck/cd/r_counter_0[5]
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.864     1.991    ck/cd/r_counter_reg[23]_0
    SLICE_X61Y4          FDCE                                         r  ck/cd/r_counter_reg[5]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.092     1.585    ck/cd/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 fc/cd/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fc/cd/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.386ns (61.463%)  route 0.242ns (38.537%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.566     1.449    fc/cd/CLK
    SLICE_X54Y4          FDCE                                         r  fc/cd/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  fc/cd/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.094     1.707    fc/cd/r_counter_reg_n_0_[1]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.822 r  fc/cd/r_counter0_carry/O[0]
                         net (fo=1, routed)           0.148     1.970    fc/cd/r_counter0_carry_n_7
    SLICE_X54Y4          LUT2 (Prop_lut2_I1_O)        0.107     2.077 r  fc/cd/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.077    fc/cd/r_counter[1]
    SLICE_X54Y4          FDCE                                         r  fc/cd/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     1.964    fc/cd/CLK
    SLICE_X54Y4          FDCE                                         r  fc/cd/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y4          FDCE (Hold_fdce_C_D)         0.120     1.569    fc/cd/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    ck/cd/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y7    ck/cd/r_counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y7    ck/cd/r_counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y7    ck/cd/r_counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    ck/cd/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    ck/cd/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y3    ck/cd/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y4    ck/cd/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y4    ck/cd/r_counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    ck/cd/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   fs/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   fs/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    ck/cd/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y7    ck/cd/r_counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    ck/cd/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    ck/cd/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    ck/cd/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    ck/cd/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    ck/cd/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    ck/cd/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    ck/cd/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    ck/cd/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    ck/cd/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y5    ck/cd/r_counter_reg[10]/C



