*LAB 3*
1. Design of a 52-element stack circuit
2. Timing Simulation of the 52-element stack circuit
3. Obtaining the Altera DE1 board kit
4. Design of a testbed for the stack circuit
5. Programming (Configuration) of the FPGA
6. Testing of the stack circuit using the testbed
7. Testing of the circuit using the SignalTap II logic analyzer
8. Writeup of the lab report
