{"vcs1":{"timestamp_begin":1700475527.020119064, "rt":50.40, "ut":8.85, "st":0.58}}
{"vcselab":{"timestamp_begin":1700475577.483720465, "rt":1.26, "ut":0.37, "st":0.19}}
{"link":{"timestamp_begin":1700475578.832959106, "rt":0.48, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700475526.496058969}
{"VCS_COMP_START_TIME": 1700475526.496058969}
{"VCS_COMP_END_TIME": 1700475839.590059599}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370228}}
{"stitch_vcselab": {"peak_mem": 240020}}
