
Memory.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000028ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000028ae  00002942  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800068  00800068  0000294a  2**0
                  ALLOC
  3 .stab         00002274  00000000  00000000  0000294c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000ee6  00000000  00000000  00004bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005aa6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005be6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005d56  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000799f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000888a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009638  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009798  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009a25  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a1f3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a8 37       	cpi	r26, 0x78	; 120
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ee ea       	ldi	r30, 0xAE	; 174
      78:	f8 e2       	ldi	r31, 0x28	; 40
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 bc 13 	call	0x2778	; 0x2778 <main>
      8a:	0c 94 55 14 	jmp	0x28aa	; 0x28aa <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d9 13 	jmp	0x27b2	; 0x27b2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f5 13 	jmp	0x27ea	; 0x27ea <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d9 13 	jmp	0x27b2	; 0x27b2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f5 13 	jmp	0x27ea	; 0x27ea <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 05 14 	jmp	0x280a	; 0x280a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Dio_SetPinDirection>:
#include "Utilities.h"
#include "DIO_Reg.h"
#include "Dio_Int.h"

void Dio_SetPinDirection(u8 GroupNo, u8 PinNo, u8 Direction)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	27 97       	sbiw	r28, 0x07	; 7
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	89 83       	std	Y+1, r24	; 0x01
     b5c:	6a 83       	std	Y+2, r22	; 0x02
     b5e:	4b 83       	std	Y+3, r20	; 0x03
	if((GroupNo<=GroupD)&&(PinNo<=PIN7))
     b60:	89 81       	ldd	r24, Y+1	; 0x01
     b62:	84 30       	cpi	r24, 0x04	; 4
     b64:	08 f0       	brcs	.+2      	; 0xb68 <Dio_SetPinDirection+0x22>
     b66:	ed c0       	rjmp	.+474    	; 0xd42 <Dio_SetPinDirection+0x1fc>
     b68:	8a 81       	ldd	r24, Y+2	; 0x02
     b6a:	88 30       	cpi	r24, 0x08	; 8
     b6c:	08 f0       	brcs	.+2      	; 0xb70 <Dio_SetPinDirection+0x2a>
     b6e:	e9 c0       	rjmp	.+466    	; 0xd42 <Dio_SetPinDirection+0x1fc>
	{
	if(Direction==INPUT)
     b70:	8b 81       	ldd	r24, Y+3	; 0x03
     b72:	88 23       	and	r24, r24
     b74:	09 f0       	breq	.+2      	; 0xb78 <Dio_SetPinDirection+0x32>
     b76:	73 c0       	rjmp	.+230    	; 0xc5e <Dio_SetPinDirection+0x118>
	{
		switch(GroupNo)
     b78:	89 81       	ldd	r24, Y+1	; 0x01
     b7a:	28 2f       	mov	r18, r24
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	3f 83       	std	Y+7, r19	; 0x07
     b80:	2e 83       	std	Y+6, r18	; 0x06
     b82:	8e 81       	ldd	r24, Y+6	; 0x06
     b84:	9f 81       	ldd	r25, Y+7	; 0x07
     b86:	81 30       	cpi	r24, 0x01	; 1
     b88:	91 05       	cpc	r25, r1
     b8a:	59 f1       	breq	.+86     	; 0xbe2 <Dio_SetPinDirection+0x9c>
     b8c:	2e 81       	ldd	r18, Y+6	; 0x06
     b8e:	3f 81       	ldd	r19, Y+7	; 0x07
     b90:	22 30       	cpi	r18, 0x02	; 2
     b92:	31 05       	cpc	r19, r1
     b94:	2c f4       	brge	.+10     	; 0xba0 <Dio_SetPinDirection+0x5a>
     b96:	8e 81       	ldd	r24, Y+6	; 0x06
     b98:	9f 81       	ldd	r25, Y+7	; 0x07
     b9a:	00 97       	sbiw	r24, 0x00	; 0
     b9c:	69 f0       	breq	.+26     	; 0xbb8 <Dio_SetPinDirection+0x72>
     b9e:	5f c0       	rjmp	.+190    	; 0xc5e <Dio_SetPinDirection+0x118>
     ba0:	2e 81       	ldd	r18, Y+6	; 0x06
     ba2:	3f 81       	ldd	r19, Y+7	; 0x07
     ba4:	22 30       	cpi	r18, 0x02	; 2
     ba6:	31 05       	cpc	r19, r1
     ba8:	89 f1       	breq	.+98     	; 0xc0c <Dio_SetPinDirection+0xc6>
     baa:	8e 81       	ldd	r24, Y+6	; 0x06
     bac:	9f 81       	ldd	r25, Y+7	; 0x07
     bae:	83 30       	cpi	r24, 0x03	; 3
     bb0:	91 05       	cpc	r25, r1
     bb2:	09 f4       	brne	.+2      	; 0xbb6 <Dio_SetPinDirection+0x70>
     bb4:	40 c0       	rjmp	.+128    	; 0xc36 <Dio_SetPinDirection+0xf0>
     bb6:	53 c0       	rjmp	.+166    	; 0xc5e <Dio_SetPinDirection+0x118>
		{
		case GroupA: clr_bit(DDRA, PinNo); break;
     bb8:	aa e3       	ldi	r26, 0x3A	; 58
     bba:	b0 e0       	ldi	r27, 0x00	; 0
     bbc:	ea e3       	ldi	r30, 0x3A	; 58
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	48 2f       	mov	r20, r24
     bc4:	8a 81       	ldd	r24, Y+2	; 0x02
     bc6:	28 2f       	mov	r18, r24
     bc8:	30 e0       	ldi	r19, 0x00	; 0
     bca:	81 e0       	ldi	r24, 0x01	; 1
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	02 2e       	mov	r0, r18
     bd0:	02 c0       	rjmp	.+4      	; 0xbd6 <Dio_SetPinDirection+0x90>
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	0a 94       	dec	r0
     bd8:	e2 f7       	brpl	.-8      	; 0xbd2 <Dio_SetPinDirection+0x8c>
     bda:	80 95       	com	r24
     bdc:	84 23       	and	r24, r20
     bde:	8c 93       	st	X, r24
     be0:	3e c0       	rjmp	.+124    	; 0xc5e <Dio_SetPinDirection+0x118>
		case GroupB: clr_bit(DDRB, PinNo); break;
     be2:	a7 e3       	ldi	r26, 0x37	; 55
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	e7 e3       	ldi	r30, 0x37	; 55
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	48 2f       	mov	r20, r24
     bee:	8a 81       	ldd	r24, Y+2	; 0x02
     bf0:	28 2f       	mov	r18, r24
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	02 2e       	mov	r0, r18
     bfa:	02 c0       	rjmp	.+4      	; 0xc00 <Dio_SetPinDirection+0xba>
     bfc:	88 0f       	add	r24, r24
     bfe:	99 1f       	adc	r25, r25
     c00:	0a 94       	dec	r0
     c02:	e2 f7       	brpl	.-8      	; 0xbfc <Dio_SetPinDirection+0xb6>
     c04:	80 95       	com	r24
     c06:	84 23       	and	r24, r20
     c08:	8c 93       	st	X, r24
     c0a:	29 c0       	rjmp	.+82     	; 0xc5e <Dio_SetPinDirection+0x118>
		case GroupC: clr_bit(DDRC, PinNo); break;
     c0c:	a4 e3       	ldi	r26, 0x34	; 52
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e4 e3       	ldi	r30, 0x34	; 52
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	48 2f       	mov	r20, r24
     c18:	8a 81       	ldd	r24, Y+2	; 0x02
     c1a:	28 2f       	mov	r18, r24
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	02 2e       	mov	r0, r18
     c24:	02 c0       	rjmp	.+4      	; 0xc2a <Dio_SetPinDirection+0xe4>
     c26:	88 0f       	add	r24, r24
     c28:	99 1f       	adc	r25, r25
     c2a:	0a 94       	dec	r0
     c2c:	e2 f7       	brpl	.-8      	; 0xc26 <Dio_SetPinDirection+0xe0>
     c2e:	80 95       	com	r24
     c30:	84 23       	and	r24, r20
     c32:	8c 93       	st	X, r24
     c34:	14 c0       	rjmp	.+40     	; 0xc5e <Dio_SetPinDirection+0x118>
		case GroupD: clr_bit(DDRD, PinNo); break;
     c36:	a1 e3       	ldi	r26, 0x31	; 49
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e1 e3       	ldi	r30, 0x31	; 49
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	48 2f       	mov	r20, r24
     c42:	8a 81       	ldd	r24, Y+2	; 0x02
     c44:	28 2f       	mov	r18, r24
     c46:	30 e0       	ldi	r19, 0x00	; 0
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	02 2e       	mov	r0, r18
     c4e:	02 c0       	rjmp	.+4      	; 0xc54 <Dio_SetPinDirection+0x10e>
     c50:	88 0f       	add	r24, r24
     c52:	99 1f       	adc	r25, r25
     c54:	0a 94       	dec	r0
     c56:	e2 f7       	brpl	.-8      	; 0xc50 <Dio_SetPinDirection+0x10a>
     c58:	80 95       	com	r24
     c5a:	84 23       	and	r24, r20
     c5c:	8c 93       	st	X, r24
		}
	}
	if(Direction==OUTPUT)
     c5e:	8b 81       	ldd	r24, Y+3	; 0x03
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	09 f0       	breq	.+2      	; 0xc66 <Dio_SetPinDirection+0x120>
     c64:	6e c0       	rjmp	.+220    	; 0xd42 <Dio_SetPinDirection+0x1fc>
	{
		switch(GroupNo)
     c66:	89 81       	ldd	r24, Y+1	; 0x01
     c68:	28 2f       	mov	r18, r24
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	3d 83       	std	Y+5, r19	; 0x05
     c6e:	2c 83       	std	Y+4, r18	; 0x04
     c70:	8c 81       	ldd	r24, Y+4	; 0x04
     c72:	9d 81       	ldd	r25, Y+5	; 0x05
     c74:	81 30       	cpi	r24, 0x01	; 1
     c76:	91 05       	cpc	r25, r1
     c78:	49 f1       	breq	.+82     	; 0xccc <Dio_SetPinDirection+0x186>
     c7a:	2c 81       	ldd	r18, Y+4	; 0x04
     c7c:	3d 81       	ldd	r19, Y+5	; 0x05
     c7e:	22 30       	cpi	r18, 0x02	; 2
     c80:	31 05       	cpc	r19, r1
     c82:	2c f4       	brge	.+10     	; 0xc8e <Dio_SetPinDirection+0x148>
     c84:	8c 81       	ldd	r24, Y+4	; 0x04
     c86:	9d 81       	ldd	r25, Y+5	; 0x05
     c88:	00 97       	sbiw	r24, 0x00	; 0
     c8a:	61 f0       	breq	.+24     	; 0xca4 <Dio_SetPinDirection+0x15e>
     c8c:	5a c0       	rjmp	.+180    	; 0xd42 <Dio_SetPinDirection+0x1fc>
     c8e:	2c 81       	ldd	r18, Y+4	; 0x04
     c90:	3d 81       	ldd	r19, Y+5	; 0x05
     c92:	22 30       	cpi	r18, 0x02	; 2
     c94:	31 05       	cpc	r19, r1
     c96:	71 f1       	breq	.+92     	; 0xcf4 <Dio_SetPinDirection+0x1ae>
     c98:	8c 81       	ldd	r24, Y+4	; 0x04
     c9a:	9d 81       	ldd	r25, Y+5	; 0x05
     c9c:	83 30       	cpi	r24, 0x03	; 3
     c9e:	91 05       	cpc	r25, r1
     ca0:	e9 f1       	breq	.+122    	; 0xd1c <Dio_SetPinDirection+0x1d6>
     ca2:	4f c0       	rjmp	.+158    	; 0xd42 <Dio_SetPinDirection+0x1fc>
		{
		case GroupA: set_bit(DDRA, PinNo); break;
     ca4:	aa e3       	ldi	r26, 0x3A	; 58
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	ea e3       	ldi	r30, 0x3A	; 58
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	48 2f       	mov	r20, r24
     cb0:	8a 81       	ldd	r24, Y+2	; 0x02
     cb2:	28 2f       	mov	r18, r24
     cb4:	30 e0       	ldi	r19, 0x00	; 0
     cb6:	81 e0       	ldi	r24, 0x01	; 1
     cb8:	90 e0       	ldi	r25, 0x00	; 0
     cba:	02 2e       	mov	r0, r18
     cbc:	02 c0       	rjmp	.+4      	; 0xcc2 <Dio_SetPinDirection+0x17c>
     cbe:	88 0f       	add	r24, r24
     cc0:	99 1f       	adc	r25, r25
     cc2:	0a 94       	dec	r0
     cc4:	e2 f7       	brpl	.-8      	; 0xcbe <Dio_SetPinDirection+0x178>
     cc6:	84 2b       	or	r24, r20
     cc8:	8c 93       	st	X, r24
     cca:	3b c0       	rjmp	.+118    	; 0xd42 <Dio_SetPinDirection+0x1fc>
		case GroupB: set_bit(DDRB, PinNo); break;
     ccc:	a7 e3       	ldi	r26, 0x37	; 55
     cce:	b0 e0       	ldi	r27, 0x00	; 0
     cd0:	e7 e3       	ldi	r30, 0x37	; 55
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	80 81       	ld	r24, Z
     cd6:	48 2f       	mov	r20, r24
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	28 2f       	mov	r18, r24
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	02 2e       	mov	r0, r18
     ce4:	02 c0       	rjmp	.+4      	; 0xcea <Dio_SetPinDirection+0x1a4>
     ce6:	88 0f       	add	r24, r24
     ce8:	99 1f       	adc	r25, r25
     cea:	0a 94       	dec	r0
     cec:	e2 f7       	brpl	.-8      	; 0xce6 <Dio_SetPinDirection+0x1a0>
     cee:	84 2b       	or	r24, r20
     cf0:	8c 93       	st	X, r24
     cf2:	27 c0       	rjmp	.+78     	; 0xd42 <Dio_SetPinDirection+0x1fc>
		case GroupC: set_bit(DDRC, PinNo); break;
     cf4:	a4 e3       	ldi	r26, 0x34	; 52
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	e4 e3       	ldi	r30, 0x34	; 52
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	48 2f       	mov	r20, r24
     d00:	8a 81       	ldd	r24, Y+2	; 0x02
     d02:	28 2f       	mov	r18, r24
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	02 2e       	mov	r0, r18
     d0c:	02 c0       	rjmp	.+4      	; 0xd12 <Dio_SetPinDirection+0x1cc>
     d0e:	88 0f       	add	r24, r24
     d10:	99 1f       	adc	r25, r25
     d12:	0a 94       	dec	r0
     d14:	e2 f7       	brpl	.-8      	; 0xd0e <Dio_SetPinDirection+0x1c8>
     d16:	84 2b       	or	r24, r20
     d18:	8c 93       	st	X, r24
     d1a:	13 c0       	rjmp	.+38     	; 0xd42 <Dio_SetPinDirection+0x1fc>
		case GroupD: set_bit(DDRD, PinNo); break;
     d1c:	a1 e3       	ldi	r26, 0x31	; 49
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	e1 e3       	ldi	r30, 0x31	; 49
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	48 2f       	mov	r20, r24
     d28:	8a 81       	ldd	r24, Y+2	; 0x02
     d2a:	28 2f       	mov	r18, r24
     d2c:	30 e0       	ldi	r19, 0x00	; 0
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	02 2e       	mov	r0, r18
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <Dio_SetPinDirection+0x1f4>
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	0a 94       	dec	r0
     d3c:	e2 f7       	brpl	.-8      	; 0xd36 <Dio_SetPinDirection+0x1f0>
     d3e:	84 2b       	or	r24, r20
     d40:	8c 93       	st	X, r24
	else
	{
		//not reachable
	}

}
     d42:	27 96       	adiw	r28, 0x07	; 7
     d44:	0f b6       	in	r0, 0x3f	; 63
     d46:	f8 94       	cli
     d48:	de bf       	out	0x3e, r29	; 62
     d4a:	0f be       	out	0x3f, r0	; 63
     d4c:	cd bf       	out	0x3d, r28	; 61
     d4e:	cf 91       	pop	r28
     d50:	df 91       	pop	r29
     d52:	08 95       	ret

00000d54 <Dio_SetPinValue>:
void Dio_SetPinValue(u8 GroupNo, u8 PinNo, u8 Value)
{
     d54:	df 93       	push	r29
     d56:	cf 93       	push	r28
     d58:	cd b7       	in	r28, 0x3d	; 61
     d5a:	de b7       	in	r29, 0x3e	; 62
     d5c:	29 97       	sbiw	r28, 0x09	; 9
     d5e:	0f b6       	in	r0, 0x3f	; 63
     d60:	f8 94       	cli
     d62:	de bf       	out	0x3e, r29	; 62
     d64:	0f be       	out	0x3f, r0	; 63
     d66:	cd bf       	out	0x3d, r28	; 61
     d68:	89 83       	std	Y+1, r24	; 0x01
     d6a:	6a 83       	std	Y+2, r22	; 0x02
     d6c:	4b 83       	std	Y+3, r20	; 0x03
	if(Value==LOW)
     d6e:	8b 81       	ldd	r24, Y+3	; 0x03
     d70:	88 23       	and	r24, r24
     d72:	09 f0       	breq	.+2      	; 0xd76 <Dio_SetPinValue+0x22>
     d74:	73 c0       	rjmp	.+230    	; 0xe5c <Dio_SetPinValue+0x108>
		{
			switch(GroupNo)
     d76:	89 81       	ldd	r24, Y+1	; 0x01
     d78:	28 2f       	mov	r18, r24
     d7a:	30 e0       	ldi	r19, 0x00	; 0
     d7c:	39 87       	std	Y+9, r19	; 0x09
     d7e:	28 87       	std	Y+8, r18	; 0x08
     d80:	88 85       	ldd	r24, Y+8	; 0x08
     d82:	99 85       	ldd	r25, Y+9	; 0x09
     d84:	81 30       	cpi	r24, 0x01	; 1
     d86:	91 05       	cpc	r25, r1
     d88:	59 f1       	breq	.+86     	; 0xde0 <Dio_SetPinValue+0x8c>
     d8a:	28 85       	ldd	r18, Y+8	; 0x08
     d8c:	39 85       	ldd	r19, Y+9	; 0x09
     d8e:	22 30       	cpi	r18, 0x02	; 2
     d90:	31 05       	cpc	r19, r1
     d92:	2c f4       	brge	.+10     	; 0xd9e <Dio_SetPinValue+0x4a>
     d94:	88 85       	ldd	r24, Y+8	; 0x08
     d96:	99 85       	ldd	r25, Y+9	; 0x09
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	69 f0       	breq	.+26     	; 0xdb6 <Dio_SetPinValue+0x62>
     d9c:	5f c0       	rjmp	.+190    	; 0xe5c <Dio_SetPinValue+0x108>
     d9e:	28 85       	ldd	r18, Y+8	; 0x08
     da0:	39 85       	ldd	r19, Y+9	; 0x09
     da2:	22 30       	cpi	r18, 0x02	; 2
     da4:	31 05       	cpc	r19, r1
     da6:	89 f1       	breq	.+98     	; 0xe0a <Dio_SetPinValue+0xb6>
     da8:	88 85       	ldd	r24, Y+8	; 0x08
     daa:	99 85       	ldd	r25, Y+9	; 0x09
     dac:	83 30       	cpi	r24, 0x03	; 3
     dae:	91 05       	cpc	r25, r1
     db0:	09 f4       	brne	.+2      	; 0xdb4 <Dio_SetPinValue+0x60>
     db2:	40 c0       	rjmp	.+128    	; 0xe34 <Dio_SetPinValue+0xe0>
     db4:	53 c0       	rjmp	.+166    	; 0xe5c <Dio_SetPinValue+0x108>
			{
			case GroupA: clr_bit(PORTA, PinNo); break;
     db6:	ab e3       	ldi	r26, 0x3B	; 59
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	eb e3       	ldi	r30, 0x3B	; 59
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	48 2f       	mov	r20, r24
     dc2:	8a 81       	ldd	r24, Y+2	; 0x02
     dc4:	28 2f       	mov	r18, r24
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	02 2e       	mov	r0, r18
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <Dio_SetPinValue+0x80>
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	0a 94       	dec	r0
     dd6:	e2 f7       	brpl	.-8      	; 0xdd0 <Dio_SetPinValue+0x7c>
     dd8:	80 95       	com	r24
     dda:	84 23       	and	r24, r20
     ddc:	8c 93       	st	X, r24
     dde:	3e c0       	rjmp	.+124    	; 0xe5c <Dio_SetPinValue+0x108>
			case GroupB: clr_bit(PORTB, PinNo); break;
     de0:	a8 e3       	ldi	r26, 0x38	; 56
     de2:	b0 e0       	ldi	r27, 0x00	; 0
     de4:	e8 e3       	ldi	r30, 0x38	; 56
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	48 2f       	mov	r20, r24
     dec:	8a 81       	ldd	r24, Y+2	; 0x02
     dee:	28 2f       	mov	r18, r24
     df0:	30 e0       	ldi	r19, 0x00	; 0
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	02 2e       	mov	r0, r18
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <Dio_SetPinValue+0xaa>
     dfa:	88 0f       	add	r24, r24
     dfc:	99 1f       	adc	r25, r25
     dfe:	0a 94       	dec	r0
     e00:	e2 f7       	brpl	.-8      	; 0xdfa <Dio_SetPinValue+0xa6>
     e02:	80 95       	com	r24
     e04:	84 23       	and	r24, r20
     e06:	8c 93       	st	X, r24
     e08:	29 c0       	rjmp	.+82     	; 0xe5c <Dio_SetPinValue+0x108>
			case GroupC: clr_bit(PORTC, PinNo); break;
     e0a:	a5 e3       	ldi	r26, 0x35	; 53
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	e5 e3       	ldi	r30, 0x35	; 53
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	48 2f       	mov	r20, r24
     e16:	8a 81       	ldd	r24, Y+2	; 0x02
     e18:	28 2f       	mov	r18, r24
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	02 2e       	mov	r0, r18
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <Dio_SetPinValue+0xd4>
     e24:	88 0f       	add	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	e2 f7       	brpl	.-8      	; 0xe24 <Dio_SetPinValue+0xd0>
     e2c:	80 95       	com	r24
     e2e:	84 23       	and	r24, r20
     e30:	8c 93       	st	X, r24
     e32:	14 c0       	rjmp	.+40     	; 0xe5c <Dio_SetPinValue+0x108>
			case GroupD: clr_bit(PORTD, PinNo); break;
     e34:	a2 e3       	ldi	r26, 0x32	; 50
     e36:	b0 e0       	ldi	r27, 0x00	; 0
     e38:	e2 e3       	ldi	r30, 0x32	; 50
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	48 2f       	mov	r20, r24
     e40:	8a 81       	ldd	r24, Y+2	; 0x02
     e42:	28 2f       	mov	r18, r24
     e44:	30 e0       	ldi	r19, 0x00	; 0
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	02 2e       	mov	r0, r18
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <Dio_SetPinValue+0xfe>
     e4e:	88 0f       	add	r24, r24
     e50:	99 1f       	adc	r25, r25
     e52:	0a 94       	dec	r0
     e54:	e2 f7       	brpl	.-8      	; 0xe4e <Dio_SetPinValue+0xfa>
     e56:	80 95       	com	r24
     e58:	84 23       	and	r24, r20
     e5a:	8c 93       	st	X, r24
			}
		}
		if(Value==HIGH)
     e5c:	8b 81       	ldd	r24, Y+3	; 0x03
     e5e:	81 30       	cpi	r24, 0x01	; 1
     e60:	09 f0       	breq	.+2      	; 0xe64 <Dio_SetPinValue+0x110>
     e62:	6e c0       	rjmp	.+220    	; 0xf40 <Dio_SetPinValue+0x1ec>
		{
			switch(GroupNo)
     e64:	89 81       	ldd	r24, Y+1	; 0x01
     e66:	28 2f       	mov	r18, r24
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	3f 83       	std	Y+7, r19	; 0x07
     e6c:	2e 83       	std	Y+6, r18	; 0x06
     e6e:	8e 81       	ldd	r24, Y+6	; 0x06
     e70:	9f 81       	ldd	r25, Y+7	; 0x07
     e72:	81 30       	cpi	r24, 0x01	; 1
     e74:	91 05       	cpc	r25, r1
     e76:	49 f1       	breq	.+82     	; 0xeca <Dio_SetPinValue+0x176>
     e78:	2e 81       	ldd	r18, Y+6	; 0x06
     e7a:	3f 81       	ldd	r19, Y+7	; 0x07
     e7c:	22 30       	cpi	r18, 0x02	; 2
     e7e:	31 05       	cpc	r19, r1
     e80:	2c f4       	brge	.+10     	; 0xe8c <Dio_SetPinValue+0x138>
     e82:	8e 81       	ldd	r24, Y+6	; 0x06
     e84:	9f 81       	ldd	r25, Y+7	; 0x07
     e86:	00 97       	sbiw	r24, 0x00	; 0
     e88:	61 f0       	breq	.+24     	; 0xea2 <Dio_SetPinValue+0x14e>
     e8a:	5a c0       	rjmp	.+180    	; 0xf40 <Dio_SetPinValue+0x1ec>
     e8c:	2e 81       	ldd	r18, Y+6	; 0x06
     e8e:	3f 81       	ldd	r19, Y+7	; 0x07
     e90:	22 30       	cpi	r18, 0x02	; 2
     e92:	31 05       	cpc	r19, r1
     e94:	71 f1       	breq	.+92     	; 0xef2 <Dio_SetPinValue+0x19e>
     e96:	8e 81       	ldd	r24, Y+6	; 0x06
     e98:	9f 81       	ldd	r25, Y+7	; 0x07
     e9a:	83 30       	cpi	r24, 0x03	; 3
     e9c:	91 05       	cpc	r25, r1
     e9e:	e9 f1       	breq	.+122    	; 0xf1a <Dio_SetPinValue+0x1c6>
     ea0:	4f c0       	rjmp	.+158    	; 0xf40 <Dio_SetPinValue+0x1ec>
			{
			case GroupA: set_bit(PORTA, PinNo); break;
     ea2:	ab e3       	ldi	r26, 0x3B	; 59
     ea4:	b0 e0       	ldi	r27, 0x00	; 0
     ea6:	eb e3       	ldi	r30, 0x3B	; 59
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	48 2f       	mov	r20, r24
     eae:	8a 81       	ldd	r24, Y+2	; 0x02
     eb0:	28 2f       	mov	r18, r24
     eb2:	30 e0       	ldi	r19, 0x00	; 0
     eb4:	81 e0       	ldi	r24, 0x01	; 1
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	02 2e       	mov	r0, r18
     eba:	02 c0       	rjmp	.+4      	; 0xec0 <Dio_SetPinValue+0x16c>
     ebc:	88 0f       	add	r24, r24
     ebe:	99 1f       	adc	r25, r25
     ec0:	0a 94       	dec	r0
     ec2:	e2 f7       	brpl	.-8      	; 0xebc <Dio_SetPinValue+0x168>
     ec4:	84 2b       	or	r24, r20
     ec6:	8c 93       	st	X, r24
     ec8:	3b c0       	rjmp	.+118    	; 0xf40 <Dio_SetPinValue+0x1ec>
			case GroupB: set_bit(PORTB, PinNo); break;
     eca:	a8 e3       	ldi	r26, 0x38	; 56
     ecc:	b0 e0       	ldi	r27, 0x00	; 0
     ece:	e8 e3       	ldi	r30, 0x38	; 56
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	48 2f       	mov	r20, r24
     ed6:	8a 81       	ldd	r24, Y+2	; 0x02
     ed8:	28 2f       	mov	r18, r24
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	02 2e       	mov	r0, r18
     ee2:	02 c0       	rjmp	.+4      	; 0xee8 <Dio_SetPinValue+0x194>
     ee4:	88 0f       	add	r24, r24
     ee6:	99 1f       	adc	r25, r25
     ee8:	0a 94       	dec	r0
     eea:	e2 f7       	brpl	.-8      	; 0xee4 <Dio_SetPinValue+0x190>
     eec:	84 2b       	or	r24, r20
     eee:	8c 93       	st	X, r24
     ef0:	27 c0       	rjmp	.+78     	; 0xf40 <Dio_SetPinValue+0x1ec>
			case GroupC: set_bit(PORTC, PinNo); break;
     ef2:	a5 e3       	ldi	r26, 0x35	; 53
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e5 e3       	ldi	r30, 0x35	; 53
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	48 2f       	mov	r20, r24
     efe:	8a 81       	ldd	r24, Y+2	; 0x02
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	02 2e       	mov	r0, r18
     f0a:	02 c0       	rjmp	.+4      	; 0xf10 <Dio_SetPinValue+0x1bc>
     f0c:	88 0f       	add	r24, r24
     f0e:	99 1f       	adc	r25, r25
     f10:	0a 94       	dec	r0
     f12:	e2 f7       	brpl	.-8      	; 0xf0c <Dio_SetPinValue+0x1b8>
     f14:	84 2b       	or	r24, r20
     f16:	8c 93       	st	X, r24
     f18:	13 c0       	rjmp	.+38     	; 0xf40 <Dio_SetPinValue+0x1ec>
			case GroupD: set_bit(PORTD, PinNo); break;
     f1a:	a2 e3       	ldi	r26, 0x32	; 50
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e2 e3       	ldi	r30, 0x32	; 50
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	48 2f       	mov	r20, r24
     f26:	8a 81       	ldd	r24, Y+2	; 0x02
     f28:	28 2f       	mov	r18, r24
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	81 e0       	ldi	r24, 0x01	; 1
     f2e:	90 e0       	ldi	r25, 0x00	; 0
     f30:	02 2e       	mov	r0, r18
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <Dio_SetPinValue+0x1e4>
     f34:	88 0f       	add	r24, r24
     f36:	99 1f       	adc	r25, r25
     f38:	0a 94       	dec	r0
     f3a:	e2 f7       	brpl	.-8      	; 0xf34 <Dio_SetPinValue+0x1e0>
     f3c:	84 2b       	or	r24, r20
     f3e:	8c 93       	st	X, r24
			}
		}
		if(Value==REVERS)
     f40:	8b 81       	ldd	r24, Y+3	; 0x03
     f42:	82 30       	cpi	r24, 0x02	; 2
     f44:	09 f0       	breq	.+2      	; 0xf48 <Dio_SetPinValue+0x1f4>
     f46:	6e c0       	rjmp	.+220    	; 0x1024 <Dio_SetPinValue+0x2d0>
				{
					switch(GroupNo)
     f48:	89 81       	ldd	r24, Y+1	; 0x01
     f4a:	28 2f       	mov	r18, r24
     f4c:	30 e0       	ldi	r19, 0x00	; 0
     f4e:	3d 83       	std	Y+5, r19	; 0x05
     f50:	2c 83       	std	Y+4, r18	; 0x04
     f52:	8c 81       	ldd	r24, Y+4	; 0x04
     f54:	9d 81       	ldd	r25, Y+5	; 0x05
     f56:	81 30       	cpi	r24, 0x01	; 1
     f58:	91 05       	cpc	r25, r1
     f5a:	49 f1       	breq	.+82     	; 0xfae <Dio_SetPinValue+0x25a>
     f5c:	2c 81       	ldd	r18, Y+4	; 0x04
     f5e:	3d 81       	ldd	r19, Y+5	; 0x05
     f60:	22 30       	cpi	r18, 0x02	; 2
     f62:	31 05       	cpc	r19, r1
     f64:	2c f4       	brge	.+10     	; 0xf70 <Dio_SetPinValue+0x21c>
     f66:	8c 81       	ldd	r24, Y+4	; 0x04
     f68:	9d 81       	ldd	r25, Y+5	; 0x05
     f6a:	00 97       	sbiw	r24, 0x00	; 0
     f6c:	61 f0       	breq	.+24     	; 0xf86 <Dio_SetPinValue+0x232>
     f6e:	5a c0       	rjmp	.+180    	; 0x1024 <Dio_SetPinValue+0x2d0>
     f70:	2c 81       	ldd	r18, Y+4	; 0x04
     f72:	3d 81       	ldd	r19, Y+5	; 0x05
     f74:	22 30       	cpi	r18, 0x02	; 2
     f76:	31 05       	cpc	r19, r1
     f78:	71 f1       	breq	.+92     	; 0xfd6 <Dio_SetPinValue+0x282>
     f7a:	8c 81       	ldd	r24, Y+4	; 0x04
     f7c:	9d 81       	ldd	r25, Y+5	; 0x05
     f7e:	83 30       	cpi	r24, 0x03	; 3
     f80:	91 05       	cpc	r25, r1
     f82:	e9 f1       	breq	.+122    	; 0xffe <Dio_SetPinValue+0x2aa>
     f84:	4f c0       	rjmp	.+158    	; 0x1024 <Dio_SetPinValue+0x2d0>
					{
					case GroupA: tog_bit(PORTA, PinNo); break;
     f86:	ab e3       	ldi	r26, 0x3B	; 59
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	eb e3       	ldi	r30, 0x3B	; 59
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	48 2f       	mov	r20, r24
     f92:	8a 81       	ldd	r24, Y+2	; 0x02
     f94:	28 2f       	mov	r18, r24
     f96:	30 e0       	ldi	r19, 0x00	; 0
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	02 2e       	mov	r0, r18
     f9e:	02 c0       	rjmp	.+4      	; 0xfa4 <Dio_SetPinValue+0x250>
     fa0:	88 0f       	add	r24, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	0a 94       	dec	r0
     fa6:	e2 f7       	brpl	.-8      	; 0xfa0 <Dio_SetPinValue+0x24c>
     fa8:	84 27       	eor	r24, r20
     faa:	8c 93       	st	X, r24
     fac:	3b c0       	rjmp	.+118    	; 0x1024 <Dio_SetPinValue+0x2d0>
					case GroupB: tog_bit(PORTB, PinNo); break;
     fae:	a8 e3       	ldi	r26, 0x38	; 56
     fb0:	b0 e0       	ldi	r27, 0x00	; 0
     fb2:	e8 e3       	ldi	r30, 0x38	; 56
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	48 2f       	mov	r20, r24
     fba:	8a 81       	ldd	r24, Y+2	; 0x02
     fbc:	28 2f       	mov	r18, r24
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	02 2e       	mov	r0, r18
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <Dio_SetPinValue+0x278>
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	0a 94       	dec	r0
     fce:	e2 f7       	brpl	.-8      	; 0xfc8 <Dio_SetPinValue+0x274>
     fd0:	84 27       	eor	r24, r20
     fd2:	8c 93       	st	X, r24
     fd4:	27 c0       	rjmp	.+78     	; 0x1024 <Dio_SetPinValue+0x2d0>
					case GroupC: tog_bit(PORTC, PinNo); break;
     fd6:	a5 e3       	ldi	r26, 0x35	; 53
     fd8:	b0 e0       	ldi	r27, 0x00	; 0
     fda:	e5 e3       	ldi	r30, 0x35	; 53
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	80 81       	ld	r24, Z
     fe0:	48 2f       	mov	r20, r24
     fe2:	8a 81       	ldd	r24, Y+2	; 0x02
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	02 2e       	mov	r0, r18
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <Dio_SetPinValue+0x2a0>
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	0a 94       	dec	r0
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <Dio_SetPinValue+0x29c>
     ff8:	84 27       	eor	r24, r20
     ffa:	8c 93       	st	X, r24
     ffc:	13 c0       	rjmp	.+38     	; 0x1024 <Dio_SetPinValue+0x2d0>
					case GroupD: tog_bit(PORTD, PinNo); break;
     ffe:	a2 e3       	ldi	r26, 0x32	; 50
    1000:	b0 e0       	ldi	r27, 0x00	; 0
    1002:	e2 e3       	ldi	r30, 0x32	; 50
    1004:	f0 e0       	ldi	r31, 0x00	; 0
    1006:	80 81       	ld	r24, Z
    1008:	48 2f       	mov	r20, r24
    100a:	8a 81       	ldd	r24, Y+2	; 0x02
    100c:	28 2f       	mov	r18, r24
    100e:	30 e0       	ldi	r19, 0x00	; 0
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	02 2e       	mov	r0, r18
    1016:	02 c0       	rjmp	.+4      	; 0x101c <Dio_SetPinValue+0x2c8>
    1018:	88 0f       	add	r24, r24
    101a:	99 1f       	adc	r25, r25
    101c:	0a 94       	dec	r0
    101e:	e2 f7       	brpl	.-8      	; 0x1018 <Dio_SetPinValue+0x2c4>
    1020:	84 27       	eor	r24, r20
    1022:	8c 93       	st	X, r24
					}
				}
}
    1024:	29 96       	adiw	r28, 0x09	; 9
    1026:	0f b6       	in	r0, 0x3f	; 63
    1028:	f8 94       	cli
    102a:	de bf       	out	0x3e, r29	; 62
    102c:	0f be       	out	0x3f, r0	; 63
    102e:	cd bf       	out	0x3d, r28	; 61
    1030:	cf 91       	pop	r28
    1032:	df 91       	pop	r29
    1034:	08 95       	ret

00001036 <Dio_GetPinValue>:
u8 Dio_GetPinValue(u8 GroupNo, u8 PinNo)
{
    1036:	df 93       	push	r29
    1038:	cf 93       	push	r28
    103a:	00 d0       	rcall	.+0      	; 0x103c <Dio_GetPinValue+0x6>
    103c:	00 d0       	rcall	.+0      	; 0x103e <Dio_GetPinValue+0x8>
    103e:	0f 92       	push	r0
    1040:	cd b7       	in	r28, 0x3d	; 61
    1042:	de b7       	in	r29, 0x3e	; 62
    1044:	8a 83       	std	Y+2, r24	; 0x02
    1046:	6b 83       	std	Y+3, r22	; 0x03
	u8 ret_value;
	switch(GroupNo)
    1048:	8a 81       	ldd	r24, Y+2	; 0x02
    104a:	28 2f       	mov	r18, r24
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	3d 83       	std	Y+5, r19	; 0x05
    1050:	2c 83       	std	Y+4, r18	; 0x04
    1052:	4c 81       	ldd	r20, Y+4	; 0x04
    1054:	5d 81       	ldd	r21, Y+5	; 0x05
    1056:	41 30       	cpi	r20, 0x01	; 1
    1058:	51 05       	cpc	r21, r1
    105a:	41 f1       	breq	.+80     	; 0x10ac <Dio_GetPinValue+0x76>
    105c:	8c 81       	ldd	r24, Y+4	; 0x04
    105e:	9d 81       	ldd	r25, Y+5	; 0x05
    1060:	82 30       	cpi	r24, 0x02	; 2
    1062:	91 05       	cpc	r25, r1
    1064:	34 f4       	brge	.+12     	; 0x1072 <Dio_GetPinValue+0x3c>
    1066:	2c 81       	ldd	r18, Y+4	; 0x04
    1068:	3d 81       	ldd	r19, Y+5	; 0x05
    106a:	21 15       	cp	r18, r1
    106c:	31 05       	cpc	r19, r1
    106e:	61 f0       	breq	.+24     	; 0x1088 <Dio_GetPinValue+0x52>
    1070:	52 c0       	rjmp	.+164    	; 0x1116 <Dio_GetPinValue+0xe0>
    1072:	4c 81       	ldd	r20, Y+4	; 0x04
    1074:	5d 81       	ldd	r21, Y+5	; 0x05
    1076:	42 30       	cpi	r20, 0x02	; 2
    1078:	51 05       	cpc	r21, r1
    107a:	51 f1       	breq	.+84     	; 0x10d0 <Dio_GetPinValue+0x9a>
    107c:	8c 81       	ldd	r24, Y+4	; 0x04
    107e:	9d 81       	ldd	r25, Y+5	; 0x05
    1080:	83 30       	cpi	r24, 0x03	; 3
    1082:	91 05       	cpc	r25, r1
    1084:	b9 f1       	breq	.+110    	; 0x10f4 <Dio_GetPinValue+0xbe>
    1086:	47 c0       	rjmp	.+142    	; 0x1116 <Dio_GetPinValue+0xe0>
	{
	case GroupA: ret_value=get_bit(PINA, PinNo); break;
    1088:	e9 e3       	ldi	r30, 0x39	; 57
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	8b 81       	ldd	r24, Y+3	; 0x03
    1094:	88 2f       	mov	r24, r24
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	a9 01       	movw	r20, r18
    109a:	02 c0       	rjmp	.+4      	; 0x10a0 <Dio_GetPinValue+0x6a>
    109c:	55 95       	asr	r21
    109e:	47 95       	ror	r20
    10a0:	8a 95       	dec	r24
    10a2:	e2 f7       	brpl	.-8      	; 0x109c <Dio_GetPinValue+0x66>
    10a4:	ca 01       	movw	r24, r20
    10a6:	81 70       	andi	r24, 0x01	; 1
    10a8:	89 83       	std	Y+1, r24	; 0x01
    10aa:	35 c0       	rjmp	.+106    	; 0x1116 <Dio_GetPinValue+0xe0>
	case GroupB: ret_value=get_bit(PINB, PinNo); break;
    10ac:	e6 e3       	ldi	r30, 0x36	; 54
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	80 81       	ld	r24, Z
    10b2:	28 2f       	mov	r18, r24
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	8b 81       	ldd	r24, Y+3	; 0x03
    10b8:	88 2f       	mov	r24, r24
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	a9 01       	movw	r20, r18
    10be:	02 c0       	rjmp	.+4      	; 0x10c4 <Dio_GetPinValue+0x8e>
    10c0:	55 95       	asr	r21
    10c2:	47 95       	ror	r20
    10c4:	8a 95       	dec	r24
    10c6:	e2 f7       	brpl	.-8      	; 0x10c0 <Dio_GetPinValue+0x8a>
    10c8:	ca 01       	movw	r24, r20
    10ca:	81 70       	andi	r24, 0x01	; 1
    10cc:	89 83       	std	Y+1, r24	; 0x01
    10ce:	23 c0       	rjmp	.+70     	; 0x1116 <Dio_GetPinValue+0xe0>
	case GroupC: ret_value=get_bit(PINC, PinNo); break;
    10d0:	e3 e3       	ldi	r30, 0x33	; 51
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	8b 81       	ldd	r24, Y+3	; 0x03
    10dc:	88 2f       	mov	r24, r24
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	a9 01       	movw	r20, r18
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <Dio_GetPinValue+0xb2>
    10e4:	55 95       	asr	r21
    10e6:	47 95       	ror	r20
    10e8:	8a 95       	dec	r24
    10ea:	e2 f7       	brpl	.-8      	; 0x10e4 <Dio_GetPinValue+0xae>
    10ec:	ca 01       	movw	r24, r20
    10ee:	81 70       	andi	r24, 0x01	; 1
    10f0:	89 83       	std	Y+1, r24	; 0x01
    10f2:	11 c0       	rjmp	.+34     	; 0x1116 <Dio_GetPinValue+0xe0>
	case GroupD: ret_value=get_bit(PIND, PinNo); break;
    10f4:	e0 e3       	ldi	r30, 0x30	; 48
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	28 2f       	mov	r18, r24
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1100:	88 2f       	mov	r24, r24
    1102:	90 e0       	ldi	r25, 0x00	; 0
    1104:	a9 01       	movw	r20, r18
    1106:	02 c0       	rjmp	.+4      	; 0x110c <Dio_GetPinValue+0xd6>
    1108:	55 95       	asr	r21
    110a:	47 95       	ror	r20
    110c:	8a 95       	dec	r24
    110e:	e2 f7       	brpl	.-8      	; 0x1108 <Dio_GetPinValue+0xd2>
    1110:	ca 01       	movw	r24, r20
    1112:	81 70       	andi	r24, 0x01	; 1
    1114:	89 83       	std	Y+1, r24	; 0x01
	}

return ret_value;
    1116:	89 81       	ldd	r24, Y+1	; 0x01
}
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	cf 91       	pop	r28
    1124:	df 91       	pop	r29
    1126:	08 95       	ret

00001128 <Dio_SetPortDirection>:
void Dio_SetPortDirection(u8 GroupNo, u8 Direction)
{
    1128:	df 93       	push	r29
    112a:	cf 93       	push	r28
    112c:	00 d0       	rcall	.+0      	; 0x112e <Dio_SetPortDirection+0x6>
    112e:	00 d0       	rcall	.+0      	; 0x1130 <Dio_SetPortDirection+0x8>
    1130:	00 d0       	rcall	.+0      	; 0x1132 <Dio_SetPortDirection+0xa>
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
    1136:	89 83       	std	Y+1, r24	; 0x01
    1138:	6a 83       	std	Y+2, r22	; 0x02
	if((GroupNo<=GroupD))
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	84 30       	cpi	r24, 0x04	; 4
    113e:	08 f0       	brcs	.+2      	; 0x1142 <Dio_SetPortDirection+0x1a>
    1140:	66 c0       	rjmp	.+204    	; 0x120e <Dio_SetPortDirection+0xe6>
		{
		if(Direction==INPUT)
    1142:	8a 81       	ldd	r24, Y+2	; 0x02
    1144:	88 23       	and	r24, r24
    1146:	71 f5       	brne	.+92     	; 0x11a4 <Dio_SetPortDirection+0x7c>
		{
			switch(GroupNo)
    1148:	89 81       	ldd	r24, Y+1	; 0x01
    114a:	28 2f       	mov	r18, r24
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	3e 83       	std	Y+6, r19	; 0x06
    1150:	2d 83       	std	Y+5, r18	; 0x05
    1152:	8d 81       	ldd	r24, Y+5	; 0x05
    1154:	9e 81       	ldd	r25, Y+6	; 0x06
    1156:	81 30       	cpi	r24, 0x01	; 1
    1158:	91 05       	cpc	r25, r1
    115a:	c9 f0       	breq	.+50     	; 0x118e <Dio_SetPortDirection+0x66>
    115c:	2d 81       	ldd	r18, Y+5	; 0x05
    115e:	3e 81       	ldd	r19, Y+6	; 0x06
    1160:	22 30       	cpi	r18, 0x02	; 2
    1162:	31 05       	cpc	r19, r1
    1164:	2c f4       	brge	.+10     	; 0x1170 <Dio_SetPortDirection+0x48>
    1166:	8d 81       	ldd	r24, Y+5	; 0x05
    1168:	9e 81       	ldd	r25, Y+6	; 0x06
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	61 f0       	breq	.+24     	; 0x1186 <Dio_SetPortDirection+0x5e>
    116e:	1a c0       	rjmp	.+52     	; 0x11a4 <Dio_SetPortDirection+0x7c>
    1170:	2d 81       	ldd	r18, Y+5	; 0x05
    1172:	3e 81       	ldd	r19, Y+6	; 0x06
    1174:	22 30       	cpi	r18, 0x02	; 2
    1176:	31 05       	cpc	r19, r1
    1178:	71 f0       	breq	.+28     	; 0x1196 <Dio_SetPortDirection+0x6e>
    117a:	8d 81       	ldd	r24, Y+5	; 0x05
    117c:	9e 81       	ldd	r25, Y+6	; 0x06
    117e:	83 30       	cpi	r24, 0x03	; 3
    1180:	91 05       	cpc	r25, r1
    1182:	69 f0       	breq	.+26     	; 0x119e <Dio_SetPortDirection+0x76>
    1184:	0f c0       	rjmp	.+30     	; 0x11a4 <Dio_SetPortDirection+0x7c>
			{
			case GroupA: DDRA=0x00; break;
    1186:	ea e3       	ldi	r30, 0x3A	; 58
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	10 82       	st	Z, r1
    118c:	0b c0       	rjmp	.+22     	; 0x11a4 <Dio_SetPortDirection+0x7c>
			case GroupB: DDRB=0x00; break;
    118e:	e7 e3       	ldi	r30, 0x37	; 55
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	10 82       	st	Z, r1
    1194:	07 c0       	rjmp	.+14     	; 0x11a4 <Dio_SetPortDirection+0x7c>
			case GroupC: DDRC=0x00; break;
    1196:	e4 e3       	ldi	r30, 0x34	; 52
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	10 82       	st	Z, r1
    119c:	03 c0       	rjmp	.+6      	; 0x11a4 <Dio_SetPortDirection+0x7c>
			case GroupD: DDRD=0x00; break;
    119e:	e1 e3       	ldi	r30, 0x31	; 49
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	10 82       	st	Z, r1
			}
		}
		if(Direction==OUTPUT)
    11a4:	8a 81       	ldd	r24, Y+2	; 0x02
    11a6:	81 30       	cpi	r24, 0x01	; 1
    11a8:	91 f5       	brne	.+100    	; 0x120e <Dio_SetPortDirection+0xe6>
		{
			switch(GroupNo)
    11aa:	89 81       	ldd	r24, Y+1	; 0x01
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	3c 83       	std	Y+4, r19	; 0x04
    11b2:	2b 83       	std	Y+3, r18	; 0x03
    11b4:	8b 81       	ldd	r24, Y+3	; 0x03
    11b6:	9c 81       	ldd	r25, Y+4	; 0x04
    11b8:	81 30       	cpi	r24, 0x01	; 1
    11ba:	91 05       	cpc	r25, r1
    11bc:	d1 f0       	breq	.+52     	; 0x11f2 <Dio_SetPortDirection+0xca>
    11be:	2b 81       	ldd	r18, Y+3	; 0x03
    11c0:	3c 81       	ldd	r19, Y+4	; 0x04
    11c2:	22 30       	cpi	r18, 0x02	; 2
    11c4:	31 05       	cpc	r19, r1
    11c6:	2c f4       	brge	.+10     	; 0x11d2 <Dio_SetPortDirection+0xaa>
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	9c 81       	ldd	r25, Y+4	; 0x04
    11cc:	00 97       	sbiw	r24, 0x00	; 0
    11ce:	61 f0       	breq	.+24     	; 0x11e8 <Dio_SetPortDirection+0xc0>
    11d0:	1e c0       	rjmp	.+60     	; 0x120e <Dio_SetPortDirection+0xe6>
    11d2:	2b 81       	ldd	r18, Y+3	; 0x03
    11d4:	3c 81       	ldd	r19, Y+4	; 0x04
    11d6:	22 30       	cpi	r18, 0x02	; 2
    11d8:	31 05       	cpc	r19, r1
    11da:	81 f0       	breq	.+32     	; 0x11fc <Dio_SetPortDirection+0xd4>
    11dc:	8b 81       	ldd	r24, Y+3	; 0x03
    11de:	9c 81       	ldd	r25, Y+4	; 0x04
    11e0:	83 30       	cpi	r24, 0x03	; 3
    11e2:	91 05       	cpc	r25, r1
    11e4:	81 f0       	breq	.+32     	; 0x1206 <Dio_SetPortDirection+0xde>
    11e6:	13 c0       	rjmp	.+38     	; 0x120e <Dio_SetPortDirection+0xe6>
			{
			case GroupA: DDRA=0xff; break;
    11e8:	ea e3       	ldi	r30, 0x3A	; 58
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	8f ef       	ldi	r24, 0xFF	; 255
    11ee:	80 83       	st	Z, r24
    11f0:	0e c0       	rjmp	.+28     	; 0x120e <Dio_SetPortDirection+0xe6>
			case GroupB: DDRB=0xff; break;
    11f2:	e7 e3       	ldi	r30, 0x37	; 55
    11f4:	f0 e0       	ldi	r31, 0x00	; 0
    11f6:	8f ef       	ldi	r24, 0xFF	; 255
    11f8:	80 83       	st	Z, r24
    11fa:	09 c0       	rjmp	.+18     	; 0x120e <Dio_SetPortDirection+0xe6>
			case GroupC: DDRC=0xff; break;
    11fc:	e4 e3       	ldi	r30, 0x34	; 52
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	8f ef       	ldi	r24, 0xFF	; 255
    1202:	80 83       	st	Z, r24
    1204:	04 c0       	rjmp	.+8      	; 0x120e <Dio_SetPortDirection+0xe6>
			case GroupD: DDRD=0xff; break;
    1206:	e1 e3       	ldi	r30, 0x31	; 49
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	8f ef       	ldi	r24, 0xFF	; 255
    120c:	80 83       	st	Z, r24
		}
		else
		{
			//not reachable
		}
}
    120e:	26 96       	adiw	r28, 0x06	; 6
    1210:	0f b6       	in	r0, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	de bf       	out	0x3e, r29	; 62
    1216:	0f be       	out	0x3f, r0	; 63
    1218:	cd bf       	out	0x3d, r28	; 61
    121a:	cf 91       	pop	r28
    121c:	df 91       	pop	r29
    121e:	08 95       	ret

00001220 <Dio_SetPortValue>:
void Dio_SetPortValue(u8 GroupNo, u8 Value)
{
    1220:	df 93       	push	r29
    1222:	cf 93       	push	r28
    1224:	00 d0       	rcall	.+0      	; 0x1226 <Dio_SetPortValue+0x6>
    1226:	00 d0       	rcall	.+0      	; 0x1228 <Dio_SetPortValue+0x8>
    1228:	00 d0       	rcall	.+0      	; 0x122a <Dio_SetPortValue+0xa>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	89 83       	std	Y+1, r24	; 0x01
    1230:	6a 83       	std	Y+2, r22	; 0x02
	if(Value==LOW)
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	88 23       	and	r24, r24
    1236:	79 f5       	brne	.+94     	; 0x1296 <Dio_SetPortValue+0x76>
			{
				switch(GroupNo)
    1238:	89 81       	ldd	r24, Y+1	; 0x01
    123a:	28 2f       	mov	r18, r24
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	3e 83       	std	Y+6, r19	; 0x06
    1240:	2d 83       	std	Y+5, r18	; 0x05
    1242:	8d 81       	ldd	r24, Y+5	; 0x05
    1244:	9e 81       	ldd	r25, Y+6	; 0x06
    1246:	81 30       	cpi	r24, 0x01	; 1
    1248:	91 05       	cpc	r25, r1
    124a:	c9 f0       	breq	.+50     	; 0x127e <Dio_SetPortValue+0x5e>
    124c:	2d 81       	ldd	r18, Y+5	; 0x05
    124e:	3e 81       	ldd	r19, Y+6	; 0x06
    1250:	22 30       	cpi	r18, 0x02	; 2
    1252:	31 05       	cpc	r19, r1
    1254:	2c f4       	brge	.+10     	; 0x1260 <Dio_SetPortValue+0x40>
    1256:	8d 81       	ldd	r24, Y+5	; 0x05
    1258:	9e 81       	ldd	r25, Y+6	; 0x06
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	61 f0       	breq	.+24     	; 0x1276 <Dio_SetPortValue+0x56>
    125e:	4d c0       	rjmp	.+154    	; 0x12fa <Dio_SetPortValue+0xda>
    1260:	2d 81       	ldd	r18, Y+5	; 0x05
    1262:	3e 81       	ldd	r19, Y+6	; 0x06
    1264:	22 30       	cpi	r18, 0x02	; 2
    1266:	31 05       	cpc	r19, r1
    1268:	71 f0       	breq	.+28     	; 0x1286 <Dio_SetPortValue+0x66>
    126a:	8d 81       	ldd	r24, Y+5	; 0x05
    126c:	9e 81       	ldd	r25, Y+6	; 0x06
    126e:	83 30       	cpi	r24, 0x03	; 3
    1270:	91 05       	cpc	r25, r1
    1272:	69 f0       	breq	.+26     	; 0x128e <Dio_SetPortValue+0x6e>
    1274:	42 c0       	rjmp	.+132    	; 0x12fa <Dio_SetPortValue+0xda>
				{
				case GroupA: PORTA=0x00; break;
    1276:	eb e3       	ldi	r30, 0x3B	; 59
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	10 82       	st	Z, r1
    127c:	3e c0       	rjmp	.+124    	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupB: PORTB=0x00; break;
    127e:	e8 e3       	ldi	r30, 0x38	; 56
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	10 82       	st	Z, r1
    1284:	3a c0       	rjmp	.+116    	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupC: PORTC=0x00; break;
    1286:	e5 e3       	ldi	r30, 0x35	; 53
    1288:	f0 e0       	ldi	r31, 0x00	; 0
    128a:	10 82       	st	Z, r1
    128c:	36 c0       	rjmp	.+108    	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupD: PORTD=0x00; break;
    128e:	e2 e3       	ldi	r30, 0x32	; 50
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	10 82       	st	Z, r1
    1294:	32 c0       	rjmp	.+100    	; 0x12fa <Dio_SetPortValue+0xda>
				}
			}

			else
				{
				switch(GroupNo)
    1296:	89 81       	ldd	r24, Y+1	; 0x01
    1298:	28 2f       	mov	r18, r24
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	3c 83       	std	Y+4, r19	; 0x04
    129e:	2b 83       	std	Y+3, r18	; 0x03
    12a0:	8b 81       	ldd	r24, Y+3	; 0x03
    12a2:	9c 81       	ldd	r25, Y+4	; 0x04
    12a4:	81 30       	cpi	r24, 0x01	; 1
    12a6:	91 05       	cpc	r25, r1
    12a8:	d1 f0       	breq	.+52     	; 0x12de <Dio_SetPortValue+0xbe>
    12aa:	2b 81       	ldd	r18, Y+3	; 0x03
    12ac:	3c 81       	ldd	r19, Y+4	; 0x04
    12ae:	22 30       	cpi	r18, 0x02	; 2
    12b0:	31 05       	cpc	r19, r1
    12b2:	2c f4       	brge	.+10     	; 0x12be <Dio_SetPortValue+0x9e>
    12b4:	8b 81       	ldd	r24, Y+3	; 0x03
    12b6:	9c 81       	ldd	r25, Y+4	; 0x04
    12b8:	00 97       	sbiw	r24, 0x00	; 0
    12ba:	61 f0       	breq	.+24     	; 0x12d4 <Dio_SetPortValue+0xb4>
    12bc:	1e c0       	rjmp	.+60     	; 0x12fa <Dio_SetPortValue+0xda>
    12be:	2b 81       	ldd	r18, Y+3	; 0x03
    12c0:	3c 81       	ldd	r19, Y+4	; 0x04
    12c2:	22 30       	cpi	r18, 0x02	; 2
    12c4:	31 05       	cpc	r19, r1
    12c6:	81 f0       	breq	.+32     	; 0x12e8 <Dio_SetPortValue+0xc8>
    12c8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ca:	9c 81       	ldd	r25, Y+4	; 0x04
    12cc:	83 30       	cpi	r24, 0x03	; 3
    12ce:	91 05       	cpc	r25, r1
    12d0:	81 f0       	breq	.+32     	; 0x12f2 <Dio_SetPortValue+0xd2>
    12d2:	13 c0       	rjmp	.+38     	; 0x12fa <Dio_SetPortValue+0xda>
				{
				case GroupA: PORTA=Value; break;
    12d4:	eb e3       	ldi	r30, 0x3B	; 59
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	8a 81       	ldd	r24, Y+2	; 0x02
    12da:	80 83       	st	Z, r24
    12dc:	0e c0       	rjmp	.+28     	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupB: PORTB=Value; break;
    12de:	e8 e3       	ldi	r30, 0x38	; 56
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	80 83       	st	Z, r24
    12e6:	09 c0       	rjmp	.+18     	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupC: PORTC=Value; break;
    12e8:	e5 e3       	ldi	r30, 0x35	; 53
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	8a 81       	ldd	r24, Y+2	; 0x02
    12ee:	80 83       	st	Z, r24
    12f0:	04 c0       	rjmp	.+8      	; 0x12fa <Dio_SetPortValue+0xda>
				case GroupD: PORTD=Value; break;
    12f2:	e2 e3       	ldi	r30, 0x32	; 50
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	8a 81       	ldd	r24, Y+2	; 0x02
    12f8:	80 83       	st	Z, r24
				}
				}
}
    12fa:	26 96       	adiw	r28, 0x06	; 6
    12fc:	0f b6       	in	r0, 0x3f	; 63
    12fe:	f8 94       	cli
    1300:	de bf       	out	0x3e, r29	; 62
    1302:	0f be       	out	0x3f, r0	; 63
    1304:	cd bf       	out	0x3d, r28	; 61
    1306:	cf 91       	pop	r28
    1308:	df 91       	pop	r29
    130a:	08 95       	ret

0000130c <EEPROM_int>:
#include "LCD_int.h"
#include "EEPROM_int.h"
#include <avr/delay.h>

void EEPROM_int(void)
{
    130c:	df 93       	push	r29
    130e:	cf 93       	push	r28
    1310:	cd b7       	in	r28, 0x3d	; 61
    1312:	de b7       	in	r29, 0x3e	; 62
    1314:	2e 97       	sbiw	r28, 0x0e	; 14
    1316:	0f b6       	in	r0, 0x3f	; 63
    1318:	f8 94       	cli
    131a:	de bf       	out	0x3e, r29	; 62
    131c:	0f be       	out	0x3f, r0	; 63
    131e:	cd bf       	out	0x3d, r28	; 61
	I2C_InitMaster();
    1320:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <I2C_InitMaster>
    1324:	80 e0       	ldi	r24, 0x00	; 0
    1326:	90 e0       	ldi	r25, 0x00	; 0
    1328:	a8 ec       	ldi	r26, 0xC8	; 200
    132a:	b2 e4       	ldi	r27, 0x42	; 66
    132c:	8b 87       	std	Y+11, r24	; 0x0b
    132e:	9c 87       	std	Y+12, r25	; 0x0c
    1330:	ad 87       	std	Y+13, r26	; 0x0d
    1332:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1334:	6b 85       	ldd	r22, Y+11	; 0x0b
    1336:	7c 85       	ldd	r23, Y+12	; 0x0c
    1338:	8d 85       	ldd	r24, Y+13	; 0x0d
    133a:	9e 85       	ldd	r25, Y+14	; 0x0e
    133c:	20 e0       	ldi	r18, 0x00	; 0
    133e:	30 e0       	ldi	r19, 0x00	; 0
    1340:	4a e7       	ldi	r20, 0x7A	; 122
    1342:	55 e4       	ldi	r21, 0x45	; 69
    1344:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1348:	dc 01       	movw	r26, r24
    134a:	cb 01       	movw	r24, r22
    134c:	8f 83       	std	Y+7, r24	; 0x07
    134e:	98 87       	std	Y+8, r25	; 0x08
    1350:	a9 87       	std	Y+9, r26	; 0x09
    1352:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1354:	6f 81       	ldd	r22, Y+7	; 0x07
    1356:	78 85       	ldd	r23, Y+8	; 0x08
    1358:	89 85       	ldd	r24, Y+9	; 0x09
    135a:	9a 85       	ldd	r25, Y+10	; 0x0a
    135c:	20 e0       	ldi	r18, 0x00	; 0
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	40 e8       	ldi	r20, 0x80	; 128
    1362:	5f e3       	ldi	r21, 0x3F	; 63
    1364:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1368:	88 23       	and	r24, r24
    136a:	2c f4       	brge	.+10     	; 0x1376 <EEPROM_int+0x6a>
		__ticks = 1;
    136c:	81 e0       	ldi	r24, 0x01	; 1
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	9e 83       	std	Y+6, r25	; 0x06
    1372:	8d 83       	std	Y+5, r24	; 0x05
    1374:	3f c0       	rjmp	.+126    	; 0x13f4 <EEPROM_int+0xe8>
	else if (__tmp > 65535)
    1376:	6f 81       	ldd	r22, Y+7	; 0x07
    1378:	78 85       	ldd	r23, Y+8	; 0x08
    137a:	89 85       	ldd	r24, Y+9	; 0x09
    137c:	9a 85       	ldd	r25, Y+10	; 0x0a
    137e:	20 e0       	ldi	r18, 0x00	; 0
    1380:	3f ef       	ldi	r19, 0xFF	; 255
    1382:	4f e7       	ldi	r20, 0x7F	; 127
    1384:	57 e4       	ldi	r21, 0x47	; 71
    1386:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    138a:	18 16       	cp	r1, r24
    138c:	4c f5       	brge	.+82     	; 0x13e0 <EEPROM_int+0xd4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    138e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1390:	7c 85       	ldd	r23, Y+12	; 0x0c
    1392:	8d 85       	ldd	r24, Y+13	; 0x0d
    1394:	9e 85       	ldd	r25, Y+14	; 0x0e
    1396:	20 e0       	ldi	r18, 0x00	; 0
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	40 e2       	ldi	r20, 0x20	; 32
    139c:	51 e4       	ldi	r21, 0x41	; 65
    139e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13a2:	dc 01       	movw	r26, r24
    13a4:	cb 01       	movw	r24, r22
    13a6:	bc 01       	movw	r22, r24
    13a8:	cd 01       	movw	r24, r26
    13aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13ae:	dc 01       	movw	r26, r24
    13b0:	cb 01       	movw	r24, r22
    13b2:	9e 83       	std	Y+6, r25	; 0x06
    13b4:	8d 83       	std	Y+5, r24	; 0x05
    13b6:	0f c0       	rjmp	.+30     	; 0x13d6 <EEPROM_int+0xca>
    13b8:	80 e9       	ldi	r24, 0x90	; 144
    13ba:	91 e0       	ldi	r25, 0x01	; 1
    13bc:	9c 83       	std	Y+4, r25	; 0x04
    13be:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    13c0:	8b 81       	ldd	r24, Y+3	; 0x03
    13c2:	9c 81       	ldd	r25, Y+4	; 0x04
    13c4:	01 97       	sbiw	r24, 0x01	; 1
    13c6:	f1 f7       	brne	.-4      	; 0x13c4 <EEPROM_int+0xb8>
    13c8:	9c 83       	std	Y+4, r25	; 0x04
    13ca:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13cc:	8d 81       	ldd	r24, Y+5	; 0x05
    13ce:	9e 81       	ldd	r25, Y+6	; 0x06
    13d0:	01 97       	sbiw	r24, 0x01	; 1
    13d2:	9e 83       	std	Y+6, r25	; 0x06
    13d4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13d6:	8d 81       	ldd	r24, Y+5	; 0x05
    13d8:	9e 81       	ldd	r25, Y+6	; 0x06
    13da:	00 97       	sbiw	r24, 0x00	; 0
    13dc:	69 f7       	brne	.-38     	; 0x13b8 <EEPROM_int+0xac>
    13de:	14 c0       	rjmp	.+40     	; 0x1408 <EEPROM_int+0xfc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13e0:	6f 81       	ldd	r22, Y+7	; 0x07
    13e2:	78 85       	ldd	r23, Y+8	; 0x08
    13e4:	89 85       	ldd	r24, Y+9	; 0x09
    13e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    13e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13ec:	dc 01       	movw	r26, r24
    13ee:	cb 01       	movw	r24, r22
    13f0:	9e 83       	std	Y+6, r25	; 0x06
    13f2:	8d 83       	std	Y+5, r24	; 0x05
    13f4:	8d 81       	ldd	r24, Y+5	; 0x05
    13f6:	9e 81       	ldd	r25, Y+6	; 0x06
    13f8:	9a 83       	std	Y+2, r25	; 0x02
    13fa:	89 83       	std	Y+1, r24	; 0x01
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1400:	01 97       	sbiw	r24, 0x01	; 1
    1402:	f1 f7       	brne	.-4      	; 0x1400 <EEPROM_int+0xf4>
    1404:	9a 83       	std	Y+2, r25	; 0x02
    1406:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(100);
}
    1408:	2e 96       	adiw	r28, 0x0e	; 14
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <EEPROM_WriteData>:
void EEPROM_WriteData(u8 address_inBlock,u8 Data)
{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	00 d0       	rcall	.+0      	; 0x1420 <EEPROM_WriteData+0x6>
    1420:	cd b7       	in	r28, 0x3d	; 61
    1422:	de b7       	in	r29, 0x3e	; 62
    1424:	89 83       	std	Y+1, r24	; 0x01
    1426:	6a 83       	std	Y+2, r22	; 0x02
	I2C_start();
    1428:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <I2C_start>

	I2C_SendSlaveAddress_Write(0xa0);
    142c:	80 ea       	ldi	r24, 0xA0	; 160
    142e:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <I2C_SendSlaveAddress_Write>
	I2C_WriteByte(address_inBlock);
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
	I2C_WriteByte(Data);
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
	I2C_stop();
    143e:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <I2C_stop>
}
    1442:	0f 90       	pop	r0
    1444:	0f 90       	pop	r0
    1446:	cf 91       	pop	r28
    1448:	df 91       	pop	r29
    144a:	08 95       	ret

0000144c <EEPROM_ReadData>:
u8 EEPROM_ReadData(u8 address_inBlock)
{
    144c:	df 93       	push	r29
    144e:	cf 93       	push	r28
    1450:	00 d0       	rcall	.+0      	; 0x1452 <EEPROM_ReadData+0x6>
    1452:	cd b7       	in	r28, 0x3d	; 61
    1454:	de b7       	in	r29, 0x3e	; 62
    1456:	8a 83       	std	Y+2, r24	; 0x02
	u8 Data=0;
    1458:	19 82       	std	Y+1, r1	; 0x01
	I2C_start();
    145a:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <I2C_start>
	I2C_SendSlaveAddress_Write(0xa0);
    145e:	80 ea       	ldi	r24, 0xA0	; 160
    1460:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <I2C_SendSlaveAddress_Write>
	I2C_WriteByte(address_inBlock);
    1464:	8a 81       	ldd	r24, Y+2	; 0x02
    1466:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
	I2C_stop();
    146a:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <I2C_stop>
	I2C_start();
    146e:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <I2C_start>
	I2C_SendSlaveAddress_Read(0xa1);
    1472:	81 ea       	ldi	r24, 0xA1	; 161
    1474:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <I2C_SendSlaveAddress_Read>
	Data=I2C_ReadByte();
    1478:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <I2C_ReadByte>
    147c:	89 83       	std	Y+1, r24	; 0x01
	I2C_stop();
    147e:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <I2C_stop>
	return Data;
    1482:	89 81       	ldd	r24, Y+1	; 0x01
}
    1484:	0f 90       	pop	r0
    1486:	0f 90       	pop	r0
    1488:	cf 91       	pop	r28
    148a:	df 91       	pop	r29
    148c:	08 95       	ret

0000148e <EEPROM_WriteArray>:
void EEPROM_WriteArray(u8 address_inBlock,u8 * Data)
{
    148e:	df 93       	push	r29
    1490:	cf 93       	push	r28
    1492:	cd b7       	in	r28, 0x3d	; 61
    1494:	de b7       	in	r29, 0x3e	; 62
    1496:	ae 97       	sbiw	r28, 0x2e	; 46
    1498:	0f b6       	in	r0, 0x3f	; 63
    149a:	f8 94       	cli
    149c:	de bf       	out	0x3e, r29	; 62
    149e:	0f be       	out	0x3f, r0	; 63
    14a0:	cd bf       	out	0x3d, r28	; 61
    14a2:	8c a7       	std	Y+44, r24	; 0x2c
    14a4:	7e a7       	std	Y+46, r23	; 0x2e
    14a6:	6d a7       	std	Y+45, r22	; 0x2d
	u8 i = 0;
    14a8:	1b a6       	std	Y+43, r1	; 0x2b
	I2C_start();
    14aa:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <I2C_start>
	I2C_SendSlaveAddress_Write(0xa0);
    14ae:	80 ea       	ldi	r24, 0xA0	; 160
    14b0:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <I2C_SendSlaveAddress_Write>
	I2C_WriteByte(address_inBlock);
    14b4:	8c a5       	ldd	r24, Y+44	; 0x2c
    14b6:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
    14ba:	80 c0       	rjmp	.+256    	; 0x15bc <EEPROM_WriteArray+0x12e>
	while(Data[i] != '\0')
	{
		I2C_WriteByte(Data[i]);
    14bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    14be:	28 2f       	mov	r18, r24
    14c0:	30 e0       	ldi	r19, 0x00	; 0
    14c2:	8d a5       	ldd	r24, Y+45	; 0x2d
    14c4:	9e a5       	ldd	r25, Y+46	; 0x2e
    14c6:	fc 01       	movw	r30, r24
    14c8:	e2 0f       	add	r30, r18
    14ca:	f3 1f       	adc	r31, r19
    14cc:	80 81       	ld	r24, Z
    14ce:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
    14d2:	80 e0       	ldi	r24, 0x00	; 0
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	a8 ec       	ldi	r26, 0xC8	; 200
    14d8:	b2 e4       	ldi	r27, 0x42	; 66
    14da:	8f a3       	std	Y+39, r24	; 0x27
    14dc:	98 a7       	std	Y+40, r25	; 0x28
    14de:	a9 a7       	std	Y+41, r26	; 0x29
    14e0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14e2:	6f a1       	ldd	r22, Y+39	; 0x27
    14e4:	78 a5       	ldd	r23, Y+40	; 0x28
    14e6:	89 a5       	ldd	r24, Y+41	; 0x29
    14e8:	9a a5       	ldd	r25, Y+42	; 0x2a
    14ea:	20 e0       	ldi	r18, 0x00	; 0
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	4a e7       	ldi	r20, 0x7A	; 122
    14f0:	55 e4       	ldi	r21, 0x45	; 69
    14f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14f6:	dc 01       	movw	r26, r24
    14f8:	cb 01       	movw	r24, r22
    14fa:	8b a3       	std	Y+35, r24	; 0x23
    14fc:	9c a3       	std	Y+36, r25	; 0x24
    14fe:	ad a3       	std	Y+37, r26	; 0x25
    1500:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1502:	6b a1       	ldd	r22, Y+35	; 0x23
    1504:	7c a1       	ldd	r23, Y+36	; 0x24
    1506:	8d a1       	ldd	r24, Y+37	; 0x25
    1508:	9e a1       	ldd	r25, Y+38	; 0x26
    150a:	20 e0       	ldi	r18, 0x00	; 0
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	40 e8       	ldi	r20, 0x80	; 128
    1510:	5f e3       	ldi	r21, 0x3F	; 63
    1512:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1516:	88 23       	and	r24, r24
    1518:	2c f4       	brge	.+10     	; 0x1524 <EEPROM_WriteArray+0x96>
		__ticks = 1;
    151a:	81 e0       	ldi	r24, 0x01	; 1
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	9a a3       	std	Y+34, r25	; 0x22
    1520:	89 a3       	std	Y+33, r24	; 0x21
    1522:	3f c0       	rjmp	.+126    	; 0x15a2 <EEPROM_WriteArray+0x114>
	else if (__tmp > 65535)
    1524:	6b a1       	ldd	r22, Y+35	; 0x23
    1526:	7c a1       	ldd	r23, Y+36	; 0x24
    1528:	8d a1       	ldd	r24, Y+37	; 0x25
    152a:	9e a1       	ldd	r25, Y+38	; 0x26
    152c:	20 e0       	ldi	r18, 0x00	; 0
    152e:	3f ef       	ldi	r19, 0xFF	; 255
    1530:	4f e7       	ldi	r20, 0x7F	; 127
    1532:	57 e4       	ldi	r21, 0x47	; 71
    1534:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1538:	18 16       	cp	r1, r24
    153a:	4c f5       	brge	.+82     	; 0x158e <EEPROM_WriteArray+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    153c:	6f a1       	ldd	r22, Y+39	; 0x27
    153e:	78 a5       	ldd	r23, Y+40	; 0x28
    1540:	89 a5       	ldd	r24, Y+41	; 0x29
    1542:	9a a5       	ldd	r25, Y+42	; 0x2a
    1544:	20 e0       	ldi	r18, 0x00	; 0
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	40 e2       	ldi	r20, 0x20	; 32
    154a:	51 e4       	ldi	r21, 0x41	; 65
    154c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1550:	dc 01       	movw	r26, r24
    1552:	cb 01       	movw	r24, r22
    1554:	bc 01       	movw	r22, r24
    1556:	cd 01       	movw	r24, r26
    1558:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    155c:	dc 01       	movw	r26, r24
    155e:	cb 01       	movw	r24, r22
    1560:	9a a3       	std	Y+34, r25	; 0x22
    1562:	89 a3       	std	Y+33, r24	; 0x21
    1564:	0f c0       	rjmp	.+30     	; 0x1584 <EEPROM_WriteArray+0xf6>
    1566:	80 e9       	ldi	r24, 0x90	; 144
    1568:	91 e0       	ldi	r25, 0x01	; 1
    156a:	98 a3       	std	Y+32, r25	; 0x20
    156c:	8f 8f       	std	Y+31, r24	; 0x1f
    156e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1570:	98 a1       	ldd	r25, Y+32	; 0x20
    1572:	01 97       	sbiw	r24, 0x01	; 1
    1574:	f1 f7       	brne	.-4      	; 0x1572 <EEPROM_WriteArray+0xe4>
    1576:	98 a3       	std	Y+32, r25	; 0x20
    1578:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    157a:	89 a1       	ldd	r24, Y+33	; 0x21
    157c:	9a a1       	ldd	r25, Y+34	; 0x22
    157e:	01 97       	sbiw	r24, 0x01	; 1
    1580:	9a a3       	std	Y+34, r25	; 0x22
    1582:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1584:	89 a1       	ldd	r24, Y+33	; 0x21
    1586:	9a a1       	ldd	r25, Y+34	; 0x22
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	69 f7       	brne	.-38     	; 0x1566 <EEPROM_WriteArray+0xd8>
    158c:	14 c0       	rjmp	.+40     	; 0x15b6 <EEPROM_WriteArray+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    158e:	6b a1       	ldd	r22, Y+35	; 0x23
    1590:	7c a1       	ldd	r23, Y+36	; 0x24
    1592:	8d a1       	ldd	r24, Y+37	; 0x25
    1594:	9e a1       	ldd	r25, Y+38	; 0x26
    1596:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    159a:	dc 01       	movw	r26, r24
    159c:	cb 01       	movw	r24, r22
    159e:	9a a3       	std	Y+34, r25	; 0x22
    15a0:	89 a3       	std	Y+33, r24	; 0x21
    15a2:	89 a1       	ldd	r24, Y+33	; 0x21
    15a4:	9a a1       	ldd	r25, Y+34	; 0x22
    15a6:	9e 8f       	std	Y+30, r25	; 0x1e
    15a8:	8d 8f       	std	Y+29, r24	; 0x1d
    15aa:	8d 8d       	ldd	r24, Y+29	; 0x1d
    15ac:	9e 8d       	ldd	r25, Y+30	; 0x1e
    15ae:	01 97       	sbiw	r24, 0x01	; 1
    15b0:	f1 f7       	brne	.-4      	; 0x15ae <EEPROM_WriteArray+0x120>
    15b2:	9e 8f       	std	Y+30, r25	; 0x1e
    15b4:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(100);
		i++;
    15b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    15b8:	8f 5f       	subi	r24, 0xFF	; 255
    15ba:	8b a7       	std	Y+43, r24	; 0x2b
{
	u8 i = 0;
	I2C_start();
	I2C_SendSlaveAddress_Write(0xa0);
	I2C_WriteByte(address_inBlock);
	while(Data[i] != '\0')
    15bc:	8b a5       	ldd	r24, Y+43	; 0x2b
    15be:	28 2f       	mov	r18, r24
    15c0:	30 e0       	ldi	r19, 0x00	; 0
    15c2:	8d a5       	ldd	r24, Y+45	; 0x2d
    15c4:	9e a5       	ldd	r25, Y+46	; 0x2e
    15c6:	fc 01       	movw	r30, r24
    15c8:	e2 0f       	add	r30, r18
    15ca:	f3 1f       	adc	r31, r19
    15cc:	80 81       	ld	r24, Z
    15ce:	88 23       	and	r24, r24
    15d0:	09 f0       	breq	.+2      	; 0x15d4 <EEPROM_WriteArray+0x146>
    15d2:	74 cf       	rjmp	.-280    	; 0x14bc <EEPROM_WriteArray+0x2e>
	{
		I2C_WriteByte(Data[i]);
		_delay_ms(100);
		i++;
	}
	I2C_WriteByte('\0');
    15d4:	80 e0       	ldi	r24, 0x00	; 0
    15d6:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <I2C_WriteByte>
    15da:	80 e0       	ldi	r24, 0x00	; 0
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	a8 ec       	ldi	r26, 0xC8	; 200
    15e0:	b2 e4       	ldi	r27, 0x42	; 66
    15e2:	89 8f       	std	Y+25, r24	; 0x19
    15e4:	9a 8f       	std	Y+26, r25	; 0x1a
    15e6:	ab 8f       	std	Y+27, r26	; 0x1b
    15e8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15ea:	69 8d       	ldd	r22, Y+25	; 0x19
    15ec:	7a 8d       	ldd	r23, Y+26	; 0x1a
    15ee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    15f0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    15f2:	20 e0       	ldi	r18, 0x00	; 0
    15f4:	30 e0       	ldi	r19, 0x00	; 0
    15f6:	4a e7       	ldi	r20, 0x7A	; 122
    15f8:	55 e4       	ldi	r21, 0x45	; 69
    15fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15fe:	dc 01       	movw	r26, r24
    1600:	cb 01       	movw	r24, r22
    1602:	8d 8b       	std	Y+21, r24	; 0x15
    1604:	9e 8b       	std	Y+22, r25	; 0x16
    1606:	af 8b       	std	Y+23, r26	; 0x17
    1608:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    160a:	6d 89       	ldd	r22, Y+21	; 0x15
    160c:	7e 89       	ldd	r23, Y+22	; 0x16
    160e:	8f 89       	ldd	r24, Y+23	; 0x17
    1610:	98 8d       	ldd	r25, Y+24	; 0x18
    1612:	20 e0       	ldi	r18, 0x00	; 0
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	40 e8       	ldi	r20, 0x80	; 128
    1618:	5f e3       	ldi	r21, 0x3F	; 63
    161a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    161e:	88 23       	and	r24, r24
    1620:	2c f4       	brge	.+10     	; 0x162c <EEPROM_WriteArray+0x19e>
		__ticks = 1;
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	9c 8b       	std	Y+20, r25	; 0x14
    1628:	8b 8b       	std	Y+19, r24	; 0x13
    162a:	3f c0       	rjmp	.+126    	; 0x16aa <EEPROM_WriteArray+0x21c>
	else if (__tmp > 65535)
    162c:	6d 89       	ldd	r22, Y+21	; 0x15
    162e:	7e 89       	ldd	r23, Y+22	; 0x16
    1630:	8f 89       	ldd	r24, Y+23	; 0x17
    1632:	98 8d       	ldd	r25, Y+24	; 0x18
    1634:	20 e0       	ldi	r18, 0x00	; 0
    1636:	3f ef       	ldi	r19, 0xFF	; 255
    1638:	4f e7       	ldi	r20, 0x7F	; 127
    163a:	57 e4       	ldi	r21, 0x47	; 71
    163c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1640:	18 16       	cp	r1, r24
    1642:	4c f5       	brge	.+82     	; 0x1696 <EEPROM_WriteArray+0x208>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1644:	69 8d       	ldd	r22, Y+25	; 0x19
    1646:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1648:	8b 8d       	ldd	r24, Y+27	; 0x1b
    164a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    164c:	20 e0       	ldi	r18, 0x00	; 0
    164e:	30 e0       	ldi	r19, 0x00	; 0
    1650:	40 e2       	ldi	r20, 0x20	; 32
    1652:	51 e4       	ldi	r21, 0x41	; 65
    1654:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1658:	dc 01       	movw	r26, r24
    165a:	cb 01       	movw	r24, r22
    165c:	bc 01       	movw	r22, r24
    165e:	cd 01       	movw	r24, r26
    1660:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1664:	dc 01       	movw	r26, r24
    1666:	cb 01       	movw	r24, r22
    1668:	9c 8b       	std	Y+20, r25	; 0x14
    166a:	8b 8b       	std	Y+19, r24	; 0x13
    166c:	0f c0       	rjmp	.+30     	; 0x168c <EEPROM_WriteArray+0x1fe>
    166e:	80 e9       	ldi	r24, 0x90	; 144
    1670:	91 e0       	ldi	r25, 0x01	; 1
    1672:	9a 8b       	std	Y+18, r25	; 0x12
    1674:	89 8b       	std	Y+17, r24	; 0x11
    1676:	89 89       	ldd	r24, Y+17	; 0x11
    1678:	9a 89       	ldd	r25, Y+18	; 0x12
    167a:	01 97       	sbiw	r24, 0x01	; 1
    167c:	f1 f7       	brne	.-4      	; 0x167a <EEPROM_WriteArray+0x1ec>
    167e:	9a 8b       	std	Y+18, r25	; 0x12
    1680:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1682:	8b 89       	ldd	r24, Y+19	; 0x13
    1684:	9c 89       	ldd	r25, Y+20	; 0x14
    1686:	01 97       	sbiw	r24, 0x01	; 1
    1688:	9c 8b       	std	Y+20, r25	; 0x14
    168a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    168c:	8b 89       	ldd	r24, Y+19	; 0x13
    168e:	9c 89       	ldd	r25, Y+20	; 0x14
    1690:	00 97       	sbiw	r24, 0x00	; 0
    1692:	69 f7       	brne	.-38     	; 0x166e <EEPROM_WriteArray+0x1e0>
    1694:	14 c0       	rjmp	.+40     	; 0x16be <EEPROM_WriteArray+0x230>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1696:	6d 89       	ldd	r22, Y+21	; 0x15
    1698:	7e 89       	ldd	r23, Y+22	; 0x16
    169a:	8f 89       	ldd	r24, Y+23	; 0x17
    169c:	98 8d       	ldd	r25, Y+24	; 0x18
    169e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16a2:	dc 01       	movw	r26, r24
    16a4:	cb 01       	movw	r24, r22
    16a6:	9c 8b       	std	Y+20, r25	; 0x14
    16a8:	8b 8b       	std	Y+19, r24	; 0x13
    16aa:	8b 89       	ldd	r24, Y+19	; 0x13
    16ac:	9c 89       	ldd	r25, Y+20	; 0x14
    16ae:	98 8b       	std	Y+16, r25	; 0x10
    16b0:	8f 87       	std	Y+15, r24	; 0x0f
    16b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    16b4:	98 89       	ldd	r25, Y+16	; 0x10
    16b6:	01 97       	sbiw	r24, 0x01	; 1
    16b8:	f1 f7       	brne	.-4      	; 0x16b6 <EEPROM_WriteArray+0x228>
    16ba:	98 8b       	std	Y+16, r25	; 0x10
    16bc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(100);
	I2C_stop();
    16be:	0e 94 71 0d 	call	0x1ae2	; 0x1ae2 <I2C_stop>
    16c2:	80 e0       	ldi	r24, 0x00	; 0
    16c4:	90 e0       	ldi	r25, 0x00	; 0
    16c6:	a8 ec       	ldi	r26, 0xC8	; 200
    16c8:	b2 e4       	ldi	r27, 0x42	; 66
    16ca:	8b 87       	std	Y+11, r24	; 0x0b
    16cc:	9c 87       	std	Y+12, r25	; 0x0c
    16ce:	ad 87       	std	Y+13, r26	; 0x0d
    16d0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    16d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    16d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    16d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    16da:	20 e0       	ldi	r18, 0x00	; 0
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	4a e7       	ldi	r20, 0x7A	; 122
    16e0:	55 e4       	ldi	r21, 0x45	; 69
    16e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16e6:	dc 01       	movw	r26, r24
    16e8:	cb 01       	movw	r24, r22
    16ea:	8f 83       	std	Y+7, r24	; 0x07
    16ec:	98 87       	std	Y+8, r25	; 0x08
    16ee:	a9 87       	std	Y+9, r26	; 0x09
    16f0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    16f2:	6f 81       	ldd	r22, Y+7	; 0x07
    16f4:	78 85       	ldd	r23, Y+8	; 0x08
    16f6:	89 85       	ldd	r24, Y+9	; 0x09
    16f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    16fa:	20 e0       	ldi	r18, 0x00	; 0
    16fc:	30 e0       	ldi	r19, 0x00	; 0
    16fe:	40 e8       	ldi	r20, 0x80	; 128
    1700:	5f e3       	ldi	r21, 0x3F	; 63
    1702:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1706:	88 23       	and	r24, r24
    1708:	2c f4       	brge	.+10     	; 0x1714 <EEPROM_WriteArray+0x286>
		__ticks = 1;
    170a:	81 e0       	ldi	r24, 0x01	; 1
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	9e 83       	std	Y+6, r25	; 0x06
    1710:	8d 83       	std	Y+5, r24	; 0x05
    1712:	3f c0       	rjmp	.+126    	; 0x1792 <EEPROM_WriteArray+0x304>
	else if (__tmp > 65535)
    1714:	6f 81       	ldd	r22, Y+7	; 0x07
    1716:	78 85       	ldd	r23, Y+8	; 0x08
    1718:	89 85       	ldd	r24, Y+9	; 0x09
    171a:	9a 85       	ldd	r25, Y+10	; 0x0a
    171c:	20 e0       	ldi	r18, 0x00	; 0
    171e:	3f ef       	ldi	r19, 0xFF	; 255
    1720:	4f e7       	ldi	r20, 0x7F	; 127
    1722:	57 e4       	ldi	r21, 0x47	; 71
    1724:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1728:	18 16       	cp	r1, r24
    172a:	4c f5       	brge	.+82     	; 0x177e <EEPROM_WriteArray+0x2f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    172c:	6b 85       	ldd	r22, Y+11	; 0x0b
    172e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1730:	8d 85       	ldd	r24, Y+13	; 0x0d
    1732:	9e 85       	ldd	r25, Y+14	; 0x0e
    1734:	20 e0       	ldi	r18, 0x00	; 0
    1736:	30 e0       	ldi	r19, 0x00	; 0
    1738:	40 e2       	ldi	r20, 0x20	; 32
    173a:	51 e4       	ldi	r21, 0x41	; 65
    173c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1740:	dc 01       	movw	r26, r24
    1742:	cb 01       	movw	r24, r22
    1744:	bc 01       	movw	r22, r24
    1746:	cd 01       	movw	r24, r26
    1748:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    174c:	dc 01       	movw	r26, r24
    174e:	cb 01       	movw	r24, r22
    1750:	9e 83       	std	Y+6, r25	; 0x06
    1752:	8d 83       	std	Y+5, r24	; 0x05
    1754:	0f c0       	rjmp	.+30     	; 0x1774 <EEPROM_WriteArray+0x2e6>
    1756:	80 e9       	ldi	r24, 0x90	; 144
    1758:	91 e0       	ldi	r25, 0x01	; 1
    175a:	9c 83       	std	Y+4, r25	; 0x04
    175c:	8b 83       	std	Y+3, r24	; 0x03
    175e:	8b 81       	ldd	r24, Y+3	; 0x03
    1760:	9c 81       	ldd	r25, Y+4	; 0x04
    1762:	01 97       	sbiw	r24, 0x01	; 1
    1764:	f1 f7       	brne	.-4      	; 0x1762 <EEPROM_WriteArray+0x2d4>
    1766:	9c 83       	std	Y+4, r25	; 0x04
    1768:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    176a:	8d 81       	ldd	r24, Y+5	; 0x05
    176c:	9e 81       	ldd	r25, Y+6	; 0x06
    176e:	01 97       	sbiw	r24, 0x01	; 1
    1770:	9e 83       	std	Y+6, r25	; 0x06
    1772:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1774:	8d 81       	ldd	r24, Y+5	; 0x05
    1776:	9e 81       	ldd	r25, Y+6	; 0x06
    1778:	00 97       	sbiw	r24, 0x00	; 0
    177a:	69 f7       	brne	.-38     	; 0x1756 <EEPROM_WriteArray+0x2c8>
    177c:	14 c0       	rjmp	.+40     	; 0x17a6 <EEPROM_WriteArray+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    177e:	6f 81       	ldd	r22, Y+7	; 0x07
    1780:	78 85       	ldd	r23, Y+8	; 0x08
    1782:	89 85       	ldd	r24, Y+9	; 0x09
    1784:	9a 85       	ldd	r25, Y+10	; 0x0a
    1786:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    178a:	dc 01       	movw	r26, r24
    178c:	cb 01       	movw	r24, r22
    178e:	9e 83       	std	Y+6, r25	; 0x06
    1790:	8d 83       	std	Y+5, r24	; 0x05
    1792:	8d 81       	ldd	r24, Y+5	; 0x05
    1794:	9e 81       	ldd	r25, Y+6	; 0x06
    1796:	9a 83       	std	Y+2, r25	; 0x02
    1798:	89 83       	std	Y+1, r24	; 0x01
    179a:	89 81       	ldd	r24, Y+1	; 0x01
    179c:	9a 81       	ldd	r25, Y+2	; 0x02
    179e:	01 97       	sbiw	r24, 0x01	; 1
    17a0:	f1 f7       	brne	.-4      	; 0x179e <EEPROM_WriteArray+0x310>
    17a2:	9a 83       	std	Y+2, r25	; 0x02
    17a4:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(100);
}
    17a6:	ae 96       	adiw	r28, 0x2e	; 46
    17a8:	0f b6       	in	r0, 0x3f	; 63
    17aa:	f8 94       	cli
    17ac:	de bf       	out	0x3e, r29	; 62
    17ae:	0f be       	out	0x3f, r0	; 63
    17b0:	cd bf       	out	0x3d, r28	; 61
    17b2:	cf 91       	pop	r28
    17b4:	df 91       	pop	r29
    17b6:	08 95       	ret

000017b8 <EEPROM_ReadArray>:
void EEPROM_ReadArray(u8 address_inBlock , u8 * Data)
{
    17b8:	0f 93       	push	r16
    17ba:	1f 93       	push	r17
    17bc:	df 93       	push	r29
    17be:	cf 93       	push	r28
    17c0:	cd b7       	in	r28, 0x3d	; 61
    17c2:	de b7       	in	r29, 0x3e	; 62
    17c4:	a0 97       	sbiw	r28, 0x20	; 32
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	f8 94       	cli
    17ca:	de bf       	out	0x3e, r29	; 62
    17cc:	0f be       	out	0x3f, r0	; 63
    17ce:	cd bf       	out	0x3d, r28	; 61
    17d0:	8e 8f       	std	Y+30, r24	; 0x1e
    17d2:	78 a3       	std	Y+32, r23	; 0x20
    17d4:	6f 8f       	std	Y+31, r22	; 0x1f
	u8 i = 0;
    17d6:	1d 8e       	std	Y+29, r1	; 0x1d
	do
	{
		Data[i]=EEPROM_ReadData(address_inBlock+i);
    17d8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    17e0:	98 a1       	ldd	r25, Y+32	; 0x20
    17e2:	8c 01       	movw	r16, r24
    17e4:	02 0f       	add	r16, r18
    17e6:	13 1f       	adc	r17, r19
    17e8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    17ea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    17ec:	89 0f       	add	r24, r25
    17ee:	0e 94 26 0a 	call	0x144c	; 0x144c <EEPROM_ReadData>
    17f2:	f8 01       	movw	r30, r16
    17f4:	80 83       	st	Z, r24
    17f6:	80 e0       	ldi	r24, 0x00	; 0
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	a8 ec       	ldi	r26, 0xC8	; 200
    17fc:	b2 e4       	ldi	r27, 0x42	; 66
    17fe:	89 8f       	std	Y+25, r24	; 0x19
    1800:	9a 8f       	std	Y+26, r25	; 0x1a
    1802:	ab 8f       	std	Y+27, r26	; 0x1b
    1804:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1806:	69 8d       	ldd	r22, Y+25	; 0x19
    1808:	7a 8d       	ldd	r23, Y+26	; 0x1a
    180a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    180c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    180e:	20 e0       	ldi	r18, 0x00	; 0
    1810:	30 e0       	ldi	r19, 0x00	; 0
    1812:	4a e7       	ldi	r20, 0x7A	; 122
    1814:	55 e4       	ldi	r21, 0x45	; 69
    1816:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    181a:	dc 01       	movw	r26, r24
    181c:	cb 01       	movw	r24, r22
    181e:	8d 8b       	std	Y+21, r24	; 0x15
    1820:	9e 8b       	std	Y+22, r25	; 0x16
    1822:	af 8b       	std	Y+23, r26	; 0x17
    1824:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1826:	6d 89       	ldd	r22, Y+21	; 0x15
    1828:	7e 89       	ldd	r23, Y+22	; 0x16
    182a:	8f 89       	ldd	r24, Y+23	; 0x17
    182c:	98 8d       	ldd	r25, Y+24	; 0x18
    182e:	20 e0       	ldi	r18, 0x00	; 0
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	40 e8       	ldi	r20, 0x80	; 128
    1834:	5f e3       	ldi	r21, 0x3F	; 63
    1836:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    183a:	88 23       	and	r24, r24
    183c:	2c f4       	brge	.+10     	; 0x1848 <EEPROM_ReadArray+0x90>
		__ticks = 1;
    183e:	81 e0       	ldi	r24, 0x01	; 1
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	9c 8b       	std	Y+20, r25	; 0x14
    1844:	8b 8b       	std	Y+19, r24	; 0x13
    1846:	3f c0       	rjmp	.+126    	; 0x18c6 <EEPROM_ReadArray+0x10e>
	else if (__tmp > 65535)
    1848:	6d 89       	ldd	r22, Y+21	; 0x15
    184a:	7e 89       	ldd	r23, Y+22	; 0x16
    184c:	8f 89       	ldd	r24, Y+23	; 0x17
    184e:	98 8d       	ldd	r25, Y+24	; 0x18
    1850:	20 e0       	ldi	r18, 0x00	; 0
    1852:	3f ef       	ldi	r19, 0xFF	; 255
    1854:	4f e7       	ldi	r20, 0x7F	; 127
    1856:	57 e4       	ldi	r21, 0x47	; 71
    1858:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    185c:	18 16       	cp	r1, r24
    185e:	4c f5       	brge	.+82     	; 0x18b2 <EEPROM_ReadArray+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1860:	69 8d       	ldd	r22, Y+25	; 0x19
    1862:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1864:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1866:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1868:	20 e0       	ldi	r18, 0x00	; 0
    186a:	30 e0       	ldi	r19, 0x00	; 0
    186c:	40 e2       	ldi	r20, 0x20	; 32
    186e:	51 e4       	ldi	r21, 0x41	; 65
    1870:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1874:	dc 01       	movw	r26, r24
    1876:	cb 01       	movw	r24, r22
    1878:	bc 01       	movw	r22, r24
    187a:	cd 01       	movw	r24, r26
    187c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1880:	dc 01       	movw	r26, r24
    1882:	cb 01       	movw	r24, r22
    1884:	9c 8b       	std	Y+20, r25	; 0x14
    1886:	8b 8b       	std	Y+19, r24	; 0x13
    1888:	0f c0       	rjmp	.+30     	; 0x18a8 <EEPROM_ReadArray+0xf0>
    188a:	80 e9       	ldi	r24, 0x90	; 144
    188c:	91 e0       	ldi	r25, 0x01	; 1
    188e:	9a 8b       	std	Y+18, r25	; 0x12
    1890:	89 8b       	std	Y+17, r24	; 0x11
    1892:	89 89       	ldd	r24, Y+17	; 0x11
    1894:	9a 89       	ldd	r25, Y+18	; 0x12
    1896:	01 97       	sbiw	r24, 0x01	; 1
    1898:	f1 f7       	brne	.-4      	; 0x1896 <EEPROM_ReadArray+0xde>
    189a:	9a 8b       	std	Y+18, r25	; 0x12
    189c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    189e:	8b 89       	ldd	r24, Y+19	; 0x13
    18a0:	9c 89       	ldd	r25, Y+20	; 0x14
    18a2:	01 97       	sbiw	r24, 0x01	; 1
    18a4:	9c 8b       	std	Y+20, r25	; 0x14
    18a6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18a8:	8b 89       	ldd	r24, Y+19	; 0x13
    18aa:	9c 89       	ldd	r25, Y+20	; 0x14
    18ac:	00 97       	sbiw	r24, 0x00	; 0
    18ae:	69 f7       	brne	.-38     	; 0x188a <EEPROM_ReadArray+0xd2>
    18b0:	14 c0       	rjmp	.+40     	; 0x18da <EEPROM_ReadArray+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18b2:	6d 89       	ldd	r22, Y+21	; 0x15
    18b4:	7e 89       	ldd	r23, Y+22	; 0x16
    18b6:	8f 89       	ldd	r24, Y+23	; 0x17
    18b8:	98 8d       	ldd	r25, Y+24	; 0x18
    18ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18be:	dc 01       	movw	r26, r24
    18c0:	cb 01       	movw	r24, r22
    18c2:	9c 8b       	std	Y+20, r25	; 0x14
    18c4:	8b 8b       	std	Y+19, r24	; 0x13
    18c6:	8b 89       	ldd	r24, Y+19	; 0x13
    18c8:	9c 89       	ldd	r25, Y+20	; 0x14
    18ca:	98 8b       	std	Y+16, r25	; 0x10
    18cc:	8f 87       	std	Y+15, r24	; 0x0f
    18ce:	8f 85       	ldd	r24, Y+15	; 0x0f
    18d0:	98 89       	ldd	r25, Y+16	; 0x10
    18d2:	01 97       	sbiw	r24, 0x01	; 1
    18d4:	f1 f7       	brne	.-4      	; 0x18d2 <EEPROM_ReadArray+0x11a>
    18d6:	98 8b       	std	Y+16, r25	; 0x10
    18d8:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(100);
		i++;
    18da:	8d 8d       	ldd	r24, Y+29	; 0x1d
    18dc:	8f 5f       	subi	r24, 0xFF	; 255
    18de:	8d 8f       	std	Y+29, r24	; 0x1d
	}while(Data[i-1] != '\0');
    18e0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    18e2:	88 2f       	mov	r24, r24
    18e4:	90 e0       	ldi	r25, 0x00	; 0
    18e6:	9c 01       	movw	r18, r24
    18e8:	21 50       	subi	r18, 0x01	; 1
    18ea:	30 40       	sbci	r19, 0x00	; 0
    18ec:	8f 8d       	ldd	r24, Y+31	; 0x1f
    18ee:	98 a1       	ldd	r25, Y+32	; 0x20
    18f0:	fc 01       	movw	r30, r24
    18f2:	e2 0f       	add	r30, r18
    18f4:	f3 1f       	adc	r31, r19
    18f6:	80 81       	ld	r24, Z
    18f8:	88 23       	and	r24, r24
    18fa:	09 f0       	breq	.+2      	; 0x18fe <EEPROM_ReadArray+0x146>
    18fc:	6d cf       	rjmp	.-294    	; 0x17d8 <EEPROM_ReadArray+0x20>
	Data[i]='\0';
    18fe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1900:	28 2f       	mov	r18, r24
    1902:	30 e0       	ldi	r19, 0x00	; 0
    1904:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1906:	98 a1       	ldd	r25, Y+32	; 0x20
    1908:	fc 01       	movw	r30, r24
    190a:	e2 0f       	add	r30, r18
    190c:	f3 1f       	adc	r31, r19
    190e:	10 82       	st	Z, r1
    1910:	80 e0       	ldi	r24, 0x00	; 0
    1912:	90 e0       	ldi	r25, 0x00	; 0
    1914:	a8 ec       	ldi	r26, 0xC8	; 200
    1916:	b2 e4       	ldi	r27, 0x42	; 66
    1918:	8b 87       	std	Y+11, r24	; 0x0b
    191a:	9c 87       	std	Y+12, r25	; 0x0c
    191c:	ad 87       	std	Y+13, r26	; 0x0d
    191e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1920:	6b 85       	ldd	r22, Y+11	; 0x0b
    1922:	7c 85       	ldd	r23, Y+12	; 0x0c
    1924:	8d 85       	ldd	r24, Y+13	; 0x0d
    1926:	9e 85       	ldd	r25, Y+14	; 0x0e
    1928:	20 e0       	ldi	r18, 0x00	; 0
    192a:	30 e0       	ldi	r19, 0x00	; 0
    192c:	4a e7       	ldi	r20, 0x7A	; 122
    192e:	55 e4       	ldi	r21, 0x45	; 69
    1930:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1934:	dc 01       	movw	r26, r24
    1936:	cb 01       	movw	r24, r22
    1938:	8f 83       	std	Y+7, r24	; 0x07
    193a:	98 87       	std	Y+8, r25	; 0x08
    193c:	a9 87       	std	Y+9, r26	; 0x09
    193e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1940:	6f 81       	ldd	r22, Y+7	; 0x07
    1942:	78 85       	ldd	r23, Y+8	; 0x08
    1944:	89 85       	ldd	r24, Y+9	; 0x09
    1946:	9a 85       	ldd	r25, Y+10	; 0x0a
    1948:	20 e0       	ldi	r18, 0x00	; 0
    194a:	30 e0       	ldi	r19, 0x00	; 0
    194c:	40 e8       	ldi	r20, 0x80	; 128
    194e:	5f e3       	ldi	r21, 0x3F	; 63
    1950:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1954:	88 23       	and	r24, r24
    1956:	2c f4       	brge	.+10     	; 0x1962 <EEPROM_ReadArray+0x1aa>
		__ticks = 1;
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	9e 83       	std	Y+6, r25	; 0x06
    195e:	8d 83       	std	Y+5, r24	; 0x05
    1960:	3f c0       	rjmp	.+126    	; 0x19e0 <EEPROM_ReadArray+0x228>
	else if (__tmp > 65535)
    1962:	6f 81       	ldd	r22, Y+7	; 0x07
    1964:	78 85       	ldd	r23, Y+8	; 0x08
    1966:	89 85       	ldd	r24, Y+9	; 0x09
    1968:	9a 85       	ldd	r25, Y+10	; 0x0a
    196a:	20 e0       	ldi	r18, 0x00	; 0
    196c:	3f ef       	ldi	r19, 0xFF	; 255
    196e:	4f e7       	ldi	r20, 0x7F	; 127
    1970:	57 e4       	ldi	r21, 0x47	; 71
    1972:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1976:	18 16       	cp	r1, r24
    1978:	4c f5       	brge	.+82     	; 0x19cc <EEPROM_ReadArray+0x214>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    197a:	6b 85       	ldd	r22, Y+11	; 0x0b
    197c:	7c 85       	ldd	r23, Y+12	; 0x0c
    197e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1980:	9e 85       	ldd	r25, Y+14	; 0x0e
    1982:	20 e0       	ldi	r18, 0x00	; 0
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	40 e2       	ldi	r20, 0x20	; 32
    1988:	51 e4       	ldi	r21, 0x41	; 65
    198a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    198e:	dc 01       	movw	r26, r24
    1990:	cb 01       	movw	r24, r22
    1992:	bc 01       	movw	r22, r24
    1994:	cd 01       	movw	r24, r26
    1996:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    199a:	dc 01       	movw	r26, r24
    199c:	cb 01       	movw	r24, r22
    199e:	9e 83       	std	Y+6, r25	; 0x06
    19a0:	8d 83       	std	Y+5, r24	; 0x05
    19a2:	0f c0       	rjmp	.+30     	; 0x19c2 <EEPROM_ReadArray+0x20a>
    19a4:	80 e9       	ldi	r24, 0x90	; 144
    19a6:	91 e0       	ldi	r25, 0x01	; 1
    19a8:	9c 83       	std	Y+4, r25	; 0x04
    19aa:	8b 83       	std	Y+3, r24	; 0x03
    19ac:	8b 81       	ldd	r24, Y+3	; 0x03
    19ae:	9c 81       	ldd	r25, Y+4	; 0x04
    19b0:	01 97       	sbiw	r24, 0x01	; 1
    19b2:	f1 f7       	brne	.-4      	; 0x19b0 <EEPROM_ReadArray+0x1f8>
    19b4:	9c 83       	std	Y+4, r25	; 0x04
    19b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19b8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ba:	9e 81       	ldd	r25, Y+6	; 0x06
    19bc:	01 97       	sbiw	r24, 0x01	; 1
    19be:	9e 83       	std	Y+6, r25	; 0x06
    19c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19c2:	8d 81       	ldd	r24, Y+5	; 0x05
    19c4:	9e 81       	ldd	r25, Y+6	; 0x06
    19c6:	00 97       	sbiw	r24, 0x00	; 0
    19c8:	69 f7       	brne	.-38     	; 0x19a4 <EEPROM_ReadArray+0x1ec>
    19ca:	14 c0       	rjmp	.+40     	; 0x19f4 <EEPROM_ReadArray+0x23c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19cc:	6f 81       	ldd	r22, Y+7	; 0x07
    19ce:	78 85       	ldd	r23, Y+8	; 0x08
    19d0:	89 85       	ldd	r24, Y+9	; 0x09
    19d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    19d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19d8:	dc 01       	movw	r26, r24
    19da:	cb 01       	movw	r24, r22
    19dc:	9e 83       	std	Y+6, r25	; 0x06
    19de:	8d 83       	std	Y+5, r24	; 0x05
    19e0:	8d 81       	ldd	r24, Y+5	; 0x05
    19e2:	9e 81       	ldd	r25, Y+6	; 0x06
    19e4:	9a 83       	std	Y+2, r25	; 0x02
    19e6:	89 83       	std	Y+1, r24	; 0x01
    19e8:	89 81       	ldd	r24, Y+1	; 0x01
    19ea:	9a 81       	ldd	r25, Y+2	; 0x02
    19ec:	01 97       	sbiw	r24, 0x01	; 1
    19ee:	f1 f7       	brne	.-4      	; 0x19ec <EEPROM_ReadArray+0x234>
    19f0:	9a 83       	std	Y+2, r25	; 0x02
    19f2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(100);
}
    19f4:	a0 96       	adiw	r28, 0x20	; 32
    19f6:	0f b6       	in	r0, 0x3f	; 63
    19f8:	f8 94       	cli
    19fa:	de bf       	out	0x3e, r29	; 62
    19fc:	0f be       	out	0x3f, r0	; 63
    19fe:	cd bf       	out	0x3d, r28	; 61
    1a00:	cf 91       	pop	r28
    1a02:	df 91       	pop	r29
    1a04:	1f 91       	pop	r17
    1a06:	0f 91       	pop	r16
    1a08:	08 95       	ret

00001a0a <I2C_InitMaster>:
#include "Dio_Reg.h"
#include "Dio_int.h"
#include "I2C_int.h"

void I2C_InitMaster(void)
{
    1a0a:	df 93       	push	r29
    1a0c:	cf 93       	push	r28
    1a0e:	cd b7       	in	r28, 0x3d	; 61
    1a10:	de b7       	in	r29, 0x3e	; 62
	//Clock Factor
	TWBR=10;
    1a12:	e0 e2       	ldi	r30, 0x20	; 32
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	8a e0       	ldi	r24, 0x0A	; 10
    1a18:	80 83       	st	Z, r24

	//Prescaler
	clr_bit(TWSR,0);
    1a1a:	a1 e2       	ldi	r26, 0x21	; 33
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e1 e2       	ldi	r30, 0x21	; 33
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	8e 7f       	andi	r24, 0xFE	; 254
    1a26:	8c 93       	st	X, r24
	clr_bit(TWSR,1);
    1a28:	a1 e2       	ldi	r26, 0x21	; 33
    1a2a:	b0 e0       	ldi	r27, 0x00	; 0
    1a2c:	e1 e2       	ldi	r30, 0x21	; 33
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	8d 7f       	andi	r24, 0xFD	; 253
    1a34:	8c 93       	st	X, r24

	//Enable ACK
	set_bit(TWCR,6);
    1a36:	a6 e5       	ldi	r26, 0x56	; 86
    1a38:	b0 e0       	ldi	r27, 0x00	; 0
    1a3a:	e6 e5       	ldi	r30, 0x56	; 86
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	80 81       	ld	r24, Z
    1a40:	80 64       	ori	r24, 0x40	; 64
    1a42:	8c 93       	st	X, r24

}
    1a44:	cf 91       	pop	r28
    1a46:	df 91       	pop	r29
    1a48:	08 95       	ret

00001a4a <I2C_InitSlave>:
void I2C_InitSlave(void)
{
    1a4a:	df 93       	push	r29
    1a4c:	cf 93       	push	r28
    1a4e:	cd b7       	in	r28, 0x3d	; 61
    1a50:	de b7       	in	r29, 0x3e	; 62
	//Set Slave Address
	TWAR=0x20;
    1a52:	e2 e2       	ldi	r30, 0x22	; 34
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 e2       	ldi	r24, 0x20	; 32
    1a58:	80 83       	st	Z, r24

	//Enable ACK
	set_bit(TWCR,6);
    1a5a:	a6 e5       	ldi	r26, 0x56	; 86
    1a5c:	b0 e0       	ldi	r27, 0x00	; 0
    1a5e:	e6 e5       	ldi	r30, 0x56	; 86
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	80 64       	ori	r24, 0x40	; 64
    1a66:	8c 93       	st	X, r24
}
    1a68:	cf 91       	pop	r28
    1a6a:	df 91       	pop	r29
    1a6c:	08 95       	ret

00001a6e <I2C_start>:
void I2C_start(void)
{
    1a6e:	df 93       	push	r29
    1a70:	cf 93       	push	r28
    1a72:	cd b7       	in	r28, 0x3d	; 61
    1a74:	de b7       	in	r29, 0x3e	; 62
	//Clear Flag
	//START Condition
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<5)|(1<<2);
    1a76:	e6 e5       	ldi	r30, 0x56	; 86
    1a78:	f0 e0       	ldi	r31, 0x00	; 0
    1a7a:	84 ea       	ldi	r24, 0xA4	; 164
    1a7c:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1a7e:	e6 e5       	ldi	r30, 0x56	; 86
    1a80:	f0 e0       	ldi	r31, 0x00	; 0
    1a82:	80 81       	ld	r24, Z
    1a84:	88 1f       	adc	r24, r24
    1a86:	88 27       	eor	r24, r24
    1a88:	88 1f       	adc	r24, r24
    1a8a:	81 30       	cpi	r24, 0x01	; 1
    1a8c:	c1 f7       	brne	.-16     	; 0x1a7e <I2C_start+0x10>

	//State start is ok
	while((TWSR & 0xF8)!=0x08);
    1a8e:	e1 e2       	ldi	r30, 0x21	; 33
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	88 2f       	mov	r24, r24
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	88 7f       	andi	r24, 0xF8	; 248
    1a9a:	90 70       	andi	r25, 0x00	; 0
    1a9c:	88 30       	cpi	r24, 0x08	; 8
    1a9e:	91 05       	cpc	r25, r1
    1aa0:	b1 f7       	brne	.-20     	; 0x1a8e <I2C_start+0x20>
}
    1aa2:	cf 91       	pop	r28
    1aa4:	df 91       	pop	r29
    1aa6:	08 95       	ret

00001aa8 <I2C_RepeatedStart>:

void I2C_RepeatedStart(void)
{
    1aa8:	df 93       	push	r29
    1aaa:	cf 93       	push	r28
    1aac:	cd b7       	in	r28, 0x3d	; 61
    1aae:	de b7       	in	r29, 0x3e	; 62
	//Clear Flag
	//START Condition
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<5)|(1<<2);
    1ab0:	e6 e5       	ldi	r30, 0x56	; 86
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	84 ea       	ldi	r24, 0xA4	; 164
    1ab6:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1ab8:	e6 e5       	ldi	r30, 0x56	; 86
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	88 1f       	adc	r24, r24
    1ac0:	88 27       	eor	r24, r24
    1ac2:	88 1f       	adc	r24, r24
    1ac4:	81 30       	cpi	r24, 0x01	; 1
    1ac6:	c1 f7       	brne	.-16     	; 0x1ab8 <I2C_RepeatedStart+0x10>

	//State Re_start is ok
	while((TWSR & 0xF8)!=0x10);
    1ac8:	e1 e2       	ldi	r30, 0x21	; 33
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	88 2f       	mov	r24, r24
    1ad0:	90 e0       	ldi	r25, 0x00	; 0
    1ad2:	88 7f       	andi	r24, 0xF8	; 248
    1ad4:	90 70       	andi	r25, 0x00	; 0
    1ad6:	80 31       	cpi	r24, 0x10	; 16
    1ad8:	91 05       	cpc	r25, r1
    1ada:	b1 f7       	brne	.-20     	; 0x1ac8 <I2C_RepeatedStart+0x20>
}
    1adc:	cf 91       	pop	r28
    1ade:	df 91       	pop	r29
    1ae0:	08 95       	ret

00001ae2 <I2C_stop>:
void I2C_stop(void)
{
    1ae2:	df 93       	push	r29
    1ae4:	cf 93       	push	r28
    1ae6:	cd b7       	in	r28, 0x3d	; 61
    1ae8:	de b7       	in	r29, 0x3e	; 62
	//Clear Flag
	//STOP Condition
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<2)|(1<<4);
    1aea:	e6 e5       	ldi	r30, 0x56	; 86
    1aec:	f0 e0       	ldi	r31, 0x00	; 0
    1aee:	84 e9       	ldi	r24, 0x94	; 148
    1af0:	80 83       	st	Z, r24
}
    1af2:	cf 91       	pop	r28
    1af4:	df 91       	pop	r29
    1af6:	08 95       	ret

00001af8 <I2C_SendSlaveAddress_Write>:
void I2C_SendSlaveAddress_Write(u8 Slave_Address)
{
    1af8:	df 93       	push	r29
    1afa:	cf 93       	push	r28
    1afc:	0f 92       	push	r0
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	89 83       	std	Y+1, r24	; 0x01
	//Send Address for Slave to write to it
	TWDR=Slave_Address;
    1b04:	e3 e2       	ldi	r30, 0x23	; 35
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	89 81       	ldd	r24, Y+1	; 0x01
    1b0a:	80 83       	st	Z, r24

	//Clear Flag
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<2);
    1b0c:	e6 e5       	ldi	r30, 0x56	; 86
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	84 e8       	ldi	r24, 0x84	; 132
    1b12:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1b14:	e6 e5       	ldi	r30, 0x56	; 86
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	80 81       	ld	r24, Z
    1b1a:	88 1f       	adc	r24, r24
    1b1c:	88 27       	eor	r24, r24
    1b1e:	88 1f       	adc	r24, r24
    1b20:	81 30       	cpi	r24, 0x01	; 1
    1b22:	c1 f7       	brne	.-16     	; 0x1b14 <I2C_SendSlaveAddress_Write+0x1c>

	//ACK Check
	while((TWSR & 0xF8)!=0x18);
    1b24:	e1 e2       	ldi	r30, 0x21	; 33
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	88 2f       	mov	r24, r24
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	88 7f       	andi	r24, 0xF8	; 248
    1b30:	90 70       	andi	r25, 0x00	; 0
    1b32:	88 31       	cpi	r24, 0x18	; 24
    1b34:	91 05       	cpc	r25, r1
    1b36:	b1 f7       	brne	.-20     	; 0x1b24 <I2C_SendSlaveAddress_Write+0x2c>
}
    1b38:	0f 90       	pop	r0
    1b3a:	cf 91       	pop	r28
    1b3c:	df 91       	pop	r29
    1b3e:	08 95       	ret

00001b40 <I2C_SendSlaveAddress_Read>:
void I2C_SendSlaveAddress_Read(u8 Slave_Address)
{
    1b40:	df 93       	push	r29
    1b42:	cf 93       	push	r28
    1b44:	0f 92       	push	r0
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
    1b4a:	89 83       	std	Y+1, r24	; 0x01
	//Send Address for Slave to write to it
	TWDR=Slave_Address;
    1b4c:	e3 e2       	ldi	r30, 0x23	; 35
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	80 83       	st	Z, r24

	//Clear Flag
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<2);
    1b54:	e6 e5       	ldi	r30, 0x56	; 86
    1b56:	f0 e0       	ldi	r31, 0x00	; 0
    1b58:	84 e8       	ldi	r24, 0x84	; 132
    1b5a:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1b5c:	e6 e5       	ldi	r30, 0x56	; 86
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	80 81       	ld	r24, Z
    1b62:	88 1f       	adc	r24, r24
    1b64:	88 27       	eor	r24, r24
    1b66:	88 1f       	adc	r24, r24
    1b68:	81 30       	cpi	r24, 0x01	; 1
    1b6a:	c1 f7       	brne	.-16     	; 0x1b5c <I2C_SendSlaveAddress_Read+0x1c>

	//ACK Check
	while((TWSR & 0xF8)!=0x40);
    1b6c:	e1 e2       	ldi	r30, 0x21	; 33
    1b6e:	f0 e0       	ldi	r31, 0x00	; 0
    1b70:	80 81       	ld	r24, Z
    1b72:	88 2f       	mov	r24, r24
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	88 7f       	andi	r24, 0xF8	; 248
    1b78:	90 70       	andi	r25, 0x00	; 0
    1b7a:	80 34       	cpi	r24, 0x40	; 64
    1b7c:	91 05       	cpc	r25, r1
    1b7e:	b1 f7       	brne	.-20     	; 0x1b6c <I2C_SendSlaveAddress_Read+0x2c>
}
    1b80:	0f 90       	pop	r0
    1b82:	cf 91       	pop	r28
    1b84:	df 91       	pop	r29
    1b86:	08 95       	ret

00001b88 <I2C_WriteByte>:
void I2C_WriteByte(u8 Data)
{
    1b88:	df 93       	push	r29
    1b8a:	cf 93       	push	r28
    1b8c:	0f 92       	push	r0
    1b8e:	cd b7       	in	r28, 0x3d	; 61
    1b90:	de b7       	in	r29, 0x3e	; 62
    1b92:	89 83       	std	Y+1, r24	; 0x01
	//Load Data
	TWDR=Data;
    1b94:	e3 e2       	ldi	r30, 0x23	; 35
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	89 81       	ldd	r24, Y+1	; 0x01
    1b9a:	80 83       	st	Z, r24

	//Clear Flag
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<2);
    1b9c:	e6 e5       	ldi	r30, 0x56	; 86
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	84 e8       	ldi	r24, 0x84	; 132
    1ba2:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1ba4:	e6 e5       	ldi	r30, 0x56	; 86
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	88 1f       	adc	r24, r24
    1bac:	88 27       	eor	r24, r24
    1bae:	88 1f       	adc	r24, r24
    1bb0:	81 30       	cpi	r24, 0x01	; 1
    1bb2:	c1 f7       	brne	.-16     	; 0x1ba4 <I2C_WriteByte+0x1c>

	//ACK Check
	while((TWSR & 0xF8)!=0x28);
    1bb4:	e1 e2       	ldi	r30, 0x21	; 33
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	80 81       	ld	r24, Z
    1bba:	88 2f       	mov	r24, r24
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	88 7f       	andi	r24, 0xF8	; 248
    1bc0:	90 70       	andi	r25, 0x00	; 0
    1bc2:	88 32       	cpi	r24, 0x28	; 40
    1bc4:	91 05       	cpc	r25, r1
    1bc6:	b1 f7       	brne	.-20     	; 0x1bb4 <I2C_WriteByte+0x2c>
}
    1bc8:	0f 90       	pop	r0
    1bca:	cf 91       	pop	r28
    1bcc:	df 91       	pop	r29
    1bce:	08 95       	ret

00001bd0 <I2C_ReadByte>:
u8 I2C_ReadByte(void)
{
    1bd0:	df 93       	push	r29
    1bd2:	cf 93       	push	r28
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
	//Clear Flag
	//TWI Enable Bit
	TWCR = (1<<7)|(1<<2);
    1bd8:	e6 e5       	ldi	r30, 0x56	; 86
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	84 e8       	ldi	r24, 0x84	; 132
    1bde:	80 83       	st	Z, r24

	//Wait For Flage
	while(get_bit(TWCR,7)!=1);
    1be0:	e6 e5       	ldi	r30, 0x56	; 86
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	88 1f       	adc	r24, r24
    1be8:	88 27       	eor	r24, r24
    1bea:	88 1f       	adc	r24, r24
    1bec:	81 30       	cpi	r24, 0x01	; 1
    1bee:	c1 f7       	brne	.-16     	; 0x1be0 <I2C_ReadByte+0x10>

	//ACK Check
	while((TWSR & 0xF8)!=0x58);
    1bf0:	e1 e2       	ldi	r30, 0x21	; 33
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	80 81       	ld	r24, Z
    1bf6:	88 2f       	mov	r24, r24
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	88 7f       	andi	r24, 0xF8	; 248
    1bfc:	90 70       	andi	r25, 0x00	; 0
    1bfe:	88 35       	cpi	r24, 0x58	; 88
    1c00:	91 05       	cpc	r25, r1
    1c02:	b1 f7       	brne	.-20     	; 0x1bf0 <I2C_ReadByte+0x20>

	//Get Data
	return TWDR;
    1c04:	e3 e2       	ldi	r30, 0x23	; 35
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
}
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	08 95       	ret

00001c10 <lcd_init>:
#include "DIO_Reg.h"
#include "Dio_Int.h"
#include"LCD_Int.h"
#include <avr/delay.h>

void lcd_init (void){
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
    1c18:	e8 97       	sbiw	r28, 0x38	; 56
    1c1a:	0f b6       	in	r0, 0x3f	; 63
    1c1c:	f8 94       	cli
    1c1e:	de bf       	out	0x3e, r29	; 62
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	cd bf       	out	0x3d, r28	; 61
	//control lines ____________________________________
	Dio_SetPinDirection(GroupB,PIN1,OUTPUT); // RS
    1c24:	81 e0       	ldi	r24, 0x01	; 1
    1c26:	61 e0       	ldi	r22, 0x01	; 1
    1c28:	41 e0       	ldi	r20, 0x01	; 1
    1c2a:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
	Dio_SetPinDirection(GroupB,PIN2,OUTPUT); // R\W
    1c2e:	81 e0       	ldi	r24, 0x01	; 1
    1c30:	62 e0       	ldi	r22, 0x02	; 2
    1c32:	41 e0       	ldi	r20, 0x01	; 1
    1c34:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
	Dio_SetPinDirection(GroupB,PIN3,OUTPUT); // enable
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	63 e0       	ldi	r22, 0x03	; 3
    1c3c:	41 e0       	ldi	r20, 0x01	; 1
    1c3e:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>

	// Data lines _____________________________________
	Dio_SetPinDirection(GroupA,PIN4,OUTPUT); // A4
    1c42:	80 e0       	ldi	r24, 0x00	; 0
    1c44:	64 e0       	ldi	r22, 0x04	; 4
    1c46:	41 e0       	ldi	r20, 0x01	; 1
    1c48:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
	Dio_SetPinDirection(GroupA,PIN5,OUTPUT); // A5
    1c4c:	80 e0       	ldi	r24, 0x00	; 0
    1c4e:	65 e0       	ldi	r22, 0x05	; 5
    1c50:	41 e0       	ldi	r20, 0x01	; 1
    1c52:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
	Dio_SetPinDirection(GroupA,PIN6,OUTPUT); // A6
    1c56:	80 e0       	ldi	r24, 0x00	; 0
    1c58:	66 e0       	ldi	r22, 0x06	; 6
    1c5a:	41 e0       	ldi	r20, 0x01	; 1
    1c5c:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
	Dio_SetPinDirection(GroupA,PIN7,OUTPUT); // A7
    1c60:	80 e0       	ldi	r24, 0x00	; 0
    1c62:	67 e0       	ldi	r22, 0x07	; 7
    1c64:	41 e0       	ldi	r20, 0x01	; 1
    1c66:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
    1c6a:	80 e0       	ldi	r24, 0x00	; 0
    1c6c:	90 e0       	ldi	r25, 0x00	; 0
    1c6e:	a8 e4       	ldi	r26, 0x48	; 72
    1c70:	b2 e4       	ldi	r27, 0x42	; 66
    1c72:	8d ab       	std	Y+53, r24	; 0x35
    1c74:	9e ab       	std	Y+54, r25	; 0x36
    1c76:	af ab       	std	Y+55, r26	; 0x37
    1c78:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c7a:	6d a9       	ldd	r22, Y+53	; 0x35
    1c7c:	7e a9       	ldd	r23, Y+54	; 0x36
    1c7e:	8f a9       	ldd	r24, Y+55	; 0x37
    1c80:	98 ad       	ldd	r25, Y+56	; 0x38
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	30 e0       	ldi	r19, 0x00	; 0
    1c86:	4a e7       	ldi	r20, 0x7A	; 122
    1c88:	55 e4       	ldi	r21, 0x45	; 69
    1c8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c8e:	dc 01       	movw	r26, r24
    1c90:	cb 01       	movw	r24, r22
    1c92:	89 ab       	std	Y+49, r24	; 0x31
    1c94:	9a ab       	std	Y+50, r25	; 0x32
    1c96:	ab ab       	std	Y+51, r26	; 0x33
    1c98:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1c9a:	69 a9       	ldd	r22, Y+49	; 0x31
    1c9c:	7a a9       	ldd	r23, Y+50	; 0x32
    1c9e:	8b a9       	ldd	r24, Y+51	; 0x33
    1ca0:	9c a9       	ldd	r25, Y+52	; 0x34
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	30 e0       	ldi	r19, 0x00	; 0
    1ca6:	40 e8       	ldi	r20, 0x80	; 128
    1ca8:	5f e3       	ldi	r21, 0x3F	; 63
    1caa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1cae:	88 23       	and	r24, r24
    1cb0:	2c f4       	brge	.+10     	; 0x1cbc <lcd_init+0xac>
		__ticks = 1;
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	98 ab       	std	Y+48, r25	; 0x30
    1cb8:	8f a7       	std	Y+47, r24	; 0x2f
    1cba:	3f c0       	rjmp	.+126    	; 0x1d3a <lcd_init+0x12a>
	else if (__tmp > 65535)
    1cbc:	69 a9       	ldd	r22, Y+49	; 0x31
    1cbe:	7a a9       	ldd	r23, Y+50	; 0x32
    1cc0:	8b a9       	ldd	r24, Y+51	; 0x33
    1cc2:	9c a9       	ldd	r25, Y+52	; 0x34
    1cc4:	20 e0       	ldi	r18, 0x00	; 0
    1cc6:	3f ef       	ldi	r19, 0xFF	; 255
    1cc8:	4f e7       	ldi	r20, 0x7F	; 127
    1cca:	57 e4       	ldi	r21, 0x47	; 71
    1ccc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cd0:	18 16       	cp	r1, r24
    1cd2:	4c f5       	brge	.+82     	; 0x1d26 <lcd_init+0x116>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cd4:	6d a9       	ldd	r22, Y+53	; 0x35
    1cd6:	7e a9       	ldd	r23, Y+54	; 0x36
    1cd8:	8f a9       	ldd	r24, Y+55	; 0x37
    1cda:	98 ad       	ldd	r25, Y+56	; 0x38
    1cdc:	20 e0       	ldi	r18, 0x00	; 0
    1cde:	30 e0       	ldi	r19, 0x00	; 0
    1ce0:	40 e2       	ldi	r20, 0x20	; 32
    1ce2:	51 e4       	ldi	r21, 0x41	; 65
    1ce4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ce8:	dc 01       	movw	r26, r24
    1cea:	cb 01       	movw	r24, r22
    1cec:	bc 01       	movw	r22, r24
    1cee:	cd 01       	movw	r24, r26
    1cf0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cf4:	dc 01       	movw	r26, r24
    1cf6:	cb 01       	movw	r24, r22
    1cf8:	98 ab       	std	Y+48, r25	; 0x30
    1cfa:	8f a7       	std	Y+47, r24	; 0x2f
    1cfc:	0f c0       	rjmp	.+30     	; 0x1d1c <lcd_init+0x10c>
    1cfe:	80 e9       	ldi	r24, 0x90	; 144
    1d00:	91 e0       	ldi	r25, 0x01	; 1
    1d02:	9e a7       	std	Y+46, r25	; 0x2e
    1d04:	8d a7       	std	Y+45, r24	; 0x2d
    1d06:	8d a5       	ldd	r24, Y+45	; 0x2d
    1d08:	9e a5       	ldd	r25, Y+46	; 0x2e
    1d0a:	01 97       	sbiw	r24, 0x01	; 1
    1d0c:	f1 f7       	brne	.-4      	; 0x1d0a <lcd_init+0xfa>
    1d0e:	9e a7       	std	Y+46, r25	; 0x2e
    1d10:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d12:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d14:	98 a9       	ldd	r25, Y+48	; 0x30
    1d16:	01 97       	sbiw	r24, 0x01	; 1
    1d18:	98 ab       	std	Y+48, r25	; 0x30
    1d1a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d1c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d1e:	98 a9       	ldd	r25, Y+48	; 0x30
    1d20:	00 97       	sbiw	r24, 0x00	; 0
    1d22:	69 f7       	brne	.-38     	; 0x1cfe <lcd_init+0xee>
    1d24:	14 c0       	rjmp	.+40     	; 0x1d4e <lcd_init+0x13e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d26:	69 a9       	ldd	r22, Y+49	; 0x31
    1d28:	7a a9       	ldd	r23, Y+50	; 0x32
    1d2a:	8b a9       	ldd	r24, Y+51	; 0x33
    1d2c:	9c a9       	ldd	r25, Y+52	; 0x34
    1d2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d32:	dc 01       	movw	r26, r24
    1d34:	cb 01       	movw	r24, r22
    1d36:	98 ab       	std	Y+48, r25	; 0x30
    1d38:	8f a7       	std	Y+47, r24	; 0x2f
    1d3a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d3c:	98 a9       	ldd	r25, Y+48	; 0x30
    1d3e:	9c a7       	std	Y+44, r25	; 0x2c
    1d40:	8b a7       	std	Y+43, r24	; 0x2b
    1d42:	8b a5       	ldd	r24, Y+43	; 0x2b
    1d44:	9c a5       	ldd	r25, Y+44	; 0x2c
    1d46:	01 97       	sbiw	r24, 0x01	; 1
    1d48:	f1 f7       	brne	.-4      	; 0x1d46 <lcd_init+0x136>
    1d4a:	9c a7       	std	Y+44, r25	; 0x2c
    1d4c:	8b a7       	std	Y+43, r24	; 0x2b

	//steps _______________
	_delay_ms(50);
	// function set
	lcd_write_command(0x02);
    1d4e:	82 e0       	ldi	r24, 0x02	; 2
    1d50:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>
	lcd_write_command(0x2c);
    1d54:	8c e2       	ldi	r24, 0x2C	; 44
    1d56:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	a0 e8       	ldi	r26, 0x80	; 128
    1d60:	bf e3       	ldi	r27, 0x3F	; 63
    1d62:	8f a3       	std	Y+39, r24	; 0x27
    1d64:	98 a7       	std	Y+40, r25	; 0x28
    1d66:	a9 a7       	std	Y+41, r26	; 0x29
    1d68:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d6a:	6f a1       	ldd	r22, Y+39	; 0x27
    1d6c:	78 a5       	ldd	r23, Y+40	; 0x28
    1d6e:	89 a5       	ldd	r24, Y+41	; 0x29
    1d70:	9a a5       	ldd	r25, Y+42	; 0x2a
    1d72:	20 e0       	ldi	r18, 0x00	; 0
    1d74:	30 e0       	ldi	r19, 0x00	; 0
    1d76:	4a e7       	ldi	r20, 0x7A	; 122
    1d78:	55 e4       	ldi	r21, 0x45	; 69
    1d7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d7e:	dc 01       	movw	r26, r24
    1d80:	cb 01       	movw	r24, r22
    1d82:	8b a3       	std	Y+35, r24	; 0x23
    1d84:	9c a3       	std	Y+36, r25	; 0x24
    1d86:	ad a3       	std	Y+37, r26	; 0x25
    1d88:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1d8a:	6b a1       	ldd	r22, Y+35	; 0x23
    1d8c:	7c a1       	ldd	r23, Y+36	; 0x24
    1d8e:	8d a1       	ldd	r24, Y+37	; 0x25
    1d90:	9e a1       	ldd	r25, Y+38	; 0x26
    1d92:	20 e0       	ldi	r18, 0x00	; 0
    1d94:	30 e0       	ldi	r19, 0x00	; 0
    1d96:	40 e8       	ldi	r20, 0x80	; 128
    1d98:	5f e3       	ldi	r21, 0x3F	; 63
    1d9a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d9e:	88 23       	and	r24, r24
    1da0:	2c f4       	brge	.+10     	; 0x1dac <lcd_init+0x19c>
		__ticks = 1;
    1da2:	81 e0       	ldi	r24, 0x01	; 1
    1da4:	90 e0       	ldi	r25, 0x00	; 0
    1da6:	9a a3       	std	Y+34, r25	; 0x22
    1da8:	89 a3       	std	Y+33, r24	; 0x21
    1daa:	3f c0       	rjmp	.+126    	; 0x1e2a <lcd_init+0x21a>
	else if (__tmp > 65535)
    1dac:	6b a1       	ldd	r22, Y+35	; 0x23
    1dae:	7c a1       	ldd	r23, Y+36	; 0x24
    1db0:	8d a1       	ldd	r24, Y+37	; 0x25
    1db2:	9e a1       	ldd	r25, Y+38	; 0x26
    1db4:	20 e0       	ldi	r18, 0x00	; 0
    1db6:	3f ef       	ldi	r19, 0xFF	; 255
    1db8:	4f e7       	ldi	r20, 0x7F	; 127
    1dba:	57 e4       	ldi	r21, 0x47	; 71
    1dbc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1dc0:	18 16       	cp	r1, r24
    1dc2:	4c f5       	brge	.+82     	; 0x1e16 <lcd_init+0x206>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dc4:	6f a1       	ldd	r22, Y+39	; 0x27
    1dc6:	78 a5       	ldd	r23, Y+40	; 0x28
    1dc8:	89 a5       	ldd	r24, Y+41	; 0x29
    1dca:	9a a5       	ldd	r25, Y+42	; 0x2a
    1dcc:	20 e0       	ldi	r18, 0x00	; 0
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	40 e2       	ldi	r20, 0x20	; 32
    1dd2:	51 e4       	ldi	r21, 0x41	; 65
    1dd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd8:	dc 01       	movw	r26, r24
    1dda:	cb 01       	movw	r24, r22
    1ddc:	bc 01       	movw	r22, r24
    1dde:	cd 01       	movw	r24, r26
    1de0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1de4:	dc 01       	movw	r26, r24
    1de6:	cb 01       	movw	r24, r22
    1de8:	9a a3       	std	Y+34, r25	; 0x22
    1dea:	89 a3       	std	Y+33, r24	; 0x21
    1dec:	0f c0       	rjmp	.+30     	; 0x1e0c <lcd_init+0x1fc>
    1dee:	80 e9       	ldi	r24, 0x90	; 144
    1df0:	91 e0       	ldi	r25, 0x01	; 1
    1df2:	98 a3       	std	Y+32, r25	; 0x20
    1df4:	8f 8f       	std	Y+31, r24	; 0x1f
    1df6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1df8:	98 a1       	ldd	r25, Y+32	; 0x20
    1dfa:	01 97       	sbiw	r24, 0x01	; 1
    1dfc:	f1 f7       	brne	.-4      	; 0x1dfa <lcd_init+0x1ea>
    1dfe:	98 a3       	std	Y+32, r25	; 0x20
    1e00:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e02:	89 a1       	ldd	r24, Y+33	; 0x21
    1e04:	9a a1       	ldd	r25, Y+34	; 0x22
    1e06:	01 97       	sbiw	r24, 0x01	; 1
    1e08:	9a a3       	std	Y+34, r25	; 0x22
    1e0a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e0c:	89 a1       	ldd	r24, Y+33	; 0x21
    1e0e:	9a a1       	ldd	r25, Y+34	; 0x22
    1e10:	00 97       	sbiw	r24, 0x00	; 0
    1e12:	69 f7       	brne	.-38     	; 0x1dee <lcd_init+0x1de>
    1e14:	14 c0       	rjmp	.+40     	; 0x1e3e <lcd_init+0x22e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e16:	6b a1       	ldd	r22, Y+35	; 0x23
    1e18:	7c a1       	ldd	r23, Y+36	; 0x24
    1e1a:	8d a1       	ldd	r24, Y+37	; 0x25
    1e1c:	9e a1       	ldd	r25, Y+38	; 0x26
    1e1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e22:	dc 01       	movw	r26, r24
    1e24:	cb 01       	movw	r24, r22
    1e26:	9a a3       	std	Y+34, r25	; 0x22
    1e28:	89 a3       	std	Y+33, r24	; 0x21
    1e2a:	89 a1       	ldd	r24, Y+33	; 0x21
    1e2c:	9a a1       	ldd	r25, Y+34	; 0x22
    1e2e:	9e 8f       	std	Y+30, r25	; 0x1e
    1e30:	8d 8f       	std	Y+29, r24	; 0x1d
    1e32:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e34:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1e36:	01 97       	sbiw	r24, 0x01	; 1
    1e38:	f1 f7       	brne	.-4      	; 0x1e36 <lcd_init+0x226>
    1e3a:	9e 8f       	std	Y+30, r25	; 0x1e
    1e3c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	// display on\off control
	lcd_write_command(0x0c); // d=1 , c=1 , b=1
    1e3e:	8c e0       	ldi	r24, 0x0C	; 12
    1e40:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>
    1e44:	80 e0       	ldi	r24, 0x00	; 0
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	a0 e8       	ldi	r26, 0x80	; 128
    1e4a:	bf e3       	ldi	r27, 0x3F	; 63
    1e4c:	89 8f       	std	Y+25, r24	; 0x19
    1e4e:	9a 8f       	std	Y+26, r25	; 0x1a
    1e50:	ab 8f       	std	Y+27, r26	; 0x1b
    1e52:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e54:	69 8d       	ldd	r22, Y+25	; 0x19
    1e56:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1e58:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1e5a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1e5c:	20 e0       	ldi	r18, 0x00	; 0
    1e5e:	30 e0       	ldi	r19, 0x00	; 0
    1e60:	4a e7       	ldi	r20, 0x7A	; 122
    1e62:	55 e4       	ldi	r21, 0x45	; 69
    1e64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e68:	dc 01       	movw	r26, r24
    1e6a:	cb 01       	movw	r24, r22
    1e6c:	8d 8b       	std	Y+21, r24	; 0x15
    1e6e:	9e 8b       	std	Y+22, r25	; 0x16
    1e70:	af 8b       	std	Y+23, r26	; 0x17
    1e72:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1e74:	6d 89       	ldd	r22, Y+21	; 0x15
    1e76:	7e 89       	ldd	r23, Y+22	; 0x16
    1e78:	8f 89       	ldd	r24, Y+23	; 0x17
    1e7a:	98 8d       	ldd	r25, Y+24	; 0x18
    1e7c:	20 e0       	ldi	r18, 0x00	; 0
    1e7e:	30 e0       	ldi	r19, 0x00	; 0
    1e80:	40 e8       	ldi	r20, 0x80	; 128
    1e82:	5f e3       	ldi	r21, 0x3F	; 63
    1e84:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e88:	88 23       	and	r24, r24
    1e8a:	2c f4       	brge	.+10     	; 0x1e96 <lcd_init+0x286>
		__ticks = 1;
    1e8c:	81 e0       	ldi	r24, 0x01	; 1
    1e8e:	90 e0       	ldi	r25, 0x00	; 0
    1e90:	9c 8b       	std	Y+20, r25	; 0x14
    1e92:	8b 8b       	std	Y+19, r24	; 0x13
    1e94:	3f c0       	rjmp	.+126    	; 0x1f14 <lcd_init+0x304>
	else if (__tmp > 65535)
    1e96:	6d 89       	ldd	r22, Y+21	; 0x15
    1e98:	7e 89       	ldd	r23, Y+22	; 0x16
    1e9a:	8f 89       	ldd	r24, Y+23	; 0x17
    1e9c:	98 8d       	ldd	r25, Y+24	; 0x18
    1e9e:	20 e0       	ldi	r18, 0x00	; 0
    1ea0:	3f ef       	ldi	r19, 0xFF	; 255
    1ea2:	4f e7       	ldi	r20, 0x7F	; 127
    1ea4:	57 e4       	ldi	r21, 0x47	; 71
    1ea6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1eaa:	18 16       	cp	r1, r24
    1eac:	4c f5       	brge	.+82     	; 0x1f00 <lcd_init+0x2f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eae:	69 8d       	ldd	r22, Y+25	; 0x19
    1eb0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1eb2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1eb4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1eb6:	20 e0       	ldi	r18, 0x00	; 0
    1eb8:	30 e0       	ldi	r19, 0x00	; 0
    1eba:	40 e2       	ldi	r20, 0x20	; 32
    1ebc:	51 e4       	ldi	r21, 0x41	; 65
    1ebe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ec2:	dc 01       	movw	r26, r24
    1ec4:	cb 01       	movw	r24, r22
    1ec6:	bc 01       	movw	r22, r24
    1ec8:	cd 01       	movw	r24, r26
    1eca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ece:	dc 01       	movw	r26, r24
    1ed0:	cb 01       	movw	r24, r22
    1ed2:	9c 8b       	std	Y+20, r25	; 0x14
    1ed4:	8b 8b       	std	Y+19, r24	; 0x13
    1ed6:	0f c0       	rjmp	.+30     	; 0x1ef6 <lcd_init+0x2e6>
    1ed8:	80 e9       	ldi	r24, 0x90	; 144
    1eda:	91 e0       	ldi	r25, 0x01	; 1
    1edc:	9a 8b       	std	Y+18, r25	; 0x12
    1ede:	89 8b       	std	Y+17, r24	; 0x11
    1ee0:	89 89       	ldd	r24, Y+17	; 0x11
    1ee2:	9a 89       	ldd	r25, Y+18	; 0x12
    1ee4:	01 97       	sbiw	r24, 0x01	; 1
    1ee6:	f1 f7       	brne	.-4      	; 0x1ee4 <lcd_init+0x2d4>
    1ee8:	9a 8b       	std	Y+18, r25	; 0x12
    1eea:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eec:	8b 89       	ldd	r24, Y+19	; 0x13
    1eee:	9c 89       	ldd	r25, Y+20	; 0x14
    1ef0:	01 97       	sbiw	r24, 0x01	; 1
    1ef2:	9c 8b       	std	Y+20, r25	; 0x14
    1ef4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1ef6:	8b 89       	ldd	r24, Y+19	; 0x13
    1ef8:	9c 89       	ldd	r25, Y+20	; 0x14
    1efa:	00 97       	sbiw	r24, 0x00	; 0
    1efc:	69 f7       	brne	.-38     	; 0x1ed8 <lcd_init+0x2c8>
    1efe:	14 c0       	rjmp	.+40     	; 0x1f28 <lcd_init+0x318>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f00:	6d 89       	ldd	r22, Y+21	; 0x15
    1f02:	7e 89       	ldd	r23, Y+22	; 0x16
    1f04:	8f 89       	ldd	r24, Y+23	; 0x17
    1f06:	98 8d       	ldd	r25, Y+24	; 0x18
    1f08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f0c:	dc 01       	movw	r26, r24
    1f0e:	cb 01       	movw	r24, r22
    1f10:	9c 8b       	std	Y+20, r25	; 0x14
    1f12:	8b 8b       	std	Y+19, r24	; 0x13
    1f14:	8b 89       	ldd	r24, Y+19	; 0x13
    1f16:	9c 89       	ldd	r25, Y+20	; 0x14
    1f18:	98 8b       	std	Y+16, r25	; 0x10
    1f1a:	8f 87       	std	Y+15, r24	; 0x0f
    1f1c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f1e:	98 89       	ldd	r25, Y+16	; 0x10
    1f20:	01 97       	sbiw	r24, 0x01	; 1
    1f22:	f1 f7       	brne	.-4      	; 0x1f20 <lcd_init+0x310>
    1f24:	98 8b       	std	Y+16, r25	; 0x10
    1f26:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	// clear
	lcd_write_command(0x01);
    1f28:	81 e0       	ldi	r24, 0x01	; 1
    1f2a:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>
    1f2e:	80 e0       	ldi	r24, 0x00	; 0
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	a0 e0       	ldi	r26, 0x00	; 0
    1f34:	b0 e4       	ldi	r27, 0x40	; 64
    1f36:	8b 87       	std	Y+11, r24	; 0x0b
    1f38:	9c 87       	std	Y+12, r25	; 0x0c
    1f3a:	ad 87       	std	Y+13, r26	; 0x0d
    1f3c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f3e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f40:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f42:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f44:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f46:	20 e0       	ldi	r18, 0x00	; 0
    1f48:	30 e0       	ldi	r19, 0x00	; 0
    1f4a:	4a e7       	ldi	r20, 0x7A	; 122
    1f4c:	55 e4       	ldi	r21, 0x45	; 69
    1f4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f52:	dc 01       	movw	r26, r24
    1f54:	cb 01       	movw	r24, r22
    1f56:	8f 83       	std	Y+7, r24	; 0x07
    1f58:	98 87       	std	Y+8, r25	; 0x08
    1f5a:	a9 87       	std	Y+9, r26	; 0x09
    1f5c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f5e:	6f 81       	ldd	r22, Y+7	; 0x07
    1f60:	78 85       	ldd	r23, Y+8	; 0x08
    1f62:	89 85       	ldd	r24, Y+9	; 0x09
    1f64:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	30 e0       	ldi	r19, 0x00	; 0
    1f6a:	40 e8       	ldi	r20, 0x80	; 128
    1f6c:	5f e3       	ldi	r21, 0x3F	; 63
    1f6e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f72:	88 23       	and	r24, r24
    1f74:	2c f4       	brge	.+10     	; 0x1f80 <lcd_init+0x370>
		__ticks = 1;
    1f76:	81 e0       	ldi	r24, 0x01	; 1
    1f78:	90 e0       	ldi	r25, 0x00	; 0
    1f7a:	9e 83       	std	Y+6, r25	; 0x06
    1f7c:	8d 83       	std	Y+5, r24	; 0x05
    1f7e:	3f c0       	rjmp	.+126    	; 0x1ffe <lcd_init+0x3ee>
	else if (__tmp > 65535)
    1f80:	6f 81       	ldd	r22, Y+7	; 0x07
    1f82:	78 85       	ldd	r23, Y+8	; 0x08
    1f84:	89 85       	ldd	r24, Y+9	; 0x09
    1f86:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f88:	20 e0       	ldi	r18, 0x00	; 0
    1f8a:	3f ef       	ldi	r19, 0xFF	; 255
    1f8c:	4f e7       	ldi	r20, 0x7F	; 127
    1f8e:	57 e4       	ldi	r21, 0x47	; 71
    1f90:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f94:	18 16       	cp	r1, r24
    1f96:	4c f5       	brge	.+82     	; 0x1fea <lcd_init+0x3da>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f98:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f9a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f9c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f9e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa0:	20 e0       	ldi	r18, 0x00	; 0
    1fa2:	30 e0       	ldi	r19, 0x00	; 0
    1fa4:	40 e2       	ldi	r20, 0x20	; 32
    1fa6:	51 e4       	ldi	r21, 0x41	; 65
    1fa8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fac:	dc 01       	movw	r26, r24
    1fae:	cb 01       	movw	r24, r22
    1fb0:	bc 01       	movw	r22, r24
    1fb2:	cd 01       	movw	r24, r26
    1fb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb8:	dc 01       	movw	r26, r24
    1fba:	cb 01       	movw	r24, r22
    1fbc:	9e 83       	std	Y+6, r25	; 0x06
    1fbe:	8d 83       	std	Y+5, r24	; 0x05
    1fc0:	0f c0       	rjmp	.+30     	; 0x1fe0 <lcd_init+0x3d0>
    1fc2:	80 e9       	ldi	r24, 0x90	; 144
    1fc4:	91 e0       	ldi	r25, 0x01	; 1
    1fc6:	9c 83       	std	Y+4, r25	; 0x04
    1fc8:	8b 83       	std	Y+3, r24	; 0x03
    1fca:	8b 81       	ldd	r24, Y+3	; 0x03
    1fcc:	9c 81       	ldd	r25, Y+4	; 0x04
    1fce:	01 97       	sbiw	r24, 0x01	; 1
    1fd0:	f1 f7       	brne	.-4      	; 0x1fce <lcd_init+0x3be>
    1fd2:	9c 83       	std	Y+4, r25	; 0x04
    1fd4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fd6:	8d 81       	ldd	r24, Y+5	; 0x05
    1fd8:	9e 81       	ldd	r25, Y+6	; 0x06
    1fda:	01 97       	sbiw	r24, 0x01	; 1
    1fdc:	9e 83       	std	Y+6, r25	; 0x06
    1fde:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fe0:	8d 81       	ldd	r24, Y+5	; 0x05
    1fe2:	9e 81       	ldd	r25, Y+6	; 0x06
    1fe4:	00 97       	sbiw	r24, 0x00	; 0
    1fe6:	69 f7       	brne	.-38     	; 0x1fc2 <lcd_init+0x3b2>
    1fe8:	14 c0       	rjmp	.+40     	; 0x2012 <lcd_init+0x402>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fea:	6f 81       	ldd	r22, Y+7	; 0x07
    1fec:	78 85       	ldd	r23, Y+8	; 0x08
    1fee:	89 85       	ldd	r24, Y+9	; 0x09
    1ff0:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ff2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ff6:	dc 01       	movw	r26, r24
    1ff8:	cb 01       	movw	r24, r22
    1ffa:	9e 83       	std	Y+6, r25	; 0x06
    1ffc:	8d 83       	std	Y+5, r24	; 0x05
    1ffe:	8d 81       	ldd	r24, Y+5	; 0x05
    2000:	9e 81       	ldd	r25, Y+6	; 0x06
    2002:	9a 83       	std	Y+2, r25	; 0x02
    2004:	89 83       	std	Y+1, r24	; 0x01
    2006:	89 81       	ldd	r24, Y+1	; 0x01
    2008:	9a 81       	ldd	r25, Y+2	; 0x02
    200a:	01 97       	sbiw	r24, 0x01	; 1
    200c:	f1 f7       	brne	.-4      	; 0x200a <lcd_init+0x3fa>
    200e:	9a 83       	std	Y+2, r25	; 0x02
    2010:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	// entry mode set
	lcd_write_command(0x06);
    2012:	86 e0       	ldi	r24, 0x06	; 6
    2014:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>



}
    2018:	e8 96       	adiw	r28, 0x38	; 56
    201a:	0f b6       	in	r0, 0x3f	; 63
    201c:	f8 94       	cli
    201e:	de bf       	out	0x3e, r29	; 62
    2020:	0f be       	out	0x3f, r0	; 63
    2022:	cd bf       	out	0x3d, r28	; 61
    2024:	cf 91       	pop	r28
    2026:	df 91       	pop	r29
    2028:	08 95       	ret

0000202a <lcd_write_command>:

void lcd_write_command (u8 command){
    202a:	df 93       	push	r29
    202c:	cf 93       	push	r28
    202e:	cd b7       	in	r28, 0x3d	; 61
    2030:	de b7       	in	r29, 0x3e	; 62
    2032:	6d 97       	sbiw	r28, 0x1d	; 29
    2034:	0f b6       	in	r0, 0x3f	; 63
    2036:	f8 94       	cli
    2038:	de bf       	out	0x3e, r29	; 62
    203a:	0f be       	out	0x3f, r0	; 63
    203c:	cd bf       	out	0x3d, r28	; 61
    203e:	8d 8f       	std	Y+29, r24	; 0x1d
	Dio_SetPinValue(GroupB,PIN2,LOW); // R\W --> write
    2040:	81 e0       	ldi	r24, 0x01	; 1
    2042:	62 e0       	ldi	r22, 0x02	; 2
    2044:	40 e0       	ldi	r20, 0x00	; 0
    2046:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	Dio_SetPinValue(GroupB,PIN1,LOW); // RS --> command = zero
    204a:	81 e0       	ldi	r24, 0x01	; 1
    204c:	61 e0       	ldi	r22, 0x01	; 1
    204e:	40 e0       	ldi	r20, 0x00	; 0
    2050:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	// write command on data pins _____________________
	PORTA = (PORTA & 0x0f) | (command & 0xf0); // for the first number of command
    2054:	ab e3       	ldi	r26, 0x3B	; 59
    2056:	b0 e0       	ldi	r27, 0x00	; 0
    2058:	eb e3       	ldi	r30, 0x3B	; 59
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	80 81       	ld	r24, Z
    205e:	98 2f       	mov	r25, r24
    2060:	9f 70       	andi	r25, 0x0F	; 15
    2062:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2064:	80 7f       	andi	r24, 0xF0	; 240
    2066:	89 2b       	or	r24, r25
    2068:	8c 93       	st	X, r24
	Dio_SetPinValue(GroupB,PIN3,HIGH); //enable
    206a:	81 e0       	ldi	r24, 0x01	; 1
    206c:	63 e0       	ldi	r22, 0x03	; 3
    206e:	41 e0       	ldi	r20, 0x01	; 1
    2070:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    2074:	80 e0       	ldi	r24, 0x00	; 0
    2076:	90 e0       	ldi	r25, 0x00	; 0
    2078:	a0 e0       	ldi	r26, 0x00	; 0
    207a:	b0 e4       	ldi	r27, 0x40	; 64
    207c:	89 8f       	std	Y+25, r24	; 0x19
    207e:	9a 8f       	std	Y+26, r25	; 0x1a
    2080:	ab 8f       	std	Y+27, r26	; 0x1b
    2082:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2084:	69 8d       	ldd	r22, Y+25	; 0x19
    2086:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2088:	8b 8d       	ldd	r24, Y+27	; 0x1b
    208a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    208c:	20 e0       	ldi	r18, 0x00	; 0
    208e:	30 e0       	ldi	r19, 0x00	; 0
    2090:	4a e7       	ldi	r20, 0x7A	; 122
    2092:	55 e4       	ldi	r21, 0x45	; 69
    2094:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2098:	dc 01       	movw	r26, r24
    209a:	cb 01       	movw	r24, r22
    209c:	8d 8b       	std	Y+21, r24	; 0x15
    209e:	9e 8b       	std	Y+22, r25	; 0x16
    20a0:	af 8b       	std	Y+23, r26	; 0x17
    20a2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    20a4:	6d 89       	ldd	r22, Y+21	; 0x15
    20a6:	7e 89       	ldd	r23, Y+22	; 0x16
    20a8:	8f 89       	ldd	r24, Y+23	; 0x17
    20aa:	98 8d       	ldd	r25, Y+24	; 0x18
    20ac:	20 e0       	ldi	r18, 0x00	; 0
    20ae:	30 e0       	ldi	r19, 0x00	; 0
    20b0:	40 e8       	ldi	r20, 0x80	; 128
    20b2:	5f e3       	ldi	r21, 0x3F	; 63
    20b4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20b8:	88 23       	and	r24, r24
    20ba:	2c f4       	brge	.+10     	; 0x20c6 <lcd_write_command+0x9c>
		__ticks = 1;
    20bc:	81 e0       	ldi	r24, 0x01	; 1
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	9c 8b       	std	Y+20, r25	; 0x14
    20c2:	8b 8b       	std	Y+19, r24	; 0x13
    20c4:	3f c0       	rjmp	.+126    	; 0x2144 <lcd_write_command+0x11a>
	else if (__tmp > 65535)
    20c6:	6d 89       	ldd	r22, Y+21	; 0x15
    20c8:	7e 89       	ldd	r23, Y+22	; 0x16
    20ca:	8f 89       	ldd	r24, Y+23	; 0x17
    20cc:	98 8d       	ldd	r25, Y+24	; 0x18
    20ce:	20 e0       	ldi	r18, 0x00	; 0
    20d0:	3f ef       	ldi	r19, 0xFF	; 255
    20d2:	4f e7       	ldi	r20, 0x7F	; 127
    20d4:	57 e4       	ldi	r21, 0x47	; 71
    20d6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20da:	18 16       	cp	r1, r24
    20dc:	4c f5       	brge	.+82     	; 0x2130 <lcd_write_command+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20de:	69 8d       	ldd	r22, Y+25	; 0x19
    20e0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20e2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20e4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20e6:	20 e0       	ldi	r18, 0x00	; 0
    20e8:	30 e0       	ldi	r19, 0x00	; 0
    20ea:	40 e2       	ldi	r20, 0x20	; 32
    20ec:	51 e4       	ldi	r21, 0x41	; 65
    20ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20f2:	dc 01       	movw	r26, r24
    20f4:	cb 01       	movw	r24, r22
    20f6:	bc 01       	movw	r22, r24
    20f8:	cd 01       	movw	r24, r26
    20fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20fe:	dc 01       	movw	r26, r24
    2100:	cb 01       	movw	r24, r22
    2102:	9c 8b       	std	Y+20, r25	; 0x14
    2104:	8b 8b       	std	Y+19, r24	; 0x13
    2106:	0f c0       	rjmp	.+30     	; 0x2126 <lcd_write_command+0xfc>
    2108:	80 e9       	ldi	r24, 0x90	; 144
    210a:	91 e0       	ldi	r25, 0x01	; 1
    210c:	9a 8b       	std	Y+18, r25	; 0x12
    210e:	89 8b       	std	Y+17, r24	; 0x11
    2110:	89 89       	ldd	r24, Y+17	; 0x11
    2112:	9a 89       	ldd	r25, Y+18	; 0x12
    2114:	01 97       	sbiw	r24, 0x01	; 1
    2116:	f1 f7       	brne	.-4      	; 0x2114 <lcd_write_command+0xea>
    2118:	9a 8b       	std	Y+18, r25	; 0x12
    211a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    211c:	8b 89       	ldd	r24, Y+19	; 0x13
    211e:	9c 89       	ldd	r25, Y+20	; 0x14
    2120:	01 97       	sbiw	r24, 0x01	; 1
    2122:	9c 8b       	std	Y+20, r25	; 0x14
    2124:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2126:	8b 89       	ldd	r24, Y+19	; 0x13
    2128:	9c 89       	ldd	r25, Y+20	; 0x14
    212a:	00 97       	sbiw	r24, 0x00	; 0
    212c:	69 f7       	brne	.-38     	; 0x2108 <lcd_write_command+0xde>
    212e:	14 c0       	rjmp	.+40     	; 0x2158 <lcd_write_command+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2130:	6d 89       	ldd	r22, Y+21	; 0x15
    2132:	7e 89       	ldd	r23, Y+22	; 0x16
    2134:	8f 89       	ldd	r24, Y+23	; 0x17
    2136:	98 8d       	ldd	r25, Y+24	; 0x18
    2138:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    213c:	dc 01       	movw	r26, r24
    213e:	cb 01       	movw	r24, r22
    2140:	9c 8b       	std	Y+20, r25	; 0x14
    2142:	8b 8b       	std	Y+19, r24	; 0x13
    2144:	8b 89       	ldd	r24, Y+19	; 0x13
    2146:	9c 89       	ldd	r25, Y+20	; 0x14
    2148:	98 8b       	std	Y+16, r25	; 0x10
    214a:	8f 87       	std	Y+15, r24	; 0x0f
    214c:	8f 85       	ldd	r24, Y+15	; 0x0f
    214e:	98 89       	ldd	r25, Y+16	; 0x10
    2150:	01 97       	sbiw	r24, 0x01	; 1
    2152:	f1 f7       	brne	.-4      	; 0x2150 <lcd_write_command+0x126>
    2154:	98 8b       	std	Y+16, r25	; 0x10
    2156:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	Dio_SetPinValue(GroupB,PIN3,LOW);
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	63 e0       	ldi	r22, 0x03	; 3
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	PORTA = (PORTA & 0x0f) | ((command<<4) & 0xf0); // for the second number of command
    2162:	ab e3       	ldi	r26, 0x3B	; 59
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	eb e3       	ldi	r30, 0x3B	; 59
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	28 2f       	mov	r18, r24
    216e:	2f 70       	andi	r18, 0x0F	; 15
    2170:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2172:	88 2f       	mov	r24, r24
    2174:	90 e0       	ldi	r25, 0x00	; 0
    2176:	82 95       	swap	r24
    2178:	92 95       	swap	r25
    217a:	90 7f       	andi	r25, 0xF0	; 240
    217c:	98 27       	eor	r25, r24
    217e:	80 7f       	andi	r24, 0xF0	; 240
    2180:	98 27       	eor	r25, r24
    2182:	82 2b       	or	r24, r18
    2184:	8c 93       	st	X, r24
	//enable pin
	Dio_SetPinValue(GroupB,PIN3,HIGH); // enable
    2186:	81 e0       	ldi	r24, 0x01	; 1
    2188:	63 e0       	ldi	r22, 0x03	; 3
    218a:	41 e0       	ldi	r20, 0x01	; 1
    218c:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    2190:	80 e0       	ldi	r24, 0x00	; 0
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	a0 e0       	ldi	r26, 0x00	; 0
    2196:	b0 e4       	ldi	r27, 0x40	; 64
    2198:	8b 87       	std	Y+11, r24	; 0x0b
    219a:	9c 87       	std	Y+12, r25	; 0x0c
    219c:	ad 87       	std	Y+13, r26	; 0x0d
    219e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    21a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    21a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    21a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    21a8:	20 e0       	ldi	r18, 0x00	; 0
    21aa:	30 e0       	ldi	r19, 0x00	; 0
    21ac:	4a e7       	ldi	r20, 0x7A	; 122
    21ae:	55 e4       	ldi	r21, 0x45	; 69
    21b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21b4:	dc 01       	movw	r26, r24
    21b6:	cb 01       	movw	r24, r22
    21b8:	8f 83       	std	Y+7, r24	; 0x07
    21ba:	98 87       	std	Y+8, r25	; 0x08
    21bc:	a9 87       	std	Y+9, r26	; 0x09
    21be:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21c0:	6f 81       	ldd	r22, Y+7	; 0x07
    21c2:	78 85       	ldd	r23, Y+8	; 0x08
    21c4:	89 85       	ldd	r24, Y+9	; 0x09
    21c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	40 e8       	ldi	r20, 0x80	; 128
    21ce:	5f e3       	ldi	r21, 0x3F	; 63
    21d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21d4:	88 23       	and	r24, r24
    21d6:	2c f4       	brge	.+10     	; 0x21e2 <lcd_write_command+0x1b8>
		__ticks = 1;
    21d8:	81 e0       	ldi	r24, 0x01	; 1
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	9e 83       	std	Y+6, r25	; 0x06
    21de:	8d 83       	std	Y+5, r24	; 0x05
    21e0:	3f c0       	rjmp	.+126    	; 0x2260 <lcd_write_command+0x236>
	else if (__tmp > 65535)
    21e2:	6f 81       	ldd	r22, Y+7	; 0x07
    21e4:	78 85       	ldd	r23, Y+8	; 0x08
    21e6:	89 85       	ldd	r24, Y+9	; 0x09
    21e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    21ea:	20 e0       	ldi	r18, 0x00	; 0
    21ec:	3f ef       	ldi	r19, 0xFF	; 255
    21ee:	4f e7       	ldi	r20, 0x7F	; 127
    21f0:	57 e4       	ldi	r21, 0x47	; 71
    21f2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21f6:	18 16       	cp	r1, r24
    21f8:	4c f5       	brge	.+82     	; 0x224c <lcd_write_command+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21fa:	6b 85       	ldd	r22, Y+11	; 0x0b
    21fc:	7c 85       	ldd	r23, Y+12	; 0x0c
    21fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2200:	9e 85       	ldd	r25, Y+14	; 0x0e
    2202:	20 e0       	ldi	r18, 0x00	; 0
    2204:	30 e0       	ldi	r19, 0x00	; 0
    2206:	40 e2       	ldi	r20, 0x20	; 32
    2208:	51 e4       	ldi	r21, 0x41	; 65
    220a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    220e:	dc 01       	movw	r26, r24
    2210:	cb 01       	movw	r24, r22
    2212:	bc 01       	movw	r22, r24
    2214:	cd 01       	movw	r24, r26
    2216:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    221a:	dc 01       	movw	r26, r24
    221c:	cb 01       	movw	r24, r22
    221e:	9e 83       	std	Y+6, r25	; 0x06
    2220:	8d 83       	std	Y+5, r24	; 0x05
    2222:	0f c0       	rjmp	.+30     	; 0x2242 <lcd_write_command+0x218>
    2224:	80 e9       	ldi	r24, 0x90	; 144
    2226:	91 e0       	ldi	r25, 0x01	; 1
    2228:	9c 83       	std	Y+4, r25	; 0x04
    222a:	8b 83       	std	Y+3, r24	; 0x03
    222c:	8b 81       	ldd	r24, Y+3	; 0x03
    222e:	9c 81       	ldd	r25, Y+4	; 0x04
    2230:	01 97       	sbiw	r24, 0x01	; 1
    2232:	f1 f7       	brne	.-4      	; 0x2230 <lcd_write_command+0x206>
    2234:	9c 83       	std	Y+4, r25	; 0x04
    2236:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2238:	8d 81       	ldd	r24, Y+5	; 0x05
    223a:	9e 81       	ldd	r25, Y+6	; 0x06
    223c:	01 97       	sbiw	r24, 0x01	; 1
    223e:	9e 83       	std	Y+6, r25	; 0x06
    2240:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2242:	8d 81       	ldd	r24, Y+5	; 0x05
    2244:	9e 81       	ldd	r25, Y+6	; 0x06
    2246:	00 97       	sbiw	r24, 0x00	; 0
    2248:	69 f7       	brne	.-38     	; 0x2224 <lcd_write_command+0x1fa>
    224a:	14 c0       	rjmp	.+40     	; 0x2274 <lcd_write_command+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    224c:	6f 81       	ldd	r22, Y+7	; 0x07
    224e:	78 85       	ldd	r23, Y+8	; 0x08
    2250:	89 85       	ldd	r24, Y+9	; 0x09
    2252:	9a 85       	ldd	r25, Y+10	; 0x0a
    2254:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2258:	dc 01       	movw	r26, r24
    225a:	cb 01       	movw	r24, r22
    225c:	9e 83       	std	Y+6, r25	; 0x06
    225e:	8d 83       	std	Y+5, r24	; 0x05
    2260:	8d 81       	ldd	r24, Y+5	; 0x05
    2262:	9e 81       	ldd	r25, Y+6	; 0x06
    2264:	9a 83       	std	Y+2, r25	; 0x02
    2266:	89 83       	std	Y+1, r24	; 0x01
    2268:	89 81       	ldd	r24, Y+1	; 0x01
    226a:	9a 81       	ldd	r25, Y+2	; 0x02
    226c:	01 97       	sbiw	r24, 0x01	; 1
    226e:	f1 f7       	brne	.-4      	; 0x226c <lcd_write_command+0x242>
    2270:	9a 83       	std	Y+2, r25	; 0x02
    2272:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	Dio_SetPinValue(GroupB,PIN3,LOW);
    2274:	81 e0       	ldi	r24, 0x01	; 1
    2276:	63 e0       	ldi	r22, 0x03	; 3
    2278:	40 e0       	ldi	r20, 0x00	; 0
    227a:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>


}
    227e:	6d 96       	adiw	r28, 0x1d	; 29
    2280:	0f b6       	in	r0, 0x3f	; 63
    2282:	f8 94       	cli
    2284:	de bf       	out	0x3e, r29	; 62
    2286:	0f be       	out	0x3f, r0	; 63
    2288:	cd bf       	out	0x3d, r28	; 61
    228a:	cf 91       	pop	r28
    228c:	df 91       	pop	r29
    228e:	08 95       	ret

00002290 <lcd_write_data>:

void lcd_write_data (u8 data){
    2290:	df 93       	push	r29
    2292:	cf 93       	push	r28
    2294:	cd b7       	in	r28, 0x3d	; 61
    2296:	de b7       	in	r29, 0x3e	; 62
    2298:	6d 97       	sbiw	r28, 0x1d	; 29
    229a:	0f b6       	in	r0, 0x3f	; 63
    229c:	f8 94       	cli
    229e:	de bf       	out	0x3e, r29	; 62
    22a0:	0f be       	out	0x3f, r0	; 63
    22a2:	cd bf       	out	0x3d, r28	; 61
    22a4:	8d 8f       	std	Y+29, r24	; 0x1d
	Dio_SetPinValue(GroupB,PIN2,LOW); // R\W --> write
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	62 e0       	ldi	r22, 0x02	; 2
    22aa:	40 e0       	ldi	r20, 0x00	; 0
    22ac:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	Dio_SetPinValue(GroupB,PIN1,HIGH); // RS --> data = 1 ;
    22b0:	81 e0       	ldi	r24, 0x01	; 1
    22b2:	61 e0       	ldi	r22, 0x01	; 1
    22b4:	41 e0       	ldi	r20, 0x01	; 1
    22b6:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	// write command on data pins _____________________
	PORTA = (PORTA & 0x0f) | (data & 0xf0); // for the first number of command
    22ba:	ab e3       	ldi	r26, 0x3B	; 59
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	eb e3       	ldi	r30, 0x3B	; 59
    22c0:	f0 e0       	ldi	r31, 0x00	; 0
    22c2:	80 81       	ld	r24, Z
    22c4:	98 2f       	mov	r25, r24
    22c6:	9f 70       	andi	r25, 0x0F	; 15
    22c8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    22ca:	80 7f       	andi	r24, 0xF0	; 240
    22cc:	89 2b       	or	r24, r25
    22ce:	8c 93       	st	X, r24
	Dio_SetPinValue(GroupB,PIN3,HIGH); //enable
    22d0:	81 e0       	ldi	r24, 0x01	; 1
    22d2:	63 e0       	ldi	r22, 0x03	; 3
    22d4:	41 e0       	ldi	r20, 0x01	; 1
    22d6:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    22da:	80 e0       	ldi	r24, 0x00	; 0
    22dc:	90 e0       	ldi	r25, 0x00	; 0
    22de:	a0 e0       	ldi	r26, 0x00	; 0
    22e0:	b0 e4       	ldi	r27, 0x40	; 64
    22e2:	89 8f       	std	Y+25, r24	; 0x19
    22e4:	9a 8f       	std	Y+26, r25	; 0x1a
    22e6:	ab 8f       	std	Y+27, r26	; 0x1b
    22e8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22ea:	69 8d       	ldd	r22, Y+25	; 0x19
    22ec:	7a 8d       	ldd	r23, Y+26	; 0x1a
    22ee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    22f0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    22f2:	20 e0       	ldi	r18, 0x00	; 0
    22f4:	30 e0       	ldi	r19, 0x00	; 0
    22f6:	4a e7       	ldi	r20, 0x7A	; 122
    22f8:	55 e4       	ldi	r21, 0x45	; 69
    22fa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22fe:	dc 01       	movw	r26, r24
    2300:	cb 01       	movw	r24, r22
    2302:	8d 8b       	std	Y+21, r24	; 0x15
    2304:	9e 8b       	std	Y+22, r25	; 0x16
    2306:	af 8b       	std	Y+23, r26	; 0x17
    2308:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    230a:	6d 89       	ldd	r22, Y+21	; 0x15
    230c:	7e 89       	ldd	r23, Y+22	; 0x16
    230e:	8f 89       	ldd	r24, Y+23	; 0x17
    2310:	98 8d       	ldd	r25, Y+24	; 0x18
    2312:	20 e0       	ldi	r18, 0x00	; 0
    2314:	30 e0       	ldi	r19, 0x00	; 0
    2316:	40 e8       	ldi	r20, 0x80	; 128
    2318:	5f e3       	ldi	r21, 0x3F	; 63
    231a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    231e:	88 23       	and	r24, r24
    2320:	2c f4       	brge	.+10     	; 0x232c <lcd_write_data+0x9c>
		__ticks = 1;
    2322:	81 e0       	ldi	r24, 0x01	; 1
    2324:	90 e0       	ldi	r25, 0x00	; 0
    2326:	9c 8b       	std	Y+20, r25	; 0x14
    2328:	8b 8b       	std	Y+19, r24	; 0x13
    232a:	3f c0       	rjmp	.+126    	; 0x23aa <lcd_write_data+0x11a>
	else if (__tmp > 65535)
    232c:	6d 89       	ldd	r22, Y+21	; 0x15
    232e:	7e 89       	ldd	r23, Y+22	; 0x16
    2330:	8f 89       	ldd	r24, Y+23	; 0x17
    2332:	98 8d       	ldd	r25, Y+24	; 0x18
    2334:	20 e0       	ldi	r18, 0x00	; 0
    2336:	3f ef       	ldi	r19, 0xFF	; 255
    2338:	4f e7       	ldi	r20, 0x7F	; 127
    233a:	57 e4       	ldi	r21, 0x47	; 71
    233c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2340:	18 16       	cp	r1, r24
    2342:	4c f5       	brge	.+82     	; 0x2396 <lcd_write_data+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2344:	69 8d       	ldd	r22, Y+25	; 0x19
    2346:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2348:	8b 8d       	ldd	r24, Y+27	; 0x1b
    234a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    234c:	20 e0       	ldi	r18, 0x00	; 0
    234e:	30 e0       	ldi	r19, 0x00	; 0
    2350:	40 e2       	ldi	r20, 0x20	; 32
    2352:	51 e4       	ldi	r21, 0x41	; 65
    2354:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2358:	dc 01       	movw	r26, r24
    235a:	cb 01       	movw	r24, r22
    235c:	bc 01       	movw	r22, r24
    235e:	cd 01       	movw	r24, r26
    2360:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2364:	dc 01       	movw	r26, r24
    2366:	cb 01       	movw	r24, r22
    2368:	9c 8b       	std	Y+20, r25	; 0x14
    236a:	8b 8b       	std	Y+19, r24	; 0x13
    236c:	0f c0       	rjmp	.+30     	; 0x238c <lcd_write_data+0xfc>
    236e:	80 e9       	ldi	r24, 0x90	; 144
    2370:	91 e0       	ldi	r25, 0x01	; 1
    2372:	9a 8b       	std	Y+18, r25	; 0x12
    2374:	89 8b       	std	Y+17, r24	; 0x11
    2376:	89 89       	ldd	r24, Y+17	; 0x11
    2378:	9a 89       	ldd	r25, Y+18	; 0x12
    237a:	01 97       	sbiw	r24, 0x01	; 1
    237c:	f1 f7       	brne	.-4      	; 0x237a <lcd_write_data+0xea>
    237e:	9a 8b       	std	Y+18, r25	; 0x12
    2380:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2382:	8b 89       	ldd	r24, Y+19	; 0x13
    2384:	9c 89       	ldd	r25, Y+20	; 0x14
    2386:	01 97       	sbiw	r24, 0x01	; 1
    2388:	9c 8b       	std	Y+20, r25	; 0x14
    238a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    238c:	8b 89       	ldd	r24, Y+19	; 0x13
    238e:	9c 89       	ldd	r25, Y+20	; 0x14
    2390:	00 97       	sbiw	r24, 0x00	; 0
    2392:	69 f7       	brne	.-38     	; 0x236e <lcd_write_data+0xde>
    2394:	14 c0       	rjmp	.+40     	; 0x23be <lcd_write_data+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2396:	6d 89       	ldd	r22, Y+21	; 0x15
    2398:	7e 89       	ldd	r23, Y+22	; 0x16
    239a:	8f 89       	ldd	r24, Y+23	; 0x17
    239c:	98 8d       	ldd	r25, Y+24	; 0x18
    239e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23a2:	dc 01       	movw	r26, r24
    23a4:	cb 01       	movw	r24, r22
    23a6:	9c 8b       	std	Y+20, r25	; 0x14
    23a8:	8b 8b       	std	Y+19, r24	; 0x13
    23aa:	8b 89       	ldd	r24, Y+19	; 0x13
    23ac:	9c 89       	ldd	r25, Y+20	; 0x14
    23ae:	98 8b       	std	Y+16, r25	; 0x10
    23b0:	8f 87       	std	Y+15, r24	; 0x0f
    23b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    23b4:	98 89       	ldd	r25, Y+16	; 0x10
    23b6:	01 97       	sbiw	r24, 0x01	; 1
    23b8:	f1 f7       	brne	.-4      	; 0x23b6 <lcd_write_data+0x126>
    23ba:	98 8b       	std	Y+16, r25	; 0x10
    23bc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	Dio_SetPinValue(GroupB,PIN3,LOW);
    23be:	81 e0       	ldi	r24, 0x01	; 1
    23c0:	63 e0       	ldi	r22, 0x03	; 3
    23c2:	40 e0       	ldi	r20, 0x00	; 0
    23c4:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	PORTA = (PORTA & 0x0f) | ((data<<4) & 0xf0); // for the second number of command
    23c8:	ab e3       	ldi	r26, 0x3B	; 59
    23ca:	b0 e0       	ldi	r27, 0x00	; 0
    23cc:	eb e3       	ldi	r30, 0x3B	; 59
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	80 81       	ld	r24, Z
    23d2:	28 2f       	mov	r18, r24
    23d4:	2f 70       	andi	r18, 0x0F	; 15
    23d6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    23d8:	88 2f       	mov	r24, r24
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	82 95       	swap	r24
    23de:	92 95       	swap	r25
    23e0:	90 7f       	andi	r25, 0xF0	; 240
    23e2:	98 27       	eor	r25, r24
    23e4:	80 7f       	andi	r24, 0xF0	; 240
    23e6:	98 27       	eor	r25, r24
    23e8:	82 2b       	or	r24, r18
    23ea:	8c 93       	st	X, r24
	//enable pin
	Dio_SetPinValue(GroupB,PIN3,HIGH); // enable
    23ec:	81 e0       	ldi	r24, 0x01	; 1
    23ee:	63 e0       	ldi	r22, 0x03	; 3
    23f0:	41 e0       	ldi	r20, 0x01	; 1
    23f2:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    23f6:	80 e0       	ldi	r24, 0x00	; 0
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	a0 e0       	ldi	r26, 0x00	; 0
    23fc:	b0 e4       	ldi	r27, 0x40	; 64
    23fe:	8b 87       	std	Y+11, r24	; 0x0b
    2400:	9c 87       	std	Y+12, r25	; 0x0c
    2402:	ad 87       	std	Y+13, r26	; 0x0d
    2404:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2406:	6b 85       	ldd	r22, Y+11	; 0x0b
    2408:	7c 85       	ldd	r23, Y+12	; 0x0c
    240a:	8d 85       	ldd	r24, Y+13	; 0x0d
    240c:	9e 85       	ldd	r25, Y+14	; 0x0e
    240e:	20 e0       	ldi	r18, 0x00	; 0
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	4a e7       	ldi	r20, 0x7A	; 122
    2414:	55 e4       	ldi	r21, 0x45	; 69
    2416:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    241a:	dc 01       	movw	r26, r24
    241c:	cb 01       	movw	r24, r22
    241e:	8f 83       	std	Y+7, r24	; 0x07
    2420:	98 87       	std	Y+8, r25	; 0x08
    2422:	a9 87       	std	Y+9, r26	; 0x09
    2424:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2426:	6f 81       	ldd	r22, Y+7	; 0x07
    2428:	78 85       	ldd	r23, Y+8	; 0x08
    242a:	89 85       	ldd	r24, Y+9	; 0x09
    242c:	9a 85       	ldd	r25, Y+10	; 0x0a
    242e:	20 e0       	ldi	r18, 0x00	; 0
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	40 e8       	ldi	r20, 0x80	; 128
    2434:	5f e3       	ldi	r21, 0x3F	; 63
    2436:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    243a:	88 23       	and	r24, r24
    243c:	2c f4       	brge	.+10     	; 0x2448 <lcd_write_data+0x1b8>
		__ticks = 1;
    243e:	81 e0       	ldi	r24, 0x01	; 1
    2440:	90 e0       	ldi	r25, 0x00	; 0
    2442:	9e 83       	std	Y+6, r25	; 0x06
    2444:	8d 83       	std	Y+5, r24	; 0x05
    2446:	3f c0       	rjmp	.+126    	; 0x24c6 <lcd_write_data+0x236>
	else if (__tmp > 65535)
    2448:	6f 81       	ldd	r22, Y+7	; 0x07
    244a:	78 85       	ldd	r23, Y+8	; 0x08
    244c:	89 85       	ldd	r24, Y+9	; 0x09
    244e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2450:	20 e0       	ldi	r18, 0x00	; 0
    2452:	3f ef       	ldi	r19, 0xFF	; 255
    2454:	4f e7       	ldi	r20, 0x7F	; 127
    2456:	57 e4       	ldi	r21, 0x47	; 71
    2458:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    245c:	18 16       	cp	r1, r24
    245e:	4c f5       	brge	.+82     	; 0x24b2 <lcd_write_data+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2460:	6b 85       	ldd	r22, Y+11	; 0x0b
    2462:	7c 85       	ldd	r23, Y+12	; 0x0c
    2464:	8d 85       	ldd	r24, Y+13	; 0x0d
    2466:	9e 85       	ldd	r25, Y+14	; 0x0e
    2468:	20 e0       	ldi	r18, 0x00	; 0
    246a:	30 e0       	ldi	r19, 0x00	; 0
    246c:	40 e2       	ldi	r20, 0x20	; 32
    246e:	51 e4       	ldi	r21, 0x41	; 65
    2470:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2474:	dc 01       	movw	r26, r24
    2476:	cb 01       	movw	r24, r22
    2478:	bc 01       	movw	r22, r24
    247a:	cd 01       	movw	r24, r26
    247c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2480:	dc 01       	movw	r26, r24
    2482:	cb 01       	movw	r24, r22
    2484:	9e 83       	std	Y+6, r25	; 0x06
    2486:	8d 83       	std	Y+5, r24	; 0x05
    2488:	0f c0       	rjmp	.+30     	; 0x24a8 <lcd_write_data+0x218>
    248a:	80 e9       	ldi	r24, 0x90	; 144
    248c:	91 e0       	ldi	r25, 0x01	; 1
    248e:	9c 83       	std	Y+4, r25	; 0x04
    2490:	8b 83       	std	Y+3, r24	; 0x03
    2492:	8b 81       	ldd	r24, Y+3	; 0x03
    2494:	9c 81       	ldd	r25, Y+4	; 0x04
    2496:	01 97       	sbiw	r24, 0x01	; 1
    2498:	f1 f7       	brne	.-4      	; 0x2496 <lcd_write_data+0x206>
    249a:	9c 83       	std	Y+4, r25	; 0x04
    249c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    249e:	8d 81       	ldd	r24, Y+5	; 0x05
    24a0:	9e 81       	ldd	r25, Y+6	; 0x06
    24a2:	01 97       	sbiw	r24, 0x01	; 1
    24a4:	9e 83       	std	Y+6, r25	; 0x06
    24a6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24a8:	8d 81       	ldd	r24, Y+5	; 0x05
    24aa:	9e 81       	ldd	r25, Y+6	; 0x06
    24ac:	00 97       	sbiw	r24, 0x00	; 0
    24ae:	69 f7       	brne	.-38     	; 0x248a <lcd_write_data+0x1fa>
    24b0:	14 c0       	rjmp	.+40     	; 0x24da <lcd_write_data+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24b2:	6f 81       	ldd	r22, Y+7	; 0x07
    24b4:	78 85       	ldd	r23, Y+8	; 0x08
    24b6:	89 85       	ldd	r24, Y+9	; 0x09
    24b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    24ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24be:	dc 01       	movw	r26, r24
    24c0:	cb 01       	movw	r24, r22
    24c2:	9e 83       	std	Y+6, r25	; 0x06
    24c4:	8d 83       	std	Y+5, r24	; 0x05
    24c6:	8d 81       	ldd	r24, Y+5	; 0x05
    24c8:	9e 81       	ldd	r25, Y+6	; 0x06
    24ca:	9a 83       	std	Y+2, r25	; 0x02
    24cc:	89 83       	std	Y+1, r24	; 0x01
    24ce:	89 81       	ldd	r24, Y+1	; 0x01
    24d0:	9a 81       	ldd	r25, Y+2	; 0x02
    24d2:	01 97       	sbiw	r24, 0x01	; 1
    24d4:	f1 f7       	brne	.-4      	; 0x24d2 <lcd_write_data+0x242>
    24d6:	9a 83       	std	Y+2, r25	; 0x02
    24d8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	Dio_SetPinValue(GroupB,PIN3,LOW);
    24da:	81 e0       	ldi	r24, 0x01	; 1
    24dc:	63 e0       	ldi	r22, 0x03	; 3
    24de:	40 e0       	ldi	r20, 0x00	; 0
    24e0:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>


}
    24e4:	6d 96       	adiw	r28, 0x1d	; 29
    24e6:	0f b6       	in	r0, 0x3f	; 63
    24e8:	f8 94       	cli
    24ea:	de bf       	out	0x3e, r29	; 62
    24ec:	0f be       	out	0x3f, r0	; 63
    24ee:	cd bf       	out	0x3d, r28	; 61
    24f0:	cf 91       	pop	r28
    24f2:	df 91       	pop	r29
    24f4:	08 95       	ret

000024f6 <lcd_writeword>:
void lcd_writeword (u8 arr[])
{
    24f6:	df 93       	push	r29
    24f8:	cf 93       	push	r28
    24fa:	00 d0       	rcall	.+0      	; 0x24fc <lcd_writeword+0x6>
    24fc:	00 d0       	rcall	.+0      	; 0x24fe <lcd_writeword+0x8>
    24fe:	cd b7       	in	r28, 0x3d	; 61
    2500:	de b7       	in	r29, 0x3e	; 62
    2502:	9c 83       	std	Y+4, r25	; 0x04
    2504:	8b 83       	std	Y+3, r24	; 0x03
	for(int i=0;i<16;i++)
    2506:	1a 82       	std	Y+2, r1	; 0x02
    2508:	19 82       	std	Y+1, r1	; 0x01
    250a:	19 c0       	rjmp	.+50     	; 0x253e <lcd_writeword+0x48>
	{
		if(arr[i]!='\0')
    250c:	29 81       	ldd	r18, Y+1	; 0x01
    250e:	3a 81       	ldd	r19, Y+2	; 0x02
    2510:	8b 81       	ldd	r24, Y+3	; 0x03
    2512:	9c 81       	ldd	r25, Y+4	; 0x04
    2514:	fc 01       	movw	r30, r24
    2516:	e2 0f       	add	r30, r18
    2518:	f3 1f       	adc	r31, r19
    251a:	80 81       	ld	r24, Z
    251c:	88 23       	and	r24, r24
    251e:	a1 f0       	breq	.+40     	; 0x2548 <lcd_writeword+0x52>
		{
			lcd_write_data(arr[i]);
    2520:	29 81       	ldd	r18, Y+1	; 0x01
    2522:	3a 81       	ldd	r19, Y+2	; 0x02
    2524:	8b 81       	ldd	r24, Y+3	; 0x03
    2526:	9c 81       	ldd	r25, Y+4	; 0x04
    2528:	fc 01       	movw	r30, r24
    252a:	e2 0f       	add	r30, r18
    252c:	f3 1f       	adc	r31, r19
    252e:	80 81       	ld	r24, Z
    2530:	0e 94 48 11 	call	0x2290	; 0x2290 <lcd_write_data>


}
void lcd_writeword (u8 arr[])
{
	for(int i=0;i<16;i++)
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	9a 81       	ldd	r25, Y+2	; 0x02
    2538:	01 96       	adiw	r24, 0x01	; 1
    253a:	9a 83       	std	Y+2, r25	; 0x02
    253c:	89 83       	std	Y+1, r24	; 0x01
    253e:	89 81       	ldd	r24, Y+1	; 0x01
    2540:	9a 81       	ldd	r25, Y+2	; 0x02
    2542:	80 31       	cpi	r24, 0x10	; 16
    2544:	91 05       	cpc	r25, r1
    2546:	14 f3       	brlt	.-60     	; 0x250c <lcd_writeword+0x16>
		else
		{
			break;
		}
	}
}
    2548:	0f 90       	pop	r0
    254a:	0f 90       	pop	r0
    254c:	0f 90       	pop	r0
    254e:	0f 90       	pop	r0
    2550:	cf 91       	pop	r28
    2552:	df 91       	pop	r29
    2554:	08 95       	ret

00002556 <lcd_print_number>:
void lcd_print_number(u32 num)
{
    2556:	df 93       	push	r29
    2558:	cf 93       	push	r28
    255a:	cd b7       	in	r28, 0x3d	; 61
    255c:	de b7       	in	r29, 0x3e	; 62
    255e:	a4 97       	sbiw	r28, 0x24	; 36
    2560:	0f b6       	in	r0, 0x3f	; 63
    2562:	f8 94       	cli
    2564:	de bf       	out	0x3e, r29	; 62
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	cd bf       	out	0x3d, r28	; 61
    256a:	69 a3       	std	Y+33, r22	; 0x21
    256c:	7a a3       	std	Y+34, r23	; 0x22
    256e:	8b a3       	std	Y+35, r24	; 0x23
    2570:	9c a3       	std	Y+36, r25	; 0x24
	u32 string[8];
	itoa(num,string,10);
    2572:	89 a1       	ldd	r24, Y+33	; 0x21
    2574:	9a a1       	ldd	r25, Y+34	; 0x22
    2576:	9e 01       	movw	r18, r28
    2578:	2f 5f       	subi	r18, 0xFF	; 255
    257a:	3f 4f       	sbci	r19, 0xFF	; 255
    257c:	b9 01       	movw	r22, r18
    257e:	4a e0       	ldi	r20, 0x0A	; 10
    2580:	50 e0       	ldi	r21, 0x00	; 0
    2582:	0e 94 10 14 	call	0x2820	; 0x2820 <itoa>
	lcd_writeword(string);
    2586:	ce 01       	movw	r24, r28
    2588:	01 96       	adiw	r24, 0x01	; 1
    258a:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <lcd_writeword>
}
    258e:	a4 96       	adiw	r28, 0x24	; 36
    2590:	0f b6       	in	r0, 0x3f	; 63
    2592:	f8 94       	cli
    2594:	de bf       	out	0x3e, r29	; 62
    2596:	0f be       	out	0x3f, r0	; 63
    2598:	cd bf       	out	0x3d, r28	; 61
    259a:	cf 91       	pop	r28
    259c:	df 91       	pop	r29
    259e:	08 95       	ret

000025a0 <LED>:
#include "Dio_Int.h"
#include "STD_types.h"
#include"Utilities.h"
#include "DIO_Reg.h"

void LED (u8 led){
    25a0:	df 93       	push	r29
    25a2:	cf 93       	push	r28
    25a4:	00 d0       	rcall	.+0      	; 0x25a6 <LED+0x6>
    25a6:	0f 92       	push	r0
    25a8:	cd b7       	in	r28, 0x3d	; 61
    25aa:	de b7       	in	r29, 0x3e	; 62
    25ac:	89 83       	std	Y+1, r24	; 0x01

switch(led){
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	28 2f       	mov	r18, r24
    25b2:	30 e0       	ldi	r19, 0x00	; 0
    25b4:	3b 83       	std	Y+3, r19	; 0x03
    25b6:	2a 83       	std	Y+2, r18	; 0x02
    25b8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ba:	9b 81       	ldd	r25, Y+3	; 0x03
    25bc:	81 30       	cpi	r24, 0x01	; 1
    25be:	91 05       	cpc	r25, r1
    25c0:	79 f0       	breq	.+30     	; 0x25e0 <LED+0x40>
    25c2:	2a 81       	ldd	r18, Y+2	; 0x02
    25c4:	3b 81       	ldd	r19, Y+3	; 0x03
    25c6:	22 30       	cpi	r18, 0x02	; 2
    25c8:	31 05       	cpc	r19, r1
    25ca:	81 f0       	breq	.+32     	; 0x25ec <LED+0x4c>
    25cc:	8a 81       	ldd	r24, Y+2	; 0x02
    25ce:	9b 81       	ldd	r25, Y+3	; 0x03
    25d0:	00 97       	sbiw	r24, 0x00	; 0
    25d2:	89 f4       	brne	.+34     	; 0x25f6 <LED+0x56>
case LED0 : Dio_SetPinDirection(GroupC, PIN2, OUTPUT);break;
    25d4:	82 e0       	ldi	r24, 0x02	; 2
    25d6:	62 e0       	ldi	r22, 0x02	; 2
    25d8:	41 e0       	ldi	r20, 0x01	; 1
    25da:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
    25de:	0b c0       	rjmp	.+22     	; 0x25f6 <LED+0x56>
case LED1 : Dio_SetPinDirection(GroupC, PIN7, OUTPUT);break;
    25e0:	82 e0       	ldi	r24, 0x02	; 2
    25e2:	67 e0       	ldi	r22, 0x07	; 7
    25e4:	41 e0       	ldi	r20, 0x01	; 1
    25e6:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
    25ea:	05 c0       	rjmp	.+10     	; 0x25f6 <LED+0x56>
case LED2 : Dio_SetPinDirection(GroupD, PIN3, OUTPUT);break;
    25ec:	83 e0       	ldi	r24, 0x03	; 3
    25ee:	63 e0       	ldi	r22, 0x03	; 3
    25f0:	41 e0       	ldi	r20, 0x01	; 1
    25f2:	0e 94 a3 05 	call	0xb46	; 0xb46 <Dio_SetPinDirection>
}
	}
    25f6:	0f 90       	pop	r0
    25f8:	0f 90       	pop	r0
    25fa:	0f 90       	pop	r0
    25fc:	cf 91       	pop	r28
    25fe:	df 91       	pop	r29
    2600:	08 95       	ret

00002602 <LED_ON>:

void LED_ON(u8 led){
    2602:	df 93       	push	r29
    2604:	cf 93       	push	r28
    2606:	00 d0       	rcall	.+0      	; 0x2608 <LED_ON+0x6>
    2608:	0f 92       	push	r0
    260a:	cd b7       	in	r28, 0x3d	; 61
    260c:	de b7       	in	r29, 0x3e	; 62
    260e:	89 83       	std	Y+1, r24	; 0x01

	switch(led){
    2610:	89 81       	ldd	r24, Y+1	; 0x01
    2612:	28 2f       	mov	r18, r24
    2614:	30 e0       	ldi	r19, 0x00	; 0
    2616:	3b 83       	std	Y+3, r19	; 0x03
    2618:	2a 83       	std	Y+2, r18	; 0x02
    261a:	8a 81       	ldd	r24, Y+2	; 0x02
    261c:	9b 81       	ldd	r25, Y+3	; 0x03
    261e:	81 30       	cpi	r24, 0x01	; 1
    2620:	91 05       	cpc	r25, r1
    2622:	79 f0       	breq	.+30     	; 0x2642 <LED_ON+0x40>
    2624:	2a 81       	ldd	r18, Y+2	; 0x02
    2626:	3b 81       	ldd	r19, Y+3	; 0x03
    2628:	22 30       	cpi	r18, 0x02	; 2
    262a:	31 05       	cpc	r19, r1
    262c:	81 f0       	breq	.+32     	; 0x264e <LED_ON+0x4c>
    262e:	8a 81       	ldd	r24, Y+2	; 0x02
    2630:	9b 81       	ldd	r25, Y+3	; 0x03
    2632:	00 97       	sbiw	r24, 0x00	; 0
    2634:	89 f4       	brne	.+34     	; 0x2658 <LED_ON+0x56>
	case LED0 : Dio_SetPinValue(GroupC, PIN2, HIGH);break;
    2636:	82 e0       	ldi	r24, 0x02	; 2
    2638:	62 e0       	ldi	r22, 0x02	; 2
    263a:	41 e0       	ldi	r20, 0x01	; 1
    263c:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    2640:	0b c0       	rjmp	.+22     	; 0x2658 <LED_ON+0x56>
	case LED1 : Dio_SetPinValue(GroupC, PIN7, HIGH);break;
    2642:	82 e0       	ldi	r24, 0x02	; 2
    2644:	67 e0       	ldi	r22, 0x07	; 7
    2646:	41 e0       	ldi	r20, 0x01	; 1
    2648:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    264c:	05 c0       	rjmp	.+10     	; 0x2658 <LED_ON+0x56>
	case LED2 : Dio_SetPinValue(GroupD, PIN3, HIGH);break;
    264e:	83 e0       	ldi	r24, 0x03	; 3
    2650:	63 e0       	ldi	r22, 0x03	; 3
    2652:	41 e0       	ldi	r20, 0x01	; 1
    2654:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	}

}
    2658:	0f 90       	pop	r0
    265a:	0f 90       	pop	r0
    265c:	0f 90       	pop	r0
    265e:	cf 91       	pop	r28
    2660:	df 91       	pop	r29
    2662:	08 95       	ret

00002664 <LED_OFF>:
void LED_OFF(u8 led){
    2664:	df 93       	push	r29
    2666:	cf 93       	push	r28
    2668:	00 d0       	rcall	.+0      	; 0x266a <LED_OFF+0x6>
    266a:	0f 92       	push	r0
    266c:	cd b7       	in	r28, 0x3d	; 61
    266e:	de b7       	in	r29, 0x3e	; 62
    2670:	89 83       	std	Y+1, r24	; 0x01

	switch(led){
    2672:	89 81       	ldd	r24, Y+1	; 0x01
    2674:	28 2f       	mov	r18, r24
    2676:	30 e0       	ldi	r19, 0x00	; 0
    2678:	3b 83       	std	Y+3, r19	; 0x03
    267a:	2a 83       	std	Y+2, r18	; 0x02
    267c:	8a 81       	ldd	r24, Y+2	; 0x02
    267e:	9b 81       	ldd	r25, Y+3	; 0x03
    2680:	81 30       	cpi	r24, 0x01	; 1
    2682:	91 05       	cpc	r25, r1
    2684:	79 f0       	breq	.+30     	; 0x26a4 <LED_OFF+0x40>
    2686:	2a 81       	ldd	r18, Y+2	; 0x02
    2688:	3b 81       	ldd	r19, Y+3	; 0x03
    268a:	22 30       	cpi	r18, 0x02	; 2
    268c:	31 05       	cpc	r19, r1
    268e:	81 f0       	breq	.+32     	; 0x26b0 <LED_OFF+0x4c>
    2690:	8a 81       	ldd	r24, Y+2	; 0x02
    2692:	9b 81       	ldd	r25, Y+3	; 0x03
    2694:	00 97       	sbiw	r24, 0x00	; 0
    2696:	89 f4       	brne	.+34     	; 0x26ba <LED_OFF+0x56>
	case LED0 : Dio_SetPinValue(GroupC, PIN2, LOW);break;
    2698:	82 e0       	ldi	r24, 0x02	; 2
    269a:	62 e0       	ldi	r22, 0x02	; 2
    269c:	40 e0       	ldi	r20, 0x00	; 0
    269e:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    26a2:	0b c0       	rjmp	.+22     	; 0x26ba <LED_OFF+0x56>
	case LED1 : Dio_SetPinValue(GroupC, PIN7, LOW);break;
    26a4:	82 e0       	ldi	r24, 0x02	; 2
    26a6:	67 e0       	ldi	r22, 0x07	; 7
    26a8:	40 e0       	ldi	r20, 0x00	; 0
    26aa:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
    26ae:	05 c0       	rjmp	.+10     	; 0x26ba <LED_OFF+0x56>
	case LED2 : Dio_SetPinValue(GroupD, PIN3, LOW);break;
    26b0:	83 e0       	ldi	r24, 0x03	; 3
    26b2:	63 e0       	ldi	r22, 0x03	; 3
    26b4:	40 e0       	ldi	r20, 0x00	; 0
    26b6:	0e 94 aa 06 	call	0xd54	; 0xd54 <Dio_SetPinValue>
	}

}
    26ba:	0f 90       	pop	r0
    26bc:	0f 90       	pop	r0
    26be:	0f 90       	pop	r0
    26c0:	cf 91       	pop	r28
    26c2:	df 91       	pop	r29
    26c4:	08 95       	ret

000026c6 <LED_TOG>:

void LED_TOG(u8 led){
    26c6:	df 93       	push	r29
    26c8:	cf 93       	push	r28
    26ca:	00 d0       	rcall	.+0      	; 0x26cc <LED_TOG+0x6>
    26cc:	0f 92       	push	r0
    26ce:	cd b7       	in	r28, 0x3d	; 61
    26d0:	de b7       	in	r29, 0x3e	; 62
    26d2:	89 83       	std	Y+1, r24	; 0x01
	switch(led){
    26d4:	89 81       	ldd	r24, Y+1	; 0x01
    26d6:	28 2f       	mov	r18, r24
    26d8:	30 e0       	ldi	r19, 0x00	; 0
    26da:	3b 83       	std	Y+3, r19	; 0x03
    26dc:	2a 83       	std	Y+2, r18	; 0x02
    26de:	8a 81       	ldd	r24, Y+2	; 0x02
    26e0:	9b 81       	ldd	r25, Y+3	; 0x03
    26e2:	81 30       	cpi	r24, 0x01	; 1
    26e4:	91 05       	cpc	r25, r1
    26e6:	91 f0       	breq	.+36     	; 0x270c <LED_TOG+0x46>
    26e8:	2a 81       	ldd	r18, Y+2	; 0x02
    26ea:	3b 81       	ldd	r19, Y+3	; 0x03
    26ec:	22 30       	cpi	r18, 0x02	; 2
    26ee:	31 05       	cpc	r19, r1
    26f0:	b1 f0       	breq	.+44     	; 0x271e <LED_TOG+0x58>
    26f2:	8a 81       	ldd	r24, Y+2	; 0x02
    26f4:	9b 81       	ldd	r25, Y+3	; 0x03
    26f6:	00 97       	sbiw	r24, 0x00	; 0
    26f8:	d1 f4       	brne	.+52     	; 0x272e <LED_TOG+0x68>
	case LED0 : tog_bit(PORTC,2);break;
    26fa:	a5 e3       	ldi	r26, 0x35	; 53
    26fc:	b0 e0       	ldi	r27, 0x00	; 0
    26fe:	e5 e3       	ldi	r30, 0x35	; 53
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	90 81       	ld	r25, Z
    2704:	84 e0       	ldi	r24, 0x04	; 4
    2706:	89 27       	eor	r24, r25
    2708:	8c 93       	st	X, r24
    270a:	11 c0       	rjmp	.+34     	; 0x272e <LED_TOG+0x68>
	case LED1 : tog_bit(PORTC,7);break;
    270c:	a5 e3       	ldi	r26, 0x35	; 53
    270e:	b0 e0       	ldi	r27, 0x00	; 0
    2710:	e5 e3       	ldi	r30, 0x35	; 53
    2712:	f0 e0       	ldi	r31, 0x00	; 0
    2714:	90 81       	ld	r25, Z
    2716:	80 e8       	ldi	r24, 0x80	; 128
    2718:	89 27       	eor	r24, r25
    271a:	8c 93       	st	X, r24
    271c:	08 c0       	rjmp	.+16     	; 0x272e <LED_TOG+0x68>
	case LED2 : tog_bit(PORTD,3);break;
    271e:	a2 e3       	ldi	r26, 0x32	; 50
    2720:	b0 e0       	ldi	r27, 0x00	; 0
    2722:	e2 e3       	ldi	r30, 0x32	; 50
    2724:	f0 e0       	ldi	r31, 0x00	; 0
    2726:	90 81       	ld	r25, Z
    2728:	88 e0       	ldi	r24, 0x08	; 8
    272a:	89 27       	eor	r24, r25
    272c:	8c 93       	st	X, r24
	}
}
    272e:	0f 90       	pop	r0
    2730:	0f 90       	pop	r0
    2732:	0f 90       	pop	r0
    2734:	cf 91       	pop	r28
    2736:	df 91       	pop	r29
    2738:	08 95       	ret

0000273a <Clean_Array>:
#include <avr/delay.h>

u8 Array[16];

void Clean_Array(u8 Array[])
{
    273a:	df 93       	push	r29
    273c:	cf 93       	push	r28
    273e:	00 d0       	rcall	.+0      	; 0x2740 <Clean_Array+0x6>
    2740:	0f 92       	push	r0
    2742:	cd b7       	in	r28, 0x3d	; 61
    2744:	de b7       	in	r29, 0x3e	; 62
    2746:	9b 83       	std	Y+3, r25	; 0x03
    2748:	8a 83       	std	Y+2, r24	; 0x02
	for(u8 i=0 ; i<16 ;i++)
    274a:	19 82       	std	Y+1, r1	; 0x01
    274c:	0c c0       	rjmp	.+24     	; 0x2766 <Clean_Array+0x2c>
		{
			Array[i]='\0';
    274e:	89 81       	ldd	r24, Y+1	; 0x01
    2750:	28 2f       	mov	r18, r24
    2752:	30 e0       	ldi	r19, 0x00	; 0
    2754:	8a 81       	ldd	r24, Y+2	; 0x02
    2756:	9b 81       	ldd	r25, Y+3	; 0x03
    2758:	fc 01       	movw	r30, r24
    275a:	e2 0f       	add	r30, r18
    275c:	f3 1f       	adc	r31, r19
    275e:	10 82       	st	Z, r1

u8 Array[16];

void Clean_Array(u8 Array[])
{
	for(u8 i=0 ; i<16 ;i++)
    2760:	89 81       	ldd	r24, Y+1	; 0x01
    2762:	8f 5f       	subi	r24, 0xFF	; 255
    2764:	89 83       	std	Y+1, r24	; 0x01
    2766:	89 81       	ldd	r24, Y+1	; 0x01
    2768:	80 31       	cpi	r24, 0x10	; 16
    276a:	88 f3       	brcs	.-30     	; 0x274e <Clean_Array+0x14>
		{
			Array[i]='\0';
		}
}
    276c:	0f 90       	pop	r0
    276e:	0f 90       	pop	r0
    2770:	0f 90       	pop	r0
    2772:	cf 91       	pop	r28
    2774:	df 91       	pop	r29
    2776:	08 95       	ret

00002778 <main>:
int main()
{
    2778:	df 93       	push	r29
    277a:	cf 93       	push	r28
    277c:	cd b7       	in	r28, 0x3d	; 61
    277e:	de b7       	in	r29, 0x3e	; 62
	LED(0);
    2780:	80 e0       	ldi	r24, 0x00	; 0
    2782:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <LED>
	lcd_init();
    2786:	0e 94 08 0e 	call	0x1c10	; 0x1c10 <lcd_init>
	EEPROM_int();
    278a:	0e 94 86 09 	call	0x130c	; 0x130c <EEPROM_int>
//	EEPROM_WriteArray(105,"I");
//	EEPROM_WriteArray(108,"W");
//	EEPROM_WriteArray(111,"L");
//	EEPROM_WriteArray(114,"7");
//	LED_ON(0);
	Clean_Array(Array);
    278e:	88 e6       	ldi	r24, 0x68	; 104
    2790:	90 e0       	ldi	r25, 0x00	; 0
    2792:	0e 94 9d 13 	call	0x273a	; 0x273a <Clean_Array>
	EEPROM_ReadArray(114,Array);
    2796:	28 e6       	ldi	r18, 0x68	; 104
    2798:	30 e0       	ldi	r19, 0x00	; 0
    279a:	82 e7       	ldi	r24, 0x72	; 114
    279c:	b9 01       	movw	r22, r18
    279e:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <EEPROM_ReadArray>
	lcd_write_command(0x80);
    27a2:	80 e8       	ldi	r24, 0x80	; 128
    27a4:	0e 94 15 10 	call	0x202a	; 0x202a <lcd_write_command>
	lcd_writeword(Array);
    27a8:	88 e6       	ldi	r24, 0x68	; 104
    27aa:	90 e0       	ldi	r25, 0x00	; 0
    27ac:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <lcd_writeword>
    27b0:	ff cf       	rjmp	.-2      	; 0x27b0 <main+0x38>

000027b2 <__prologue_saves__>:
    27b2:	2f 92       	push	r2
    27b4:	3f 92       	push	r3
    27b6:	4f 92       	push	r4
    27b8:	5f 92       	push	r5
    27ba:	6f 92       	push	r6
    27bc:	7f 92       	push	r7
    27be:	8f 92       	push	r8
    27c0:	9f 92       	push	r9
    27c2:	af 92       	push	r10
    27c4:	bf 92       	push	r11
    27c6:	cf 92       	push	r12
    27c8:	df 92       	push	r13
    27ca:	ef 92       	push	r14
    27cc:	ff 92       	push	r15
    27ce:	0f 93       	push	r16
    27d0:	1f 93       	push	r17
    27d2:	cf 93       	push	r28
    27d4:	df 93       	push	r29
    27d6:	cd b7       	in	r28, 0x3d	; 61
    27d8:	de b7       	in	r29, 0x3e	; 62
    27da:	ca 1b       	sub	r28, r26
    27dc:	db 0b       	sbc	r29, r27
    27de:	0f b6       	in	r0, 0x3f	; 63
    27e0:	f8 94       	cli
    27e2:	de bf       	out	0x3e, r29	; 62
    27e4:	0f be       	out	0x3f, r0	; 63
    27e6:	cd bf       	out	0x3d, r28	; 61
    27e8:	09 94       	ijmp

000027ea <__epilogue_restores__>:
    27ea:	2a 88       	ldd	r2, Y+18	; 0x12
    27ec:	39 88       	ldd	r3, Y+17	; 0x11
    27ee:	48 88       	ldd	r4, Y+16	; 0x10
    27f0:	5f 84       	ldd	r5, Y+15	; 0x0f
    27f2:	6e 84       	ldd	r6, Y+14	; 0x0e
    27f4:	7d 84       	ldd	r7, Y+13	; 0x0d
    27f6:	8c 84       	ldd	r8, Y+12	; 0x0c
    27f8:	9b 84       	ldd	r9, Y+11	; 0x0b
    27fa:	aa 84       	ldd	r10, Y+10	; 0x0a
    27fc:	b9 84       	ldd	r11, Y+9	; 0x09
    27fe:	c8 84       	ldd	r12, Y+8	; 0x08
    2800:	df 80       	ldd	r13, Y+7	; 0x07
    2802:	ee 80       	ldd	r14, Y+6	; 0x06
    2804:	fd 80       	ldd	r15, Y+5	; 0x05
    2806:	0c 81       	ldd	r16, Y+4	; 0x04
    2808:	1b 81       	ldd	r17, Y+3	; 0x03
    280a:	aa 81       	ldd	r26, Y+2	; 0x02
    280c:	b9 81       	ldd	r27, Y+1	; 0x01
    280e:	ce 0f       	add	r28, r30
    2810:	d1 1d       	adc	r29, r1
    2812:	0f b6       	in	r0, 0x3f	; 63
    2814:	f8 94       	cli
    2816:	de bf       	out	0x3e, r29	; 62
    2818:	0f be       	out	0x3f, r0	; 63
    281a:	cd bf       	out	0x3d, r28	; 61
    281c:	ed 01       	movw	r28, r26
    281e:	08 95       	ret

00002820 <itoa>:
    2820:	fb 01       	movw	r30, r22
    2822:	9f 01       	movw	r18, r30
    2824:	e8 94       	clt
    2826:	42 30       	cpi	r20, 0x02	; 2
    2828:	c4 f0       	brlt	.+48     	; 0x285a <itoa+0x3a>
    282a:	45 32       	cpi	r20, 0x25	; 37
    282c:	b4 f4       	brge	.+44     	; 0x285a <itoa+0x3a>
    282e:	4a 30       	cpi	r20, 0x0A	; 10
    2830:	29 f4       	brne	.+10     	; 0x283c <itoa+0x1c>
    2832:	97 fb       	bst	r25, 7
    2834:	1e f4       	brtc	.+6      	; 0x283c <itoa+0x1c>
    2836:	90 95       	com	r25
    2838:	81 95       	neg	r24
    283a:	9f 4f       	sbci	r25, 0xFF	; 255
    283c:	64 2f       	mov	r22, r20
    283e:	77 27       	eor	r23, r23
    2840:	0e 94 41 14 	call	0x2882	; 0x2882 <__udivmodhi4>
    2844:	80 5d       	subi	r24, 0xD0	; 208
    2846:	8a 33       	cpi	r24, 0x3A	; 58
    2848:	0c f0       	brlt	.+2      	; 0x284c <itoa+0x2c>
    284a:	89 5d       	subi	r24, 0xD9	; 217
    284c:	81 93       	st	Z+, r24
    284e:	cb 01       	movw	r24, r22
    2850:	00 97       	sbiw	r24, 0x00	; 0
    2852:	a1 f7       	brne	.-24     	; 0x283c <itoa+0x1c>
    2854:	16 f4       	brtc	.+4      	; 0x285a <itoa+0x3a>
    2856:	5d e2       	ldi	r21, 0x2D	; 45
    2858:	51 93       	st	Z+, r21
    285a:	10 82       	st	Z, r1
    285c:	c9 01       	movw	r24, r18
    285e:	0c 94 31 14 	jmp	0x2862	; 0x2862 <strrev>

00002862 <strrev>:
    2862:	dc 01       	movw	r26, r24
    2864:	fc 01       	movw	r30, r24
    2866:	67 2f       	mov	r22, r23
    2868:	71 91       	ld	r23, Z+
    286a:	77 23       	and	r23, r23
    286c:	e1 f7       	brne	.-8      	; 0x2866 <strrev+0x4>
    286e:	32 97       	sbiw	r30, 0x02	; 2
    2870:	04 c0       	rjmp	.+8      	; 0x287a <strrev+0x18>
    2872:	7c 91       	ld	r23, X
    2874:	6d 93       	st	X+, r22
    2876:	70 83       	st	Z, r23
    2878:	62 91       	ld	r22, -Z
    287a:	ae 17       	cp	r26, r30
    287c:	bf 07       	cpc	r27, r31
    287e:	c8 f3       	brcs	.-14     	; 0x2872 <strrev+0x10>
    2880:	08 95       	ret

00002882 <__udivmodhi4>:
    2882:	aa 1b       	sub	r26, r26
    2884:	bb 1b       	sub	r27, r27
    2886:	51 e1       	ldi	r21, 0x11	; 17
    2888:	07 c0       	rjmp	.+14     	; 0x2898 <__udivmodhi4_ep>

0000288a <__udivmodhi4_loop>:
    288a:	aa 1f       	adc	r26, r26
    288c:	bb 1f       	adc	r27, r27
    288e:	a6 17       	cp	r26, r22
    2890:	b7 07       	cpc	r27, r23
    2892:	10 f0       	brcs	.+4      	; 0x2898 <__udivmodhi4_ep>
    2894:	a6 1b       	sub	r26, r22
    2896:	b7 0b       	sbc	r27, r23

00002898 <__udivmodhi4_ep>:
    2898:	88 1f       	adc	r24, r24
    289a:	99 1f       	adc	r25, r25
    289c:	5a 95       	dec	r21
    289e:	a9 f7       	brne	.-22     	; 0x288a <__udivmodhi4_loop>
    28a0:	80 95       	com	r24
    28a2:	90 95       	com	r25
    28a4:	bc 01       	movw	r22, r24
    28a6:	cd 01       	movw	r24, r26
    28a8:	08 95       	ret

000028aa <_exit>:
    28aa:	f8 94       	cli

000028ac <__stop_program>:
    28ac:	ff cf       	rjmp	.-2      	; 0x28ac <__stop_program>
