/* Generated by Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, g++-12 12.3.0-1ubuntu1~22.04.2 -fPIC -O3) */

module fir_filter(clk, rst_n, data_in, data_out, valid_out);
  input clk;
  wire clk;
  input rst_n;
  wire rst_n;
  input [15:0] data_in;
  wire [15:0] data_in;
  output [15:0] data_out;
  wire [15:0] data_out;
  output valid_out;
  wire valid_out;
  wire [15:0] coef_0;
  wire [15:0] coef_1;
  wire [15:0] coef_10;
  wire [15:0] coef_11;
  wire [15:0] coef_12;
  wire [15:0] coef_13;
  wire [15:0] coef_14;
  wire [15:0] coef_15;
  wire [15:0] coef_16;
  wire [15:0] coef_17;
  wire [15:0] coef_18;
  wire [15:0] coef_19;
  wire [15:0] coef_2;
  wire [15:0] coef_20;
  wire [15:0] coef_21;
  wire [15:0] coef_22;
  wire [15:0] coef_23;
  wire [15:0] coef_24;
  wire [15:0] coef_25;
  wire [15:0] coef_26;
  wire [15:0] coef_27;
  wire [15:0] coef_28;
  wire [15:0] coef_29;
  wire [15:0] coef_3;
  wire [15:0] coef_30;
  wire [15:0] coef_31;
  wire [15:0] coef_4;
  wire [15:0] coef_5;
  wire [15:0] coef_6;
  wire [15:0] coef_7;
  wire [15:0] coef_8;
  wire [15:0] coef_9;
  assign coef_0 = 16'h019f;
  assign coef_1 = 16'h04e3;
  assign coef_10 = 16'h0b38;
  assign coef_11 = 16'h0687;
  assign coef_12 = 16'h01d7;
  assign coef_13 = 16'hfdd3;
  assign coef_14 = 16'hfae5;
  assign coef_15 = 16'hf962;
  assign coef_16 = 16'hf95f;
  assign coef_17 = 16'hfaa2;
  assign coef_18 = 16'hfcb6;
  assign coef_19 = 16'hff0b;
  assign coef_2 = 16'h07e1;
  assign coef_20 = 16'h012a;
  assign coef_21 = 16'h02be;
  assign coef_22 = 16'h0384;
  assign coef_23 = 16'h036c;
  assign coef_24 = 16'h02c4;
  assign coef_25 = 16'h0195;
  assign coef_26 = 16'h006e;
  assign coef_27 = 16'hff70;
  assign coef_28 = 16'hfec3;
  assign coef_29 = 16'hfe82;
  assign coef_3 = 16'h0b3c;
  assign coef_30 = 16'hfe8f;
  assign coef_31 = 16'hfe3a;
  assign coef_4 = 16'h0e8d;
  assign coef_5 = 16'h114c;
  assign coef_6 = 16'h12fa;
  assign coef_7 = 16'h135d;
  assign coef_8 = 16'h1207;
  assign coef_9 = 16'h0f40;
  assign data_out = 16'hxxxx;
  assign valid_out = 1'h0;
endmodule
