# ADDR_TREE

Adder tree implementation on Intel FPGA. Compare adder terms in 2, 3, 4, or 6. Implement devices are Cyclone V SE(5CSEBA6U19C6) and MAX 10(10M08SAE144C8GES).

## License

MIT License

## Author

[toms74209200](<https://github.com/toms74209200>)