Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May 16 17:23:02 2020
| Host         : maneno running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.071        0.000                      0                  316        0.105        0.000                      0                  316        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.071        0.000                      0                  316        0.105        0.000                      0                  316        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.523ns (33.192%)  route 5.078ns (66.808%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.976    12.912    addra
    SLICE_X8Y109         FDRE                                         r  addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[3]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.523ns (33.192%)  route 5.078ns (66.808%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.976    12.912    addra
    SLICE_X8Y109         FDRE                                         r  addra_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[4]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[4]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.523ns (33.192%)  route 5.078ns (66.808%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.976    12.912    addra
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[5]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.523ns (33.192%)  route 5.078ns (66.808%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.976    12.912    addra
    SLICE_X8Y109         FDRE                                         r  addra_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[6]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[6]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.523ns (33.192%)  route 5.078ns (66.808%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.976    12.912    addra
    SLICE_X8Y109         FDRE                                         r  addra_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[7]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    addra_reg[7]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.719ns (37.814%)  route 4.471ns (62.186%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.116    10.783 f  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.469    11.253    change_state1/clkdiv_reg[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.328    11.581 r  change_state1/clkdiv[12]_i_1/O
                         net (fo=13, routed)          0.921    12.502    change_state1_n_3
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.648    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.719ns (37.814%)  route 4.471ns (62.186%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.116    10.783 f  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.469    11.253    change_state1/clkdiv_reg[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.328    11.581 r  change_state1/clkdiv[12]_i_1/O
                         net (fo=13, routed)          0.921    12.502    change_state1_n_3
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.648    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.719ns (37.814%)  route 4.471ns (62.186%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.116    10.783 f  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.469    11.253    change_state1/clkdiv_reg[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.328    11.581 r  change_state1/clkdiv[12]_i_1/O
                         net (fo=13, routed)          0.921    12.502    change_state1_n_3
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.648    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 2.719ns (37.814%)  route 4.471ns (62.186%))
  Logic Levels:           10  (CARRY4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.116    10.783 f  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.469    11.253    change_state1/clkdiv_reg[12]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.328    11.581 r  change_state1/clkdiv[12]_i_1/O
                         net (fo=13, routed)          0.921    12.502    change_state1_n_3
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.605    15.028    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X2Y96          FDRE (Setup_fdre_C_R)       -0.524    14.648    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 note_switch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 2.523ns (34.009%)  route 4.896ns (65.991%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_switch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  note_switch_reg[1]/Q
                         net (fo=2, routed)           0.584     6.413    note_switch_reg[1]
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.069 r  note_switch_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    note_switch_reg[0]_i_14_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  note_switch_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.183    note_switch_reg[0]_i_15_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  note_switch_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.297    note_switch_reg[0]_i_17_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  note_switch_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    note_switch_reg[0]_i_16_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  note_switch_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.525    note_switch_reg[0]_i_11_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.747 r  note_switch_reg[0]_i_12/O[0]
                         net (fo=1, routed)           0.825     8.572    p_0_in[21]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.299     8.871 r  note_switch[0]_i_5/O
                         net (fo=1, routed)           0.944     9.815    note_switch[0]_i_5_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     9.939 r  note_switch[0]_i_3/O
                         net (fo=5, routed)           0.729    10.667    note_switch[0]_i_3_n_0
    SLICE_X2Y102         LUT3 (Prop_lut3_I0_O)        0.124    10.791 r  note[1]_i_2/O
                         net (fo=3, routed)           1.021    11.813    change_state1/note[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.124    11.937 r  change_state1/addra[7]_i_1/O
                         net (fo=8, routed)           0.793    12.730    addra
    SLICE_X9Y109         FDRE                                         r  addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.506    14.928    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  addra_reg[0]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X9Y109         FDRE (Setup_fdre_C_CE)      -0.205    14.947    addra_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  2.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  change_state1/Count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.998    change_state1/Count_reg[16]_i_1__0_n_7
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  change_state1/Count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.009    change_state1/Count_reg[16]_i_1__0_n_5
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  change_state1/Count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.034    change_state1/Count_reg[16]_i_1__0_n_6
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  change_state1/Count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.034    change_state1/Count_reg[16]_i_1__0_n_4
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  change_state1/Count_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  change_state1/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.983    change_state1/Count_reg[16]_i_1__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  change_state1/Count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.037    change_state1/Count_reg[20]_i_1__0_n_7
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[20]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  change_state1/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.983    change_state1/Count_reg[16]_i_1__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  change_state1/Count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.048    change_state1/Count_reg[20]_i_1__0_n_5
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[22]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  addra_reg[5]/Q
                         net (fo=4, routed)           0.240     1.892    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.880     2.045    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.545    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.728    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.231%)  route 0.113ns (37.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  addra_reg[0]/Q
                         net (fo=9, routed)           0.113     1.741    addra_reg[0]
    SLICE_X8Y109         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  addra[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    p_0_in__0[5]
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     1.621    addra_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.573%)  route 0.240ns (59.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  addra_reg[5]/Q
                         net (fo=4, routed)           0.240     1.892    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y44         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.877     2.042    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y44         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.542    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.725    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 change_state1/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_state1/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.604     1.523    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  change_state1/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  change_state1/Count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    change_state1/Count_reg[15]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.944 r  change_state1/Count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    change_state1/Count_reg[12]_i_1__0_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  change_state1/Count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.983    change_state1/Count_reg[16]_i_1__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.073 r  change_state1/Count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.073    change_state1/Count_reg[20]_i_1__0_n_6
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.868     2.034    change_state1/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  change_state1/Count_reg[21]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    change_state1/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y109    addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y109    addra_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y109    addra_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y109    addra_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y109    addra_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y94     change_state/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y96     change_state/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94     change_state/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y96     change_state/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y96     change_state/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94     change_state/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y94     change_state/Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y109    addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y109    addra_reg[4]/C



