<stg><name>dct_Loop_Row_DCT_Loop_proc</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="18">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="2">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="6">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="6" to="7">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="7" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %dct_1d.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
dct_1d.exit:0  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i, %1 ]

]]></node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit:1  %exitcond5_i = icmp eq i4 %i_0_i, -8

]]></node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit:2  %i = add i4 %i_0_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dct_1d.exit:3  br i1 %exitcond5_i, label %.preheader7.i.exitStub, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_81_cast_i = zext i4 %i_0_i to i64

]]></node>
<StgValue><ssdm name="tmp_81_cast_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i, i3 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="7">
<![CDATA[
:4  %tmp_18_cast = zext i7 %tmp_s to i8

]]></node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="3" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buf_2d_in_addr = getelementptr [8 x i128]* %buf_2d_in, i64 0, i64 %tmp_81_cast_i

]]></node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0">
<![CDATA[
.preheader7.i.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k_i = phi i4 [ 0, %0 ], [ %k, %2 ]

]]></node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1_i = icmp eq i4 %k_i, -8

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %k = add i4 %k_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_i, label %dct_1d.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_i = zext i4 %k_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="4">
<![CDATA[
:5  %tmp_i_cast = zext i4 %k_i to i8

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_3 = add i8 %tmp_i_cast, %tmp_18_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="127" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dct_coeff_table_addr = getelementptr [8 x i127]* @dct_coeff_table, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="dct_coeff_table_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="127" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_load = load i127* %dct_coeff_table_addr, align 16

]]></node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="128" op_0_bw="3">
<![CDATA[
:13  %buf_2d_in_load = load i128* %buf_2d_in_addr, align 8

]]></node>
<StgValue><ssdm name="buf_2d_in_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="127" op_0_bw="3">
<![CDATA[
:10  %dct_coeff_table_load = load i127* %dct_coeff_table_addr, align 16

]]></node>
<StgValue><ssdm name="dct_coeff_table_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="127">
<![CDATA[
:11  %tmp_49 = trunc i127 %dct_coeff_table_load to i16

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="128" op_0_bw="3">
<![CDATA[
:13  %buf_2d_in_load = load i128* %buf_2d_in_addr, align 8

]]></node>
<StgValue><ssdm name="buf_2d_in_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="128">
<![CDATA[
:14  %tmp_50 = trunc i128 %buf_2d_in_load to i16

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_10_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 16, i32 31) nounwind

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:19  %tmp_11_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 16, i9 31) nounwind

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_12_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 32, i32 47) nounwind

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:24  %tmp_13_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 32, i9 47) nounwind

]]></node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_14_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 48, i32 63) nounwind

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:29  %tmp_15_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 48, i9 63) nounwind

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_16_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 64, i32 79) nounwind

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:34  %tmp_17_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 64, i9 79) nounwind

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %tmp_18_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 80, i32 95) nounwind

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:39  %tmp_19_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 80, i9 95) nounwind

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="16" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_20_i = call i16 @_ssdm_op_PartSelect.i16.i127.i32.i32(i127 %dct_coeff_table_load, i32 96, i32 111) nounwind

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:44  %tmp_21_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 96, i9 111) nounwind

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="15" op_0_bw="15" op_1_bw="127" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i127.i32.i32(i127 %dct_coeff_table_load, i32 112, i32 126) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="9" op_3_bw="9">
<![CDATA[
:49  %tmp_23_i = call i16 @_ssdm_op_PartSelect.i16.i128.i9.i9(i128 %buf_2d_in_load, i9 112, i9 127) nounwind

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="29" op_0_bw="16">
<![CDATA[
:12  %coeff_cast_i = sext i16 %tmp_49 to i29

]]></node>
<StgValue><ssdm name="coeff_cast_i"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="29" op_0_bw="16">
<![CDATA[
:15  %tmp_5_cast_i = sext i16 %tmp_50 to i29

]]></node>
<StgValue><ssdm name="tmp_5_cast_i"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:16  %tmp_6_i = mul i29 %coeff_cast_i, %tmp_5_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="29" op_0_bw="16">
<![CDATA[
:23  %coeff_2_cast_i = sext i16 %tmp_12_i to i29

]]></node>
<StgValue><ssdm name="coeff_2_cast_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="29" op_0_bw="16">
<![CDATA[
:25  %tmp_5_2_cast_i = sext i16 %tmp_13_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_2_cast_i"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:26  %tmp_6_2_i = mul i29 %coeff_2_cast_i, %tmp_5_2_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_2_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="29" op_0_bw="16">
<![CDATA[
:33  %coeff_4_cast_i = sext i16 %tmp_16_i to i29

]]></node>
<StgValue><ssdm name="coeff_4_cast_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="29" op_0_bw="16">
<![CDATA[
:35  %tmp_5_4_cast_i = sext i16 %tmp_17_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_4_cast_i"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:36  %tmp_6_4_i = mul i29 %coeff_4_cast_i, %tmp_5_4_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_4_i"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="29" op_0_bw="16">
<![CDATA[
:43  %coeff_6_cast_i = sext i16 %tmp_20_i to i29

]]></node>
<StgValue><ssdm name="coeff_6_cast_i"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="29" op_0_bw="16">
<![CDATA[
:45  %tmp_5_6_cast_i = sext i16 %tmp_21_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_6_cast_i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:46  %tmp_6_6_i = mul i29 %coeff_6_cast_i, %tmp_5_6_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_6_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="29" op_0_bw="15">
<![CDATA[
:48  %coeff_7_cast_i = sext i15 %tmp_1 to i29

]]></node>
<StgValue><ssdm name="coeff_7_cast_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="29" op_0_bw="16">
<![CDATA[
:50  %tmp_5_7_cast_i = sext i16 %tmp_23_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_7_cast_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:51  %tmp_6_7_i = mul i29 %tmp_5_7_cast_i, %coeff_7_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_7_i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:56  %tmp6 = add i29 4096, %tmp_6_7_i

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:57  %tmp5 = add i29 %tmp6, %tmp_6_6_i

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="29" op_0_bw="16">
<![CDATA[
:18  %coeff_1_cast_i = sext i16 %tmp_10_i to i29

]]></node>
<StgValue><ssdm name="coeff_1_cast_i"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="29" op_0_bw="16">
<![CDATA[
:20  %tmp_5_1_cast_i = sext i16 %tmp_11_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_cast_i"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:21  %tmp_6_1_i = mul i29 %coeff_1_cast_i, %tmp_5_1_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_1_i"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="29" op_0_bw="16">
<![CDATA[
:28  %coeff_3_cast_i = sext i16 %tmp_14_i to i29

]]></node>
<StgValue><ssdm name="coeff_3_cast_i"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="29" op_0_bw="16">
<![CDATA[
:30  %tmp_5_3_cast_i = sext i16 %tmp_15_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_3_cast_i"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:31  %tmp_6_3_i = mul i29 %coeff_3_cast_i, %tmp_5_3_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_3_i"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="29" op_0_bw="16">
<![CDATA[
:38  %coeff_5_cast_i = sext i16 %tmp_18_i to i29

]]></node>
<StgValue><ssdm name="coeff_5_cast_i"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="29" op_0_bw="16">
<![CDATA[
:40  %tmp_5_5_cast_i = sext i16 %tmp_19_i to i29

]]></node>
<StgValue><ssdm name="tmp_5_5_cast_i"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:41  %tmp_6_5_i = mul i29 %coeff_5_cast_i, %tmp_5_5_cast_i

]]></node>
<StgValue><ssdm name="tmp_6_5_i"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:52  %tmp1 = add i29 %tmp_6_i, %tmp_6_1_i

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:53  %tmp2 = add i29 %tmp_6_2_i, %tmp_6_3_i

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:54  %tmp = add i29 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:55  %tmp4 = add i29 %tmp_6_4_i, %tmp_6_5_i

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:58  %tmp3 = add i29 %tmp5, %tmp4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:59  %tmp_i_29 = add i29 %tmp3, %tmp

]]></node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %tmp_3_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_i_29, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="8">
<![CDATA[
:7  %tmp_19_cast = zext i8 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_19_cast

]]></node>
<StgValue><ssdm name="row_outbuf_i_addr"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:61  store i16 %tmp_3_i, i16* %row_outbuf_i_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:62  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_5_i) nounwind

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
:63  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
