Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne20.ecn.purdue.edu, pid 6456
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b78e630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b79d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b73a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b74c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b75d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b76f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6f96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b70b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b71e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b7266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b72f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6ca6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b68b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b69d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6af6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6406a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b65c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b66e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6126a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b61b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b6246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b62d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5b76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5c06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5c96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5d26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5e56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5ee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5926a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b59b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5a36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5ad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b53f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f120b5476a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b552390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b552dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b55b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b5632e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b563d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b56b7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b575240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b575c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4fe710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b507198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b507be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b50e668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b5180f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b518b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b5215c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b52b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b52ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b534518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b534f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4be9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4c5470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4c5eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4ce940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4d83c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4d8e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4df898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4ea320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4ead68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4f37f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b47c278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b47ccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b484748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b48e1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b48ec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4976a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4a0128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4a0b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4a95f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4b1080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4b1ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b43b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b43bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b446a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b44e4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b44eef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b455978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b45f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b45fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4698d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b471358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b471da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b3f9828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b4022b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b402cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b40c780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b415208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b415c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b41e6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120c4d4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120c4d4b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b42d5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b3b7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b3b7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f120b3c0518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c0e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c70b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c72e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c7518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c7748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c7978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c7ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3c7dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d44a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d46d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f120b3d4f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f120b386eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f120b38f518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165488273000 because a thread reached the max instruction count
