module reg_3 (
					input  logic Clk, Reset, Load,
					input  logic [15:0]  Data_In,
					output logic [15:0]  Data_Out
					);

    always_ff @ (posedge Clk)
    begin
	 	 if (Reset) //notice, this is a sycnrhonous reset, which is recommended on the FPGA
				Data_Out <= 16'h0;
		 else if (Load)
				Data_Out <= Data_In;
		 else
				Data_Out <= Data_Out;
    end
	
endmodule