// Seed: 191032908
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_2 = -1'h0;
  generate
    assign id_1 = 1;
  endgenerate
  assign id_1 = -1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd37,
    parameter id_4 = 32'd40,
    parameter id_6 = 32'd54
) (
    output uwire id_0,
    input  uwire _id_1
);
  wire [1 : 1] id_3;
  assign id_0 = 1;
  wire _id_4;
  logic [id_1 : -1] id_5 = id_1;
  bufif1 primCall (id_0, id_3, id_5);
  wire  _id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7
  );
  wire [id_4 : id_6] id_8;
endmodule
