/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 224 184)
	(text "Pll" (rect 105 -1 113 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 20 180)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_in_clk" (rect 0 0 38 12)(font "Arial" (font_size 8)))
		(text "clk_in_clk" (rect 4 61 64 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 80 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "clk_rst_reset" (rect 0 0 53 12)(font "Arial" (font_size 8)))
		(text "clk_rst_reset" (rect 4 101 82 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 80 112)(line_width 1))
	)
	(port
		(pt 224 72)
		(output)
		(text "gsclk_clk" (rect 0 0 36 12)(font "Arial" (font_size 8)))
		(text "gsclk_clk" (rect 177 61 231 72)(font "Arial" (font_size 8)))
		(line (pt 224 72)(pt 144 72)(line_width 1))
	)
	(port
		(pt 224 112)
		(output)
		(text "sclk_x2_clk" (rect 0 0 47 12)(font "Arial" (font_size 8)))
		(text "sclk_x2_clk" (rect 164 101 230 112)(font "Arial" (font_size 8)))
		(line (pt 224 112)(pt 144 112)(line_width 1))
	)
	(port
		(pt 224 152)
		(output)
		(text "sdram_clk_clk" (rect 0 0 59 12)(font "Arial" (font_size 8)))
		(text "sdram_clk_clk" (rect 152 141 230 152)(font "Arial" (font_size 8)))
		(line (pt 224 152)(pt 144 152)(line_width 1))
	)
	(drawing
		(text "clk_in" (rect 47 43 130 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 85 67 188 144)(font "Arial" (color 0 0 0)))
		(text "clk_rst" (rect 41 83 124 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 85 107 200 224)(font "Arial" (color 0 0 0)))
		(text "gsclk" (rect 145 43 320 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 129 67 276 144)(font "Arial" (color 0 0 0)))
		(text "sclk_x2" (rect 145 83 332 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 129 107 276 224)(font "Arial" (color 0 0 0)))
		(text "sdram_clk" (rect 145 123 344 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 129 147 276 304)(font "Arial" (color 0 0 0)))
		(text " system " (rect 189 168 426 346)(font "Arial" ))
		(line (pt 80 32)(pt 144 32)(line_width 1))
		(line (pt 144 32)(pt 144 168)(line_width 1))
		(line (pt 80 168)(pt 144 168)(line_width 1))
		(line (pt 80 32)(pt 80 168)(line_width 1))
		(line (pt 81 52)(pt 81 76)(line_width 1))
		(line (pt 82 52)(pt 82 76)(line_width 1))
		(line (pt 81 92)(pt 81 116)(line_width 1))
		(line (pt 82 92)(pt 82 116)(line_width 1))
		(line (pt 143 52)(pt 143 76)(line_width 1))
		(line (pt 142 52)(pt 142 76)(line_width 1))
		(line (pt 143 92)(pt 143 116)(line_width 1))
		(line (pt 142 92)(pt 142 116)(line_width 1))
		(line (pt 143 132)(pt 143 156)(line_width 1))
		(line (pt 142 132)(pt 142 156)(line_width 1))
		(line (pt 0 0)(pt 224 0)(line_width 1))
		(line (pt 224 0)(pt 224 184)(line_width 1))
		(line (pt 0 184)(pt 224 184)(line_width 1))
		(line (pt 0 0)(pt 0 184)(line_width 1))
	)
)
