{"Source Block": ["verilog-ethernet/rtl/eth_mux_64_4.v@283:325@HdlStmProcess", "    output_eth_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_eth_payload_tlast_int = current_input_tlast;\n    output_eth_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_eth_hdr_ready_reg <= 0;\n        input_1_eth_hdr_ready_reg <= 0;\n        input_2_eth_hdr_ready_reg <= 0;\n        input_3_eth_hdr_ready_reg <= 0;\n        input_0_eth_payload_tready_reg <= 0;\n        input_1_eth_payload_tready_reg <= 0;\n        input_2_eth_payload_tready_reg <= 0;\n        input_3_eth_payload_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_eth_hdr_ready_reg <= input_0_eth_hdr_ready_next;\n        input_1_eth_hdr_ready_reg <= input_1_eth_hdr_ready_next;\n        input_2_eth_hdr_ready_reg <= input_2_eth_hdr_ready_next;\n        input_3_eth_hdr_ready_reg <= input_3_eth_hdr_ready_next;\n        input_0_eth_payload_tready_reg <= input_0_eth_payload_tready_next;\n        input_1_eth_payload_tready_reg <= input_1_eth_payload_tready_next;\n        input_2_eth_payload_tready_reg <= input_2_eth_payload_tready_next;\n        input_3_eth_payload_tready_reg <= input_3_eth_payload_tready_next;\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux_2.v@207:241", "    output_eth_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_eth_payload_tlast_int = current_input_tlast;\n    output_eth_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_eth_hdr_ready_reg <= 0;\n        input_1_eth_hdr_ready_reg <= 0;\n        input_0_eth_payload_tready_reg <= 0;\n        input_1_eth_payload_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_eth_hdr_ready_reg <= input_0_eth_hdr_ready_next;\n        input_1_eth_hdr_ready_reg <= input_1_eth_hdr_ready_next;\n        input_0_eth_payload_tready_reg <= input_0_eth_payload_tready_next;\n        input_1_eth_payload_tready_reg <= input_1_eth_payload_tready_next;\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@271:313", "    output_eth_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_eth_payload_tlast_int = current_input_tlast;\n    output_eth_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_eth_hdr_ready_reg <= 0;\n        input_1_eth_hdr_ready_reg <= 0;\n        input_2_eth_hdr_ready_reg <= 0;\n        input_3_eth_hdr_ready_reg <= 0;\n        input_0_eth_payload_tready_reg <= 0;\n        input_1_eth_payload_tready_reg <= 0;\n        input_2_eth_payload_tready_reg <= 0;\n        input_3_eth_payload_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_eth_hdr_ready_reg <= input_0_eth_hdr_ready_next;\n        input_1_eth_hdr_ready_reg <= input_1_eth_hdr_ready_next;\n        input_2_eth_hdr_ready_reg <= input_2_eth_hdr_ready_next;\n        input_3_eth_hdr_ready_reg <= input_3_eth_hdr_ready_next;\n        input_0_eth_payload_tready_reg <= input_0_eth_payload_tready_next;\n        input_1_eth_payload_tready_reg <= input_1_eth_payload_tready_next;\n        input_2_eth_payload_tready_reg <= input_2_eth_payload_tready_next;\n        input_3_eth_payload_tready_reg <= input_3_eth_payload_tready_next;\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n    end\nend\n\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@215:249", "    output_eth_payload_tvalid_int = current_input_tvalid & current_input_tready & frame_reg;\n    output_eth_payload_tlast_int = current_input_tlast;\n    output_eth_payload_tuser_int = current_input_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n        input_0_eth_hdr_ready_reg <= 0;\n        input_1_eth_hdr_ready_reg <= 0;\n        input_0_eth_payload_tready_reg <= 0;\n        input_1_eth_payload_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n    end else begin\n        select_reg <= select_next;\n        frame_reg <= frame_next;\n        input_0_eth_hdr_ready_reg <= input_0_eth_hdr_ready_next;\n        input_1_eth_hdr_ready_reg <= input_1_eth_hdr_ready_next;\n        input_0_eth_payload_tready_reg <= input_0_eth_payload_tready_next;\n        input_1_eth_payload_tready_reg <= input_1_eth_payload_tready_next;\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n        output_eth_src_mac_reg <= output_eth_src_mac_next;\n        output_eth_type_reg <= output_eth_type_next;\n    end\nend\n\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\n"]], "Diff Content": {"Delete": [[290, "        select_reg <= 0;\n"], [291, "        frame_reg <= 0;\n"], [292, "        input_0_eth_hdr_ready_reg <= 0;\n"], [293, "        input_1_eth_hdr_ready_reg <= 0;\n"], [294, "        input_2_eth_hdr_ready_reg <= 0;\n"], [295, "        input_3_eth_hdr_ready_reg <= 0;\n"], [296, "        input_0_eth_payload_tready_reg <= 0;\n"], [297, "        input_1_eth_payload_tready_reg <= 0;\n"], [298, "        input_2_eth_payload_tready_reg <= 0;\n"], [299, "        input_3_eth_payload_tready_reg <= 0;\n"], [300, "        output_eth_hdr_valid_reg <= 0;\n"], [301, "        output_eth_dest_mac_reg <= 0;\n"], [302, "        output_eth_src_mac_reg <= 0;\n"], [303, "        output_eth_type_reg <= 0;\n"], [316, "        output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n"], [317, "        output_eth_src_mac_reg <= output_eth_src_mac_next;\n"], [318, "        output_eth_type_reg <= output_eth_type_next;\n"]], "Add": [[303, "        select_reg <= 2'd0;\n"], [303, "        frame_reg <= 1'b0;\n"], [303, "        input_0_eth_hdr_ready_reg <= 1'b0;\n"], [303, "        input_1_eth_hdr_ready_reg <= 1'b0;\n"], [303, "        input_2_eth_hdr_ready_reg <= 1'b0;\n"], [303, "        input_3_eth_hdr_ready_reg <= 1'b0;\n"], [303, "        input_0_eth_payload_tready_reg <= 1'b0;\n"], [303, "        input_1_eth_payload_tready_reg <= 1'b0;\n"], [303, "        input_2_eth_payload_tready_reg <= 1'b0;\n"], [303, "        input_3_eth_payload_tready_reg <= 1'b0;\n"], [303, "        output_eth_hdr_valid_reg <= 1'b0;\n"], [319, "    output_eth_dest_mac_reg <= output_eth_dest_mac_next;\n"], [319, "    output_eth_src_mac_reg <= output_eth_src_mac_next;\n"], [319, "    output_eth_type_reg <= output_eth_type_next;\n"]]}}