$comment
	File created using the following command:
		vcd file single_path_risc_architecture.msim.vcd -direction
$end
$date
	Wed Nov 20 23:40:37 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module top_i_type_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ ALUResult [31] $end
$var wire 1 % ALUResult [30] $end
$var wire 1 & ALUResult [29] $end
$var wire 1 ' ALUResult [28] $end
$var wire 1 ( ALUResult [27] $end
$var wire 1 ) ALUResult [26] $end
$var wire 1 * ALUResult [25] $end
$var wire 1 + ALUResult [24] $end
$var wire 1 , ALUResult [23] $end
$var wire 1 - ALUResult [22] $end
$var wire 1 . ALUResult [21] $end
$var wire 1 / ALUResult [20] $end
$var wire 1 0 ALUResult [19] $end
$var wire 1 1 ALUResult [18] $end
$var wire 1 2 ALUResult [17] $end
$var wire 1 3 ALUResult [16] $end
$var wire 1 4 ALUResult [15] $end
$var wire 1 5 ALUResult [14] $end
$var wire 1 6 ALUResult [13] $end
$var wire 1 7 ALUResult [12] $end
$var wire 1 8 ALUResult [11] $end
$var wire 1 9 ALUResult [10] $end
$var wire 1 : ALUResult [9] $end
$var wire 1 ; ALUResult [8] $end
$var wire 1 < ALUResult [7] $end
$var wire 1 = ALUResult [6] $end
$var wire 1 > ALUResult [5] $end
$var wire 1 ? ALUResult [4] $end
$var wire 1 @ ALUResult [3] $end
$var wire 1 A ALUResult [2] $end
$var wire 1 B ALUResult [1] $end
$var wire 1 C ALUResult [0] $end
$var wire 1 D ReadData [31] $end
$var wire 1 E ReadData [30] $end
$var wire 1 F ReadData [29] $end
$var wire 1 G ReadData [28] $end
$var wire 1 H ReadData [27] $end
$var wire 1 I ReadData [26] $end
$var wire 1 J ReadData [25] $end
$var wire 1 K ReadData [24] $end
$var wire 1 L ReadData [23] $end
$var wire 1 M ReadData [22] $end
$var wire 1 N ReadData [21] $end
$var wire 1 O ReadData [20] $end
$var wire 1 P ReadData [19] $end
$var wire 1 Q ReadData [18] $end
$var wire 1 R ReadData [17] $end
$var wire 1 S ReadData [16] $end
$var wire 1 T ReadData [15] $end
$var wire 1 U ReadData [14] $end
$var wire 1 V ReadData [13] $end
$var wire 1 W ReadData [12] $end
$var wire 1 X ReadData [11] $end
$var wire 1 Y ReadData [10] $end
$var wire 1 Z ReadData [9] $end
$var wire 1 [ ReadData [8] $end
$var wire 1 \ ReadData [7] $end
$var wire 1 ] ReadData [6] $end
$var wire 1 ^ ReadData [5] $end
$var wire 1 _ ReadData [4] $end
$var wire 1 ` ReadData [3] $end
$var wire 1 a ReadData [2] $end
$var wire 1 b ReadData [1] $end
$var wire 1 c ReadData [0] $end
$var wire 1 d SignImm [31] $end
$var wire 1 e SignImm [30] $end
$var wire 1 f SignImm [29] $end
$var wire 1 g SignImm [28] $end
$var wire 1 h SignImm [27] $end
$var wire 1 i SignImm [26] $end
$var wire 1 j SignImm [25] $end
$var wire 1 k SignImm [24] $end
$var wire 1 l SignImm [23] $end
$var wire 1 m SignImm [22] $end
$var wire 1 n SignImm [21] $end
$var wire 1 o SignImm [20] $end
$var wire 1 p SignImm [19] $end
$var wire 1 q SignImm [18] $end
$var wire 1 r SignImm [17] $end
$var wire 1 s SignImm [16] $end
$var wire 1 t SignImm [15] $end
$var wire 1 u SignImm [14] $end
$var wire 1 v SignImm [13] $end
$var wire 1 w SignImm [12] $end
$var wire 1 x SignImm [11] $end
$var wire 1 y SignImm [10] $end
$var wire 1 z SignImm [9] $end
$var wire 1 { SignImm [8] $end
$var wire 1 | SignImm [7] $end
$var wire 1 } SignImm [6] $end
$var wire 1 ~ SignImm [5] $end
$var wire 1 !! SignImm [4] $end
$var wire 1 "! SignImm [3] $end
$var wire 1 #! SignImm [2] $end
$var wire 1 $! SignImm [1] $end
$var wire 1 %! SignImm [0] $end
$var wire 1 &! SrcA [31] $end
$var wire 1 '! SrcA [30] $end
$var wire 1 (! SrcA [29] $end
$var wire 1 )! SrcA [28] $end
$var wire 1 *! SrcA [27] $end
$var wire 1 +! SrcA [26] $end
$var wire 1 ,! SrcA [25] $end
$var wire 1 -! SrcA [24] $end
$var wire 1 .! SrcA [23] $end
$var wire 1 /! SrcA [22] $end
$var wire 1 0! SrcA [21] $end
$var wire 1 1! SrcA [20] $end
$var wire 1 2! SrcA [19] $end
$var wire 1 3! SrcA [18] $end
$var wire 1 4! SrcA [17] $end
$var wire 1 5! SrcA [16] $end
$var wire 1 6! SrcA [15] $end
$var wire 1 7! SrcA [14] $end
$var wire 1 8! SrcA [13] $end
$var wire 1 9! SrcA [12] $end
$var wire 1 :! SrcA [11] $end
$var wire 1 ;! SrcA [10] $end
$var wire 1 <! SrcA [9] $end
$var wire 1 =! SrcA [8] $end
$var wire 1 >! SrcA [7] $end
$var wire 1 ?! SrcA [6] $end
$var wire 1 @! SrcA [5] $end
$var wire 1 A! SrcA [4] $end
$var wire 1 B! SrcA [3] $end
$var wire 1 C! SrcA [2] $end
$var wire 1 D! SrcA [1] $end
$var wire 1 E! SrcA [0] $end
$var wire 1 F! SrcB [31] $end
$var wire 1 G! SrcB [30] $end
$var wire 1 H! SrcB [29] $end
$var wire 1 I! SrcB [28] $end
$var wire 1 J! SrcB [27] $end
$var wire 1 K! SrcB [26] $end
$var wire 1 L! SrcB [25] $end
$var wire 1 M! SrcB [24] $end
$var wire 1 N! SrcB [23] $end
$var wire 1 O! SrcB [22] $end
$var wire 1 P! SrcB [21] $end
$var wire 1 Q! SrcB [20] $end
$var wire 1 R! SrcB [19] $end
$var wire 1 S! SrcB [18] $end
$var wire 1 T! SrcB [17] $end
$var wire 1 U! SrcB [16] $end
$var wire 1 V! SrcB [15] $end
$var wire 1 W! SrcB [14] $end
$var wire 1 X! SrcB [13] $end
$var wire 1 Y! SrcB [12] $end
$var wire 1 Z! SrcB [11] $end
$var wire 1 [! SrcB [10] $end
$var wire 1 \! SrcB [9] $end
$var wire 1 ]! SrcB [8] $end
$var wire 1 ^! SrcB [7] $end
$var wire 1 _! SrcB [6] $end
$var wire 1 `! SrcB [5] $end
$var wire 1 a! SrcB [4] $end
$var wire 1 b! SrcB [3] $end
$var wire 1 c! SrcB [2] $end
$var wire 1 d! SrcB [1] $end
$var wire 1 e! SrcB [0] $end
$var wire 1 f! WriteData [31] $end
$var wire 1 g! WriteData [30] $end
$var wire 1 h! WriteData [29] $end
$var wire 1 i! WriteData [28] $end
$var wire 1 j! WriteData [27] $end
$var wire 1 k! WriteData [26] $end
$var wire 1 l! WriteData [25] $end
$var wire 1 m! WriteData [24] $end
$var wire 1 n! WriteData [23] $end
$var wire 1 o! WriteData [22] $end
$var wire 1 p! WriteData [21] $end
$var wire 1 q! WriteData [20] $end
$var wire 1 r! WriteData [19] $end
$var wire 1 s! WriteData [18] $end
$var wire 1 t! WriteData [17] $end
$var wire 1 u! WriteData [16] $end
$var wire 1 v! WriteData [15] $end
$var wire 1 w! WriteData [14] $end
$var wire 1 x! WriteData [13] $end
$var wire 1 y! WriteData [12] $end
$var wire 1 z! WriteData [11] $end
$var wire 1 {! WriteData [10] $end
$var wire 1 |! WriteData [9] $end
$var wire 1 }! WriteData [8] $end
$var wire 1 ~! WriteData [7] $end
$var wire 1 !" WriteData [6] $end
$var wire 1 "" WriteData [5] $end
$var wire 1 #" WriteData [4] $end
$var wire 1 $" WriteData [3] $end
$var wire 1 %" WriteData [2] $end
$var wire 1 &" WriteData [1] $end
$var wire 1 '" WriteData [0] $end
$var wire 1 (" WriteReg [4] $end
$var wire 1 )" WriteReg [3] $end
$var wire 1 *" WriteReg [2] $end
$var wire 1 +" WriteReg [1] $end
$var wire 1 ," WriteReg [0] $end
$var wire 1 -" probe_data_memory [31] $end
$var wire 1 ." probe_data_memory [30] $end
$var wire 1 /" probe_data_memory [29] $end
$var wire 1 0" probe_data_memory [28] $end
$var wire 1 1" probe_data_memory [27] $end
$var wire 1 2" probe_data_memory [26] $end
$var wire 1 3" probe_data_memory [25] $end
$var wire 1 4" probe_data_memory [24] $end
$var wire 1 5" probe_data_memory [23] $end
$var wire 1 6" probe_data_memory [22] $end
$var wire 1 7" probe_data_memory [21] $end
$var wire 1 8" probe_data_memory [20] $end
$var wire 1 9" probe_data_memory [19] $end
$var wire 1 :" probe_data_memory [18] $end
$var wire 1 ;" probe_data_memory [17] $end
$var wire 1 <" probe_data_memory [16] $end
$var wire 1 =" probe_data_memory [15] $end
$var wire 1 >" probe_data_memory [14] $end
$var wire 1 ?" probe_data_memory [13] $end
$var wire 1 @" probe_data_memory [12] $end
$var wire 1 A" probe_data_memory [11] $end
$var wire 1 B" probe_data_memory [10] $end
$var wire 1 C" probe_data_memory [9] $end
$var wire 1 D" probe_data_memory [8] $end
$var wire 1 E" probe_data_memory [7] $end
$var wire 1 F" probe_data_memory [6] $end
$var wire 1 G" probe_data_memory [5] $end
$var wire 1 H" probe_data_memory [4] $end
$var wire 1 I" probe_data_memory [3] $end
$var wire 1 J" probe_data_memory [2] $end
$var wire 1 K" probe_data_memory [1] $end
$var wire 1 L" probe_data_memory [0] $end
$var wire 1 M" probe_register_file [31] $end
$var wire 1 N" probe_register_file [30] $end
$var wire 1 O" probe_register_file [29] $end
$var wire 1 P" probe_register_file [28] $end
$var wire 1 Q" probe_register_file [27] $end
$var wire 1 R" probe_register_file [26] $end
$var wire 1 S" probe_register_file [25] $end
$var wire 1 T" probe_register_file [24] $end
$var wire 1 U" probe_register_file [23] $end
$var wire 1 V" probe_register_file [22] $end
$var wire 1 W" probe_register_file [21] $end
$var wire 1 X" probe_register_file [20] $end
$var wire 1 Y" probe_register_file [19] $end
$var wire 1 Z" probe_register_file [18] $end
$var wire 1 [" probe_register_file [17] $end
$var wire 1 \" probe_register_file [16] $end
$var wire 1 ]" probe_register_file [15] $end
$var wire 1 ^" probe_register_file [14] $end
$var wire 1 _" probe_register_file [13] $end
$var wire 1 `" probe_register_file [12] $end
$var wire 1 a" probe_register_file [11] $end
$var wire 1 b" probe_register_file [10] $end
$var wire 1 c" probe_register_file [9] $end
$var wire 1 d" probe_register_file [8] $end
$var wire 1 e" probe_register_file [7] $end
$var wire 1 f" probe_register_file [6] $end
$var wire 1 g" probe_register_file [5] $end
$var wire 1 h" probe_register_file [4] $end
$var wire 1 i" probe_register_file [3] $end
$var wire 1 j" probe_register_file [2] $end
$var wire 1 k" probe_register_file [1] $end
$var wire 1 l" probe_register_file [0] $end
$var wire 1 m" result [31] $end
$var wire 1 n" result [30] $end
$var wire 1 o" result [29] $end
$var wire 1 p" result [28] $end
$var wire 1 q" result [27] $end
$var wire 1 r" result [26] $end
$var wire 1 s" result [25] $end
$var wire 1 t" result [24] $end
$var wire 1 u" result [23] $end
$var wire 1 v" result [22] $end
$var wire 1 w" result [21] $end
$var wire 1 x" result [20] $end
$var wire 1 y" result [19] $end
$var wire 1 z" result [18] $end
$var wire 1 {" result [17] $end
$var wire 1 |" result [16] $end
$var wire 1 }" result [15] $end
$var wire 1 ~" result [14] $end
$var wire 1 !# result [13] $end
$var wire 1 "# result [12] $end
$var wire 1 ## result [11] $end
$var wire 1 $# result [10] $end
$var wire 1 %# result [9] $end
$var wire 1 &# result [8] $end
$var wire 1 '# result [7] $end
$var wire 1 (# result [6] $end
$var wire 1 )# result [5] $end
$var wire 1 *# result [4] $end
$var wire 1 +# result [3] $end
$var wire 1 ,# result [2] $end
$var wire 1 -# result [1] $end
$var wire 1 .# result [0] $end

$scope module i1 $end
$var wire 1 /# gnd $end
$var wire 1 0# vcc $end
$var wire 1 1# unknown $end
$var tri1 1 2# devclrn $end
$var tri1 1 3# devpor $end
$var tri1 1 4# devoe $end
$var wire 1 5# probe_register_file[0]~output_o $end
$var wire 1 6# probe_register_file[1]~output_o $end
$var wire 1 7# probe_register_file[2]~output_o $end
$var wire 1 8# probe_register_file[3]~output_o $end
$var wire 1 9# probe_register_file[4]~output_o $end
$var wire 1 :# probe_register_file[5]~output_o $end
$var wire 1 ;# probe_register_file[6]~output_o $end
$var wire 1 <# probe_register_file[7]~output_o $end
$var wire 1 =# probe_register_file[8]~output_o $end
$var wire 1 ># probe_register_file[9]~output_o $end
$var wire 1 ?# probe_register_file[10]~output_o $end
$var wire 1 @# probe_register_file[11]~output_o $end
$var wire 1 A# probe_register_file[12]~output_o $end
$var wire 1 B# probe_register_file[13]~output_o $end
$var wire 1 C# probe_register_file[14]~output_o $end
$var wire 1 D# probe_register_file[15]~output_o $end
$var wire 1 E# probe_register_file[16]~output_o $end
$var wire 1 F# probe_register_file[17]~output_o $end
$var wire 1 G# probe_register_file[18]~output_o $end
$var wire 1 H# probe_register_file[19]~output_o $end
$var wire 1 I# probe_register_file[20]~output_o $end
$var wire 1 J# probe_register_file[21]~output_o $end
$var wire 1 K# probe_register_file[22]~output_o $end
$var wire 1 L# probe_register_file[23]~output_o $end
$var wire 1 M# probe_register_file[24]~output_o $end
$var wire 1 N# probe_register_file[25]~output_o $end
$var wire 1 O# probe_register_file[26]~output_o $end
$var wire 1 P# probe_register_file[27]~output_o $end
$var wire 1 Q# probe_register_file[28]~output_o $end
$var wire 1 R# probe_register_file[29]~output_o $end
$var wire 1 S# probe_register_file[30]~output_o $end
$var wire 1 T# probe_register_file[31]~output_o $end
$var wire 1 U# probe_data_memory[0]~output_o $end
$var wire 1 V# probe_data_memory[1]~output_o $end
$var wire 1 W# probe_data_memory[2]~output_o $end
$var wire 1 X# probe_data_memory[3]~output_o $end
$var wire 1 Y# probe_data_memory[4]~output_o $end
$var wire 1 Z# probe_data_memory[5]~output_o $end
$var wire 1 [# probe_data_memory[6]~output_o $end
$var wire 1 \# probe_data_memory[7]~output_o $end
$var wire 1 ]# probe_data_memory[8]~output_o $end
$var wire 1 ^# probe_data_memory[9]~output_o $end
$var wire 1 _# probe_data_memory[10]~output_o $end
$var wire 1 `# probe_data_memory[11]~output_o $end
$var wire 1 a# probe_data_memory[12]~output_o $end
$var wire 1 b# probe_data_memory[13]~output_o $end
$var wire 1 c# probe_data_memory[14]~output_o $end
$var wire 1 d# probe_data_memory[15]~output_o $end
$var wire 1 e# probe_data_memory[16]~output_o $end
$var wire 1 f# probe_data_memory[17]~output_o $end
$var wire 1 g# probe_data_memory[18]~output_o $end
$var wire 1 h# probe_data_memory[19]~output_o $end
$var wire 1 i# probe_data_memory[20]~output_o $end
$var wire 1 j# probe_data_memory[21]~output_o $end
$var wire 1 k# probe_data_memory[22]~output_o $end
$var wire 1 l# probe_data_memory[23]~output_o $end
$var wire 1 m# probe_data_memory[24]~output_o $end
$var wire 1 n# probe_data_memory[25]~output_o $end
$var wire 1 o# probe_data_memory[26]~output_o $end
$var wire 1 p# probe_data_memory[27]~output_o $end
$var wire 1 q# probe_data_memory[28]~output_o $end
$var wire 1 r# probe_data_memory[29]~output_o $end
$var wire 1 s# probe_data_memory[30]~output_o $end
$var wire 1 t# probe_data_memory[31]~output_o $end
$var wire 1 u# WriteReg[0]~output_o $end
$var wire 1 v# WriteReg[1]~output_o $end
$var wire 1 w# WriteReg[2]~output_o $end
$var wire 1 x# WriteReg[3]~output_o $end
$var wire 1 y# WriteReg[4]~output_o $end
$var wire 1 z# result[0]~output_o $end
$var wire 1 {# result[1]~output_o $end
$var wire 1 |# result[2]~output_o $end
$var wire 1 }# result[3]~output_o $end
$var wire 1 ~# result[4]~output_o $end
$var wire 1 !$ result[5]~output_o $end
$var wire 1 "$ result[6]~output_o $end
$var wire 1 #$ result[7]~output_o $end
$var wire 1 $$ result[8]~output_o $end
$var wire 1 %$ result[9]~output_o $end
$var wire 1 &$ result[10]~output_o $end
$var wire 1 '$ result[11]~output_o $end
$var wire 1 ($ result[12]~output_o $end
$var wire 1 )$ result[13]~output_o $end
$var wire 1 *$ result[14]~output_o $end
$var wire 1 +$ result[15]~output_o $end
$var wire 1 ,$ result[16]~output_o $end
$var wire 1 -$ result[17]~output_o $end
$var wire 1 .$ result[18]~output_o $end
$var wire 1 /$ result[19]~output_o $end
$var wire 1 0$ result[20]~output_o $end
$var wire 1 1$ result[21]~output_o $end
$var wire 1 2$ result[22]~output_o $end
$var wire 1 3$ result[23]~output_o $end
$var wire 1 4$ result[24]~output_o $end
$var wire 1 5$ result[25]~output_o $end
$var wire 1 6$ result[26]~output_o $end
$var wire 1 7$ result[27]~output_o $end
$var wire 1 8$ result[28]~output_o $end
$var wire 1 9$ result[29]~output_o $end
$var wire 1 :$ result[30]~output_o $end
$var wire 1 ;$ result[31]~output_o $end
$var wire 1 <$ ALUResult[0]~output_o $end
$var wire 1 =$ ALUResult[1]~output_o $end
$var wire 1 >$ ALUResult[2]~output_o $end
$var wire 1 ?$ ALUResult[3]~output_o $end
$var wire 1 @$ ALUResult[4]~output_o $end
$var wire 1 A$ ALUResult[5]~output_o $end
$var wire 1 B$ ALUResult[6]~output_o $end
$var wire 1 C$ ALUResult[7]~output_o $end
$var wire 1 D$ ALUResult[8]~output_o $end
$var wire 1 E$ ALUResult[9]~output_o $end
$var wire 1 F$ ALUResult[10]~output_o $end
$var wire 1 G$ ALUResult[11]~output_o $end
$var wire 1 H$ ALUResult[12]~output_o $end
$var wire 1 I$ ALUResult[13]~output_o $end
$var wire 1 J$ ALUResult[14]~output_o $end
$var wire 1 K$ ALUResult[15]~output_o $end
$var wire 1 L$ ALUResult[16]~output_o $end
$var wire 1 M$ ALUResult[17]~output_o $end
$var wire 1 N$ ALUResult[18]~output_o $end
$var wire 1 O$ ALUResult[19]~output_o $end
$var wire 1 P$ ALUResult[20]~output_o $end
$var wire 1 Q$ ALUResult[21]~output_o $end
$var wire 1 R$ ALUResult[22]~output_o $end
$var wire 1 S$ ALUResult[23]~output_o $end
$var wire 1 T$ ALUResult[24]~output_o $end
$var wire 1 U$ ALUResult[25]~output_o $end
$var wire 1 V$ ALUResult[26]~output_o $end
$var wire 1 W$ ALUResult[27]~output_o $end
$var wire 1 X$ ALUResult[28]~output_o $end
$var wire 1 Y$ ALUResult[29]~output_o $end
$var wire 1 Z$ ALUResult[30]~output_o $end
$var wire 1 [$ ALUResult[31]~output_o $end
$var wire 1 \$ SignImm[0]~output_o $end
$var wire 1 ]$ SignImm[1]~output_o $end
$var wire 1 ^$ SignImm[2]~output_o $end
$var wire 1 _$ SignImm[3]~output_o $end
$var wire 1 `$ SignImm[4]~output_o $end
$var wire 1 a$ SignImm[5]~output_o $end
$var wire 1 b$ SignImm[6]~output_o $end
$var wire 1 c$ SignImm[7]~output_o $end
$var wire 1 d$ SignImm[8]~output_o $end
$var wire 1 e$ SignImm[9]~output_o $end
$var wire 1 f$ SignImm[10]~output_o $end
$var wire 1 g$ SignImm[11]~output_o $end
$var wire 1 h$ SignImm[12]~output_o $end
$var wire 1 i$ SignImm[13]~output_o $end
$var wire 1 j$ SignImm[14]~output_o $end
$var wire 1 k$ SignImm[15]~output_o $end
$var wire 1 l$ SignImm[16]~output_o $end
$var wire 1 m$ SignImm[17]~output_o $end
$var wire 1 n$ SignImm[18]~output_o $end
$var wire 1 o$ SignImm[19]~output_o $end
$var wire 1 p$ SignImm[20]~output_o $end
$var wire 1 q$ SignImm[21]~output_o $end
$var wire 1 r$ SignImm[22]~output_o $end
$var wire 1 s$ SignImm[23]~output_o $end
$var wire 1 t$ SignImm[24]~output_o $end
$var wire 1 u$ SignImm[25]~output_o $end
$var wire 1 v$ SignImm[26]~output_o $end
$var wire 1 w$ SignImm[27]~output_o $end
$var wire 1 x$ SignImm[28]~output_o $end
$var wire 1 y$ SignImm[29]~output_o $end
$var wire 1 z$ SignImm[30]~output_o $end
$var wire 1 {$ SignImm[31]~output_o $end
$var wire 1 |$ SrcA[0]~output_o $end
$var wire 1 }$ SrcA[1]~output_o $end
$var wire 1 ~$ SrcA[2]~output_o $end
$var wire 1 !% SrcA[3]~output_o $end
$var wire 1 "% SrcA[4]~output_o $end
$var wire 1 #% SrcA[5]~output_o $end
$var wire 1 $% SrcA[6]~output_o $end
$var wire 1 %% SrcA[7]~output_o $end
$var wire 1 &% SrcA[8]~output_o $end
$var wire 1 '% SrcA[9]~output_o $end
$var wire 1 (% SrcA[10]~output_o $end
$var wire 1 )% SrcA[11]~output_o $end
$var wire 1 *% SrcA[12]~output_o $end
$var wire 1 +% SrcA[13]~output_o $end
$var wire 1 ,% SrcA[14]~output_o $end
$var wire 1 -% SrcA[15]~output_o $end
$var wire 1 .% SrcA[16]~output_o $end
$var wire 1 /% SrcA[17]~output_o $end
$var wire 1 0% SrcA[18]~output_o $end
$var wire 1 1% SrcA[19]~output_o $end
$var wire 1 2% SrcA[20]~output_o $end
$var wire 1 3% SrcA[21]~output_o $end
$var wire 1 4% SrcA[22]~output_o $end
$var wire 1 5% SrcA[23]~output_o $end
$var wire 1 6% SrcA[24]~output_o $end
$var wire 1 7% SrcA[25]~output_o $end
$var wire 1 8% SrcA[26]~output_o $end
$var wire 1 9% SrcA[27]~output_o $end
$var wire 1 :% SrcA[28]~output_o $end
$var wire 1 ;% SrcA[29]~output_o $end
$var wire 1 <% SrcA[30]~output_o $end
$var wire 1 =% SrcA[31]~output_o $end
$var wire 1 >% SrcB[0]~output_o $end
$var wire 1 ?% SrcB[1]~output_o $end
$var wire 1 @% SrcB[2]~output_o $end
$var wire 1 A% SrcB[3]~output_o $end
$var wire 1 B% SrcB[4]~output_o $end
$var wire 1 C% SrcB[5]~output_o $end
$var wire 1 D% SrcB[6]~output_o $end
$var wire 1 E% SrcB[7]~output_o $end
$var wire 1 F% SrcB[8]~output_o $end
$var wire 1 G% SrcB[9]~output_o $end
$var wire 1 H% SrcB[10]~output_o $end
$var wire 1 I% SrcB[11]~output_o $end
$var wire 1 J% SrcB[12]~output_o $end
$var wire 1 K% SrcB[13]~output_o $end
$var wire 1 L% SrcB[14]~output_o $end
$var wire 1 M% SrcB[15]~output_o $end
$var wire 1 N% SrcB[16]~output_o $end
$var wire 1 O% SrcB[17]~output_o $end
$var wire 1 P% SrcB[18]~output_o $end
$var wire 1 Q% SrcB[19]~output_o $end
$var wire 1 R% SrcB[20]~output_o $end
$var wire 1 S% SrcB[21]~output_o $end
$var wire 1 T% SrcB[22]~output_o $end
$var wire 1 U% SrcB[23]~output_o $end
$var wire 1 V% SrcB[24]~output_o $end
$var wire 1 W% SrcB[25]~output_o $end
$var wire 1 X% SrcB[26]~output_o $end
$var wire 1 Y% SrcB[27]~output_o $end
$var wire 1 Z% SrcB[28]~output_o $end
$var wire 1 [% SrcB[29]~output_o $end
$var wire 1 \% SrcB[30]~output_o $end
$var wire 1 ]% SrcB[31]~output_o $end
$var wire 1 ^% WriteData[0]~output_o $end
$var wire 1 _% WriteData[1]~output_o $end
$var wire 1 `% WriteData[2]~output_o $end
$var wire 1 a% WriteData[3]~output_o $end
$var wire 1 b% WriteData[4]~output_o $end
$var wire 1 c% WriteData[5]~output_o $end
$var wire 1 d% WriteData[6]~output_o $end
$var wire 1 e% WriteData[7]~output_o $end
$var wire 1 f% WriteData[8]~output_o $end
$var wire 1 g% WriteData[9]~output_o $end
$var wire 1 h% WriteData[10]~output_o $end
$var wire 1 i% WriteData[11]~output_o $end
$var wire 1 j% WriteData[12]~output_o $end
$var wire 1 k% WriteData[13]~output_o $end
$var wire 1 l% WriteData[14]~output_o $end
$var wire 1 m% WriteData[15]~output_o $end
$var wire 1 n% WriteData[16]~output_o $end
$var wire 1 o% WriteData[17]~output_o $end
$var wire 1 p% WriteData[18]~output_o $end
$var wire 1 q% WriteData[19]~output_o $end
$var wire 1 r% WriteData[20]~output_o $end
$var wire 1 s% WriteData[21]~output_o $end
$var wire 1 t% WriteData[22]~output_o $end
$var wire 1 u% WriteData[23]~output_o $end
$var wire 1 v% WriteData[24]~output_o $end
$var wire 1 w% WriteData[25]~output_o $end
$var wire 1 x% WriteData[26]~output_o $end
$var wire 1 y% WriteData[27]~output_o $end
$var wire 1 z% WriteData[28]~output_o $end
$var wire 1 {% WriteData[29]~output_o $end
$var wire 1 |% WriteData[30]~output_o $end
$var wire 1 }% WriteData[31]~output_o $end
$var wire 1 ~% ReadData[0]~output_o $end
$var wire 1 !& ReadData[1]~output_o $end
$var wire 1 "& ReadData[2]~output_o $end
$var wire 1 #& ReadData[3]~output_o $end
$var wire 1 $& ReadData[4]~output_o $end
$var wire 1 %& ReadData[5]~output_o $end
$var wire 1 && ReadData[6]~output_o $end
$var wire 1 '& ReadData[7]~output_o $end
$var wire 1 (& ReadData[8]~output_o $end
$var wire 1 )& ReadData[9]~output_o $end
$var wire 1 *& ReadData[10]~output_o $end
$var wire 1 +& ReadData[11]~output_o $end
$var wire 1 ,& ReadData[12]~output_o $end
$var wire 1 -& ReadData[13]~output_o $end
$var wire 1 .& ReadData[14]~output_o $end
$var wire 1 /& ReadData[15]~output_o $end
$var wire 1 0& ReadData[16]~output_o $end
$var wire 1 1& ReadData[17]~output_o $end
$var wire 1 2& ReadData[18]~output_o $end
$var wire 1 3& ReadData[19]~output_o $end
$var wire 1 4& ReadData[20]~output_o $end
$var wire 1 5& ReadData[21]~output_o $end
$var wire 1 6& ReadData[22]~output_o $end
$var wire 1 7& ReadData[23]~output_o $end
$var wire 1 8& ReadData[24]~output_o $end
$var wire 1 9& ReadData[25]~output_o $end
$var wire 1 :& ReadData[26]~output_o $end
$var wire 1 ;& ReadData[27]~output_o $end
$var wire 1 <& ReadData[28]~output_o $end
$var wire 1 =& ReadData[29]~output_o $end
$var wire 1 >& ReadData[30]~output_o $end
$var wire 1 ?& ReadData[31]~output_o $end
$var wire 1 @& clk~input_o $end
$var wire 1 A& clk~inputclkctrl_outclk $end
$var wire 1 B& sw[1]~input_o $end
$var wire 1 C& sw[0]~input_o $end
$var wire 1 D& alu|Selector31~0_combout $end
$var wire 1 E& Equal0~0_combout $end
$var wire 1 F& Equal0~0clkctrl_outclk $end
$var wire 1 G& rf|registers~0_combout $end
$var wire 1 H& rst~input_o $end
$var wire 1 I& rf|registers[1][16]~1_combout $end
$var wire 1 J& rf|registers[1][0]~q $end
$var wire 1 K& rf|Mux31~0_combout $end
$var wire 1 L& mem|mem[2][2]~0_combout $end
$var wire 1 M& mem|mem[2][2]~q $end
$var wire 1 N& mem|Mux29~0_combout $end
$var wire 1 O& rf|registers~2_combout $end
$var wire 1 P& rf|registers[1][2]~q $end
$var wire 1 Q& rf|Mux29~0_combout $end
$var wire 1 R& inst_ex[28]~0_combout $end
$var wire 1 S& rf|registers~3_combout $end
$var wire 1 T& rf|registers[1][3]~q $end
$var wire 1 U& rf|Mux28~0_combout $end
$var wire 1 V& rf|registers[1][4]~q $end
$var wire 1 W& rf|Mux27~0_combout $end
$var wire 1 X& rf|registers[1][5]~q $end
$var wire 1 Y& rf|Mux26~0_combout $end
$var wire 1 Z& rf|registers[1][6]~q $end
$var wire 1 [& rf|Mux25~0_combout $end
$var wire 1 \& rf|registers[1][7]~q $end
$var wire 1 ]& rf|Mux24~0_combout $end
$var wire 1 ^& mux2|MemtoReg_out[0]~0_combout $end
$var wire 1 _& mux2|MemtoReg_out[2]~1_combout $end
$var wire 1 `& mux2|MemtoReg_out[3]~2_combout $end
$var wire 1 a& mem|RD [31] $end
$var wire 1 b& mem|RD [30] $end
$var wire 1 c& mem|RD [29] $end
$var wire 1 d& mem|RD [28] $end
$var wire 1 e& mem|RD [27] $end
$var wire 1 f& mem|RD [26] $end
$var wire 1 g& mem|RD [25] $end
$var wire 1 h& mem|RD [24] $end
$var wire 1 i& mem|RD [23] $end
$var wire 1 j& mem|RD [22] $end
$var wire 1 k& mem|RD [21] $end
$var wire 1 l& mem|RD [20] $end
$var wire 1 m& mem|RD [19] $end
$var wire 1 n& mem|RD [18] $end
$var wire 1 o& mem|RD [17] $end
$var wire 1 p& mem|RD [16] $end
$var wire 1 q& mem|RD [15] $end
$var wire 1 r& mem|RD [14] $end
$var wire 1 s& mem|RD [13] $end
$var wire 1 t& mem|RD [12] $end
$var wire 1 u& mem|RD [11] $end
$var wire 1 v& mem|RD [10] $end
$var wire 1 w& mem|RD [9] $end
$var wire 1 x& mem|RD [8] $end
$var wire 1 y& mem|RD [7] $end
$var wire 1 z& mem|RD [6] $end
$var wire 1 {& mem|RD [5] $end
$var wire 1 |& mem|RD [4] $end
$var wire 1 }& mem|RD [3] $end
$var wire 1 ~& mem|RD [2] $end
$var wire 1 !' mem|RD [1] $end
$var wire 1 "' mem|RD [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1 #
1C
0B
1A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
1c
0b
1a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
1%!
0$!
1#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
1e!
0d!
1c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
1,"
0+"
0*"
0)"
0("
1L"
0K"
1J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
1.#
0-#
1,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0/#
10#
x1#
12#
13#
14#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
1W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
1z#
0{#
1|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
1<$
0=$
1>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
1\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
1>%
0?%
1@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
1~%
0!&
1"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
1C&
0D&
1E&
1F&
1G&
0H&
1I&
0J&
0K&
0L&
0M&
1N&
1O&
0P&
0Q&
1R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
1^&
1_&
0`&
1"'
z!'
1~&
0}&
z|&
z{&
zz&
zy&
zx&
zw&
zv&
zu&
zt&
zs&
zr&
zq&
zp&
zo&
zn&
zm&
zl&
zk&
zj&
zi&
zh&
zg&
zf&
ze&
zd&
zc&
zb&
za&
$end
#5000
1!
1@&
1A&
1P&
1J&
1Q&
1K&
15#
1^%
17#
1`%
1%"
1j"
1'"
1l"
#10000
1"
0!
1H&
0@&
0A&
#15000
1!
1@&
1A&
#20000
0!
0@&
0A&
#25000
1!
1@&
1A&
#30000
0!
0@&
0A&
#35000
1!
1@&
1A&
#40000
0!
0@&
0A&
#45000
1!
1@&
1A&
#50000
0!
0@&
0A&
#55000
1!
1@&
1A&
#60000
0!
0@&
0A&
#65000
1!
1@&
1A&
#70000
0!
0@&
0A&
#75000
1!
1@&
1A&
#80000
0!
0@&
0A&
#85000
1!
1@&
1A&
#90000
0!
0@&
0A&
#95000
1!
1@&
1A&
#100000
0!
0@&
0A&
#105000
1!
1@&
1A&
#110000
0!
0@&
0A&
#115000
1!
1@&
1A&
#120000
0!
0@&
0A&
#125000
1!
1@&
1A&
#130000
0!
0@&
0A&
#135000
1!
1@&
1A&
#140000
0!
0@&
0A&
#145000
1!
1@&
1A&
#150000
0!
0@&
0A&
#155000
1!
1@&
1A&
#160000
0!
0@&
0A&
#165000
1!
1@&
1A&
#170000
0!
0@&
0A&
#175000
1!
1@&
1A&
#180000
0!
0@&
0A&
#185000
1!
1@&
1A&
#190000
0!
0@&
0A&
#195000
1!
1@&
1A&
#200000
0!
0@&
0A&
#205000
1!
1@&
1A&
#210000
0!
0@&
0A&
#215000
1!
1@&
1A&
#220000
0!
0@&
0A&
#225000
1!
1@&
1A&
#230000
0!
0@&
0A&
#235000
1!
1@&
1A&
#240000
0!
0@&
0A&
#245000
1!
1@&
1A&
#250000
0!
0@&
0A&
#255000
1!
1@&
1A&
#260000
0!
0@&
0A&
#265000
1!
1@&
1A&
#270000
0!
0@&
0A&
#275000
1!
1@&
1A&
#280000
0!
0@&
0A&
#285000
1!
1@&
1A&
#290000
0!
0@&
0A&
#295000
1!
1@&
1A&
#300000
0!
0@&
0A&
#305000
1!
1@&
1A&
#310000
0!
0@&
0A&
#315000
1!
1@&
1A&
#320000
0!
0@&
0A&
#325000
1!
1@&
1A&
#330000
0!
0@&
0A&
#335000
1!
1@&
1A&
#340000
0!
0@&
0A&
#345000
1!
1@&
1A&
#350000
0!
0@&
0A&
#355000
1!
1@&
1A&
#360000
0!
0@&
0A&
#365000
1!
1@&
1A&
#370000
0!
0@&
0A&
#375000
1!
1@&
1A&
#380000
b11 #
b10 #
0!
0C&
1B&
0@&
0A&
1L&
0I&
0_&
0^&
0O&
0N&
0K&
0E&
1D&
0F&
0>$
0<$
0U#
1=$
1{#
1V#
16#
1v#
1w#
1]$
1?%
1_%
0u#
0\$
0^$
0>%
0@%
05#
0^%
0W#
0z#
0|#
0,#
0.#
0J"
0'"
0l"
0c!
0e!
0#!
0%!
0,"
1&"
1d!
1$!
1*"
1+"
1k"
1K"
1-#
1B
0L"
0C
0A
#385000
1!
1@&
1A&
1M&
1N&
1W#
1J"
#390000
0!
0@&
0A&
#395000
1!
1@&
1A&
#400000
0!
0@&
0A&
#405000
1!
1@&
1A&
#410000
0!
0@&
0A&
#415000
1!
1@&
1A&
#420000
0!
0@&
0A&
#425000
1!
1@&
1A&
#430000
0!
0@&
0A&
#435000
1!
1@&
1A&
#440000
0!
0@&
0A&
#445000
1!
1@&
1A&
#450000
0!
0@&
0A&
#455000
1!
1@&
1A&
#460000
0!
0@&
0A&
#465000
1!
1@&
1A&
#470000
0!
0@&
0A&
#475000
1!
1@&
1A&
#480000
0!
0@&
0A&
#485000
1!
1@&
1A&
#490000
0!
0@&
0A&
#495000
1!
1@&
1A&
#500000
0!
0@&
0A&
#505000
1!
1@&
1A&
#510000
0!
0@&
0A&
#515000
1!
1@&
1A&
#520000
0!
0@&
0A&
#525000
1!
1@&
1A&
#530000
0!
0@&
0A&
#535000
1!
1@&
1A&
#540000
0!
0@&
0A&
#545000
1!
1@&
1A&
#550000
0!
0@&
0A&
#555000
1!
1@&
1A&
#560000
0!
0@&
0A&
#565000
1!
1@&
1A&
#570000
0!
0@&
0A&
#575000
1!
1@&
1A&
#580000
0!
0@&
0A&
#585000
1!
1@&
1A&
#590000
0!
0@&
0A&
#595000
1!
1@&
1A&
#600000
0!
0@&
0A&
#605000
1!
1@&
1A&
#610000
0!
0@&
0A&
#615000
1!
1@&
1A&
#620000
0!
0@&
0A&
#625000
1!
1@&
1A&
#630000
0!
0@&
0A&
#635000
1!
1@&
1A&
#640000
0!
0@&
0A&
#645000
1!
1@&
1A&
#650000
0!
0@&
0A&
#655000
1!
1@&
1A&
#660000
0!
0@&
0A&
#665000
1!
1@&
1A&
#670000
0!
0@&
0A&
#675000
1!
1@&
1A&
#680000
0!
0@&
0A&
#685000
1!
1@&
1A&
#690000
0!
0@&
0A&
#695000
1!
1@&
1A&
#700000
0!
0@&
0A&
#705000
1!
1@&
1A&
#710000
0!
0@&
0A&
#715000
1!
1@&
1A&
#720000
0!
0@&
0A&
#725000
1!
1@&
1A&
#730000
0!
0@&
0A&
#735000
1!
1@&
1A&
#740000
0!
0@&
0A&
#745000
1!
1@&
1A&
#750000
0!
0@&
0A&
#755000
1!
1@&
1A&
#760000
0!
0@&
0A&
#765000
1!
1@&
1A&
#770000
0!
0@&
0A&
#775000
1!
1@&
1A&
#780000
0!
0@&
0A&
#785000
1!
1@&
1A&
#790000
0!
0@&
0A&
#795000
1!
1@&
1A&
#800000
0!
0@&
0A&
#805000
1!
1@&
1A&
#810000
0!
0@&
0A&
#815000
1!
1@&
1A&
#820000
0!
0@&
0A&
#825000
1!
1@&
1A&
#830000
0!
0@&
0A&
#835000
1!
1@&
1A&
#840000
0!
0@&
0A&
#845000
1!
1@&
1A&
#850000
0!
0@&
0A&
#855000
1!
1@&
1A&
#860000
0!
0@&
0A&
#865000
1!
1@&
1A&
#870000
0!
0@&
0A&
#875000
1!
1@&
1A&
#880000
0!
0@&
0A&
#885000
1!
1@&
1A&
#890000
0!
0@&
0A&
#895000
1!
1@&
1A&
#900000
0!
0@&
0A&
#905000
1!
1@&
1A&
#910000
0!
0@&
0A&
#915000
1!
1@&
1A&
#920000
0!
0@&
0A&
#925000
1!
1@&
1A&
#930000
0!
0@&
0A&
#935000
1!
1@&
1A&
#940000
0!
0@&
0A&
#945000
1!
1@&
1A&
#950000
0!
0@&
0A&
#955000
1!
1@&
1A&
#960000
b0 #
b1 #
0!
1C&
0B&
0@&
0A&
1I&
1_&
1^&
1O&
1K&
1E&
0D&
1F&
1>$
1<$
1U#
0=$
0{#
0V#
06#
0v#
0w#
0]$
0?%
0_%
1u#
1\$
1^$
1>%
1@%
15#
1^%
1z#
1|#
1,#
1.#
1'"
1l"
1c!
1e!
1#!
1%!
1,"
0&"
0d!
0$!
0*"
0+"
0k"
0K"
0-#
0B
1L"
1C
1A
#965000
1!
1@&
1A&
#970000
0!
0@&
0A&
#975000
1!
1@&
1A&
#980000
0!
0@&
0A&
#985000
1!
1@&
1A&
#990000
0!
0@&
0A&
#995000
1!
1@&
1A&
#1000000
