#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jan  9 14:13:46 2018
# Process ID: 56183
# Current directory: /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/Vivado/2017.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/Vivado/2017.1/scripts/init.tcl'
361 Beta devices matching pattern found, 0 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.930 ; gain = 14.598 ; free physical = 131 ; free virtual = 11799
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1169.117 ; gain = 72.188 ; free physical = 124 ; free virtual = 11702
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56201 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1250.117 ; gain = 80.977 ; free physical = 119 ; free virtual = 11644
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7772' bound to instance 'design_1_i' of component 'design_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:235]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7822]
INFO: [Synth 8-638] synthesizing module 'global_mem_imp_1MVIE4V' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6015]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_1' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6270]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21912]
INFO: [Synth 8-3919] null assignment ignored [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22089]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16976]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_11_SRL_FIFO' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 13 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (3#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (4#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685' bound to instance 'XORCY_I' of component 'XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (5#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (6#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685' bound to instance 'XORCY_I' of component 'XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685' bound to instance 'XORCY_I' of component 'XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21638' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:45685' bound to instance 'XORCY_I' of component 'XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (7#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43673' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_11_SRL_FIFO' (8#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_incr_burst_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17802]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18164]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18441]
WARNING: [Synth 8-6014] Unused sequential element GEN_WR_NO_ECC.wr_b2b_elgible_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18966]
WARNING: [Synth 8-6014] Unused sequential element bvalid_cnt_amax_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:20539]
WARNING: [Synth 8-6014] Unused sequential element bvalid_cnt_max_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:20540]
WARNING: [Synth 8-6014] Unused sequential element GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_we_ld_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18933]
WARNING: [Synth 8-6014] Unused sequential element GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_cmb_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:19495]
WARNING: [Synth 8-6014] Unused sequential element GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_addr_rst_cmb_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17707]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[31].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[30].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[29].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[28].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[27].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[26].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[25].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[24].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[23].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[22].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[21].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[20].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[19].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[18].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[17].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[16].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[15].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[14].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[13].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[12].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[11].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[10].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[9].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[8].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[7].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[6].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[5].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[4].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[3].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[2].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[1].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
WARNING: [Synth 8-6014] Unused sequential element GEN_WRDATA[0].bram_wrdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18897]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12634]
WARNING: [Synth 8-6014] Unused sequential element curr_incr_burst_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12846]
WARNING: [Synth 8-6014] Unused sequential element brst_cnt_ld_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13456]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_cmb_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13858]
WARNING: [Synth 8-6014] Unused sequential element alast_bram_addr_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13864]
WARNING: [Synth 8-6014] Unused sequential element ar_active_clr_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13868]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14975]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_cmb_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16015]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16027]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_clr_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16026]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12177]
WARNING: [Synth 8-6014] Unused sequential element brst_cnt_dec_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:13433]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
WARNING: [Synth 8-6014] Unused sequential element GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:15121]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/9183/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (14#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/synth/design_1_axi_bram_ctrl_0_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3087]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1UV1R31' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1UV1R31' (15#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:194]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_2PKX7J' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2147]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_2PKX7J' (16#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2147]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1RZ9R7I' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2863]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1RZ9R7I' (17#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2863]
INFO: [Synth 8-3491] module 'design_1_xbar_2' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59' bound to instance 'xbar' of component 'design_1_xbar_2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3739]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000100000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 76 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 76 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 13'b0000000000000 
	Parameter C_HIGH_ID bound to: 13'b0111111111111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 49 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (18#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (19#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder' (20#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl' (22#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo' (23#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_arbiter_resp' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element n_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1145]
WARNING: [Synth 8-6014] Unused sequential element carry_rr_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1146]
WARNING: [Synth 8-6014] Unused sequential element mask_rr_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1147]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_arbiter_resp' (24#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (25#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor' (26#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 13'b0000000000000 
	Parameter C_HIGH_ID bound to: 13'b0111111111111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 17 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (26#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized0' (26#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter' (27#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized0' (27#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo' (28#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 13'b1000000000000 
	Parameter C_HIGH_ID bound to: 13'b1000000000000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 49 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_ndeep_srl__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 13'b1000000000000 
	Parameter C_HIGH_ID bound to: 13'b1000000000000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000001000010000000000001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 17 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_si_transactor__parameterized2' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_router__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_router__parameterized0' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 13'b0000000000000 
	Parameter C_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 3 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 13'b1000000000000 
	Parameter C_DATA_WIDTH bound to: 13 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 3 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized0' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (29#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux' (30#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 48 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (31#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice' (32#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized0' (32#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 15 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized1' (32#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized2' (32#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 48 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (33#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axi_register_slice' (34#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2' (34#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2' (34#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_wdata_mux__parameterized0' (34#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave' (35#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 76 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (35#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (35#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter' (36#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar' (37#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar' (38#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (39#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (40#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3087]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6433]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_6' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195260' bound to instance 'U0' of component 'blk_mem_gen_v8_3_6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (49#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'global_mem_imp_1MVIE4V' (50#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6015]
INFO: [Synth 8-638] synthesizing module 'mb0_imp_UI1D0N' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6512]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_4' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/synth/design_1_axi_gpio_0_4.vhd:59' bound to instance 'axi_gpio_pmod_ja' of component 'design_1_axi_gpio_0_4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7180]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/synth/design_1_axi_gpio_0_4.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/synth/design_1_axi_gpio_0_4.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (51#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (51#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (51#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (51#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (52#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (53#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (54#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (55#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (56#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (57#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_4' (58#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/synth/design_1_axi_gpio_0_4.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_5' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/synth/design_1_axi_gpio_0_5.vhd:59' bound to instance 'axi_gpio_pmod_jb' of component 'design_1_axi_gpio_0_5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7205]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/synth/design_1_axi_gpio_0_5.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/synth/design_1_axi_gpio_0_5.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_5' (59#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/synth/design_1_axi_gpio_0_5.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_6' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/synth/design_1_axi_gpio_0_6.vhd:59' bound to instance 'axi_gpio_pmod_jc' of component 'design_1_axi_gpio_0_6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7230]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/synth/design_1_axi_gpio_0_6.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/synth/design_1_axi_gpio_0_6.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (59#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (59#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_6' (60#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/synth/design_1_axi_gpio_0_6.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_7' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/synth/design_1_axi_gpio_0_7.vhd:59' bound to instance 'axi_gpio_pmod_jd' of component 'design_1_axi_gpio_0_7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7255]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/synth/design_1_axi_gpio_0_7.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/synth/design_1_axi_gpio_0_7.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_7' (61#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/synth/design_1_axi_gpio_0_7.vhd:86]
INFO: [Synth 8-3491] module 'design_1_axi_max11046_0_SHDN_CONVST_0' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/synth/design_1_axi_max11046_0_SHDN_CONVST_0.vhd:59' bound to instance 'axi_max11046_0_CS_RD' of component 'design_1_axi_max11046_0_SHDN_CONVST_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7280]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_max11046_0_SHDN_CONVST_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/synth/design_1_axi_max11046_0_SHDN_CONVST_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/synth/design_1_axi_max11046_0_SHDN_CONVST_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (61#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (61#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized4' (61#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_max11046_0_SHDN_CONVST_0' (62#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/synth/design_1_axi_max11046_0_SHDN_CONVST_0.vhd:85]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:59' bound to instance 'axi_max11046_0_db16_cr4_RnM' of component 'design_1_axi_gpio_0_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7304]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (62#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized2' (62#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized6' (62#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (63#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/synth/design_1_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_2' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:59' bound to instance 'axi_max11046_0_SHDN_CONVST' of component 'design_1_axi_gpio_0_2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7327]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_2' (64#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/synth/design_1_axi_gpio_0_2.vhd:85]
INFO: [Synth 8-3491] module 'design_1_axi_max11046_0_CS_RD_0' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/synth/design_1_axi_max11046_0_CS_RD_0.vhd:59' bound to instance 'axi_max11046_0_WR_EOC' of component 'design_1_axi_max11046_0_CS_RD_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7351]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_max11046_0_CS_RD_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/synth/design_1_axi_max11046_0_CS_RD_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/synth/design_1_axi_max11046_0_CS_RD_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized8' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized3' (64#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized8' (64#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_max11046_0_CS_RD_0' (65#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/synth/design_1_axi_max11046_0_CS_RD_0.vhd:85]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:59' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7375]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (66#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:21613' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (67#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (68#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (69#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (69#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (70#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (71#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (72#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (73#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:13563]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:15041]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (74#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (75#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:6639]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_FDRE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_FDRE' (76#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3115]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (77#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (78#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E' (79#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized0' (79#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized1' (79#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized2' (79#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3874]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4112]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4113]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4126]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:4127]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_FDRSE' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_FDRSE' (80#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_SRL_FIFO' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_MUXCY_XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_MUXCY_XORCY' (81#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_XORCY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_XORCY' (82#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_MB_SRL16E__parameterized3' (82#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_9_SRL_FIFO' (83#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (84#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:3115]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (85#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:6639]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (85#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (85#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (85#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (86#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/359c/hdl/mdm_v3_2_vh_rfs.vhd:13563]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (87#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (139#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4115]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TJY5A2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TJY5A2' (140#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ULP7F' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ULP7F' (141#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:349]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1ST8VCP' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1ST8VCP' (142#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:450]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1VL7BS' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1VL7BS' (143#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:551]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1SCJ60S' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:652]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1SCJ60S' (144#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:652]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_2F3YE5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:771]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter' (145#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (146#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_2F3YE5' (147#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:771]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1QRVTMN' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1050]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1QRVTMN' (148#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_3Q3PZY' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1151]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_3Q3PZY' (149#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1151]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1XNX646' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1252]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1XNX646' (150#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1252]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_5MCKWN' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1353]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_5MCKWN' (151#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1353]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_GJLCO2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1454]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_GJLCO2' (152#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1454]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5YLOQG' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2312]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5YLOQG' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2312]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000000001110000000000000000000000000000000000000000000000000100000000000110000000000000000000000000000000000000000000000000010000000000010100000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 352'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_crossbar_sasd' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000000001110000000000000000000000000000000000000000000000000100000000000110000000000000000000000000000000000000000000000000010000000000010100000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 704'b00000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000001000000000001111111111111111111000000000000000000000000000000000100000000000110111111111111111100000000000000000000000000000000010000000000010111111111111111110000000000000000000000000000000001000000000001001111111111111111000000000000000000000000000000000100001000000000000111111111111100000000000000000000000000000000010000000000001111111111111111110000000000000000000000000000000001000000000000101111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 352'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 12 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 11'b00000000000 
	Parameter P_M_AXILITE_MASK bound to: 11'b00000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 11 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000000001110000000000000000000000000000000000000000000000000100000000000110000000000000000000000000000000000000000000000000010000000000010100000000000000000000000000000000000000000000000001000000000001000000000000000000000000000000000000000000000000000100001000000000000000000000000000000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 704'b00000000000000000000000000000000010000011100000011111111111111110000000000000000000000000000000001000000000001111111111111111111000000000000000000000000000000000100000000000110111111111111111100000000000000000000000000000000010000000000010111111111111111110000000000000000000000000000000001000000000001001111111111111111000000000000000000000000000000000100001000000000000111111111111100000000000000000000000000000000010000000000001111111111111111110000000000000000000000000000000001000000000000101111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 12'b011111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_decoder__parameterized1' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_decerr_slave__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_decerr_slave__parameterized0' (153#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter_sasd' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_addr_arbiter_sasd' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_13_splitter__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_splitter__parameterized0' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_12_axic_register_slice__parameterized3' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 12 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (154#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_crossbar_sasd' (155#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_13_axi_crossbar__parameterized0' (155#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (156#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (157#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4115]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1CM87PO' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1538]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (158#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (159#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (160#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (161#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (162#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (163#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (164#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (164#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (164#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (164#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5376/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (165#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (166#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (169#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1CM87PO' (170#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1538]
INFO: [Synth 8-256] done synthesizing module 'mb0_imp_UI1D0N' (171#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6512]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (172#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (173#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (174#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (175#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:321]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (176#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5689]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2460]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0' (176#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/138d/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (177#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (178#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2460]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (179#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5689]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (180#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (180#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (181#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (182#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (183#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (184#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (185#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (186#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7822]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (187#1) [/opt/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (188#1) [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:52]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_12_axi_protocol_converter__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_AXI_bid[12]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_AXI_rid[12]
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:31 ; elapsed = 00:02:59 . Memory (MB): peak = 1781.766 ; gain = 612.625 ; free physical = 354 ; free virtual = 11387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:32 ; elapsed = 00:03:01 . Memory (MB): peak = 1781.766 ; gain = 612.625 ; free physical = 406 ; free virtual = 11439
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mb0/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/mb0/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_SHDN_CONVST_0/design_1_axi_max11046_0_SHDN_CONVST_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_CS_RD/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0_board.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_max11046_0_CS_RD_0/design_1_axi_max11046_0_CS_RD_0.xdc] for cell 'design_1_i/mb0/axi_max11046_0_WR_EOC/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_ja/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jb/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jc/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_board.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7.xdc] for cell 'design_1_i/mb0/axi_gpio_pmod_jd/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/mb0/axi_timer_0/U0'
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/mb0/axi_timer_0/U0'
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:55]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:58]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:63]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc:68]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/PMOD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Petaluma.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/constrs_1/new/Analog_Out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 839 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 481 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 26 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 148 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1970.781 ; gain = 0.000 ; free physical = 117 ; free virtual = 11073
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:59 ; elapsed = 00:03:35 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 306 ; free virtual = 11262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:59 ; elapsed = 00:03:35 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 306 ; free virtual = 11262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/mdm_1/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_db16_cr4_RnM/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 120).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_SHDN_CONVST/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 128).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_CS_RD/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_WR_EOC/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 152).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_ja/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 176).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jb/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jc/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jd/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 200).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_timer_0/U0. (constraint file  /home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/global_mem/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/global_mem/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/global_mem/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/global_mem/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_ja. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_gpio_pmod_jd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_CS_RD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_SHDN_CONVST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_WR_EOC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_max11046_0_db16_cr4_RnM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mb0/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 306 ; free virtual = 11262
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5235/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/6b95/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:09 ; elapsed = 00:03:46 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 400 ; free virtual = 11356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 44    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 11    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               76 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 54    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 92    
	                1 Bit    Registers := 676   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 2     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 30    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 11    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 90    
	   7 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 586   
	   4 Input      1 Bit        Muxes := 66    
	  10 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_v4_0_11_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 8     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_13_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_13_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module axi_data_fifo_v2_1_11_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_13_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_11_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module axi_gpio__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
Module axi_gpio__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module mdm_v3_2_9_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 134   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 68    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_13_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module axi_crossbar_v2_1_13_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_13_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_13_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_register_slice_v2_1_12_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_13_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/3b45/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.srcs/sources_1/bd/design_1/ipshared/0e33/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_bram_ctrl_0 /\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_bram_ctrl_0 /\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_bram_ctrl_0 /\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_0_1.
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[35]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[43]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[40]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[41]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[59]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[56]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[51]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[3]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[11]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[8]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[9]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[19]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[27]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[25]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[35]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[32]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[33]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[43]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[40]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[41]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[59]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[56]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[51]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[48]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[49]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[3]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[0]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[11]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[8]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[9]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[19]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[16]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[27]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[24]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[25]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' (FD) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[61]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[62]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[63]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[64] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[61]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[62]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[63]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[64] )
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_hot_reg[1]' (FDRE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_target_enc_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[0]' (FDE) to 'design_1_i/global_mem/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/\global_mem/axi_interconnect_0 /xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[75]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[64]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[57]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[75]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[64]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[57]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[63]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[62]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[61]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[60]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[58]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[55]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[54]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[53]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[52]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_region_reg[50]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[47]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[46]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[45]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[44]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_region_reg[42]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[39]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[38]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[37]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[36]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_region_reg[34]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[31]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[30]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[29]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[28]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_region_reg[26]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[23]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[22]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[21]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[20]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[18]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[15]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[14]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[13]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[12]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_region_reg[10]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[7]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[6]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[5]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[4]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_region_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[63]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[62]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[61]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[60]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[59]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[58]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target_reg[57]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[55]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[54]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[53]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[52]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[51]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[50]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_target_reg[49]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[47]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[46]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[45]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[44]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[43]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[42]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_target_reg[41]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[39]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[38]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[37]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[36]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[35]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[34]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_target_reg[33]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[31]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[30]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[29]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[28]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[27]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[26]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_target_reg[25]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[23]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[22]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[21]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[20]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[19]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[18]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_target_reg[17]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[15]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[14]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[13]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[12]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[11]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[10]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target_reg[9]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target_reg[7]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_target_reg[6]) is unused and will be removed from module design_1_xbar_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[23]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[22]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[21]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[20]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[19]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[18]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[17]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[16]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[15]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[14]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[13]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[12]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[11]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[10]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[9]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[8]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[7]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[6]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[5]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[4]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[3]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[2]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/ip2bus_data_i_D1_reg[1]' (FDR) to 'axi_gpio:/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'axi_gpio:/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_gpio_pmod_jc /U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_gpio_pmod_jc /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized4:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio__parameterized4:/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_max11046_0_db16_cr4_RnM /U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_max11046_0_db16_cr4_RnM /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_max11046_0_WR_EOC /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_max11046_0_WR_EOC /U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_timer_0 /U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/axi_timer_0 /U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/mdm_1 /U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/\mb0/microblaze_0 /U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:04:14 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 343 ; free virtual = 11302
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mb0/microblaze_0/U0/Reset' to pin 'design_1_i/rst_ps7_0_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:04:25 . Memory (MB): peak = 1970.781 ; gain = 801.641 ; free physical = 151 ; free virtual = 11040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:41 . Memory (MB): peak = 2053.203 ; gain = 884.062 ; free physical = 146 ; free virtual = 10951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:49 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:06 ; elapsed = 00:04:51 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10950
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:06 ; elapsed = 00:04:51 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:07 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:07 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:08 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 149 ; free virtual = 10950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:08 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 150 ; free virtual = 10950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BIBUF      |   130|
|3     |BSCANE2    |     1|
|4     |BUFG       |     3|
|5     |CARRY4     |    48|
|6     |LUT1       |   194|
|7     |LUT2       |   427|
|8     |LUT3       |   920|
|9     |LUT4       |   533|
|10    |LUT5       |   661|
|11    |LUT6       |  1075|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY      |    64|
|15    |MUXCY_L    |   145|
|16    |MUXF7      |   135|
|17    |MUXF8      |     5|
|18    |PS7        |     1|
|19    |RAM32M     |    16|
|20    |RAMB36E1   |     2|
|21    |RAMB36E1_1 |    32|
|22    |SRL16      |     1|
|23    |SRL16E     |   125|
|24    |SRLC16E    |     8|
|25    |SRLC32E    |     4|
|26    |XORCY      |   106|
|27    |FDCE       |   262|
|28    |FDC_1      |     1|
|29    |FDE        |    32|
|30    |FDPE       |     7|
|31    |FDR        |   304|
|32    |FDRE       |  3027|
|33    |FDRE_1     |     1|
|34    |FDS        |     3|
|35    |FDSE       |   114|
|36    |IBUF       |    18|
|37    |IOBUF      |    32|
|38    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                                               |Module                                                             |Cells |
+------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                                                    |                                                                   |  8524|
|2     |  design_1_i                                                                           |design_1                                                           |  8469|
|3     |    processing_system7_0                                                               |design_1_processing_system7_0_0                                    |   244|
|4     |      inst                                                                             |processing_system7_v5_5_processing_system7                         |   244|
|5     |    ps7_0_axi_periph                                                                   |design_1_ps7_0_axi_periph_0                                        |     0|
|6     |      s00_couplers                                                                     |s00_couplers_imp_UYSKKA                                            |     0|
|7     |        auto_pc                                                                        |design_1_auto_pc_0                                                 |     0|
|8     |    rst_ps7_0_100M                                                                     |design_1_rst_ps7_0_100M_0                                          |    66|
|9     |      U0                                                                               |proc_sys_reset                                                     |    66|
|10    |        EXT_LPF                                                                        |lpf                                                                |    23|
|11    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                   |cdc_sync__parameterized3                                           |     6|
|12    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                   |cdc_sync__parameterized3_656                                       |     6|
|13    |        SEQ                                                                            |sequence_psr                                                       |    38|
|14    |          SEQ_COUNTER                                                                  |upcnt_n                                                            |    13|
|15    |    global_mem                                                                         |global_mem_imp_1MVIE4V                                             |  2247|
|16    |      axi_bram_ctrl_0                                                                  |design_1_axi_bram_ctrl_0_1                                         |   536|
|17    |        U0                                                                             |axi_bram_ctrl                                                      |   536|
|18    |          \gext_inst.abcv4_0_ext_inst                                                  |axi_bram_ctrl_top                                                  |   536|
|19    |            \GEN_AXI4.I_FULL_AXI                                                       |full_axi                                                           |   536|
|20    |              \GEN_ARB.I_SNG_PORT                                                      |sng_port_arb                                                       |    31|
|21    |              I_RD_CHNL                                                                |rd_chnl                                                            |   316|
|22    |                I_WRAP_BRST                                                            |wrap_brst_655                                                      |    49|
|23    |              I_WR_CHNL                                                                |wr_chnl                                                            |   171|
|24    |                BID_FIFO                                                               |axi_bram_ctrl_v4_0_11_SRL_FIFO                                     |    54|
|25    |                I_WRAP_BRST                                                            |wrap_brst                                                          |    30|
|26    |      axi_interconnect_0                                                               |design_1_axi_interconnect_0_0                                      |  1709|
|27    |        xbar                                                                           |design_1_xbar_2                                                    |  1709|
|28    |          inst                                                                         |axi_crossbar_v2_1_13_axi_crossbar                                  |  1709|
|29    |            \gen_samd.crossbar_samd                                                    |axi_crossbar_v2_1_13_crossbar                                      |  1688|
|30    |              addr_arbiter_ar                                                          |axi_crossbar_v2_1_13_addr_arbiter                                  |   187|
|31    |              addr_arbiter_aw                                                          |axi_crossbar_v2_1_13_addr_arbiter_645                              |   191|
|32    |              \gen_decerr_slave.decerr_slave_inst                                      |axi_crossbar_v2_1_13_decerr_slave                                  |    61|
|33    |              \gen_master_slots[0].gen_mi_write.wdata_mux_w                            |axi_crossbar_v2_1_13_wdata_mux                                     |    62|
|34    |                \gen_wmux.wmux_aw_fifo                                                 |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized1            |    62|
|35    |                  \gen_srls[0].gen_rep[0].srl_nx1                                      |axi_data_fifo_v2_1_11_ndeep_srl__parameterized0_654                |     3|
|36    |              \gen_master_slots[0].reg_slice_mi                                        |axi_register_slice_v2_1_12_axi_register_slice                      |   263|
|37    |                b_pipe                                                                 |axi_register_slice_v2_1_12_axic_register_slice__parameterized1_652 |    38|
|38    |                r_pipe                                                                 |axi_register_slice_v2_1_12_axic_register_slice__parameterized2_653 |   225|
|39    |              \gen_master_slots[1].gen_mi_write.wdata_mux_w                            |axi_crossbar_v2_1_13_wdata_mux__parameterized0                     |    22|
|40    |                \gen_wmux.wmux_aw_fifo                                                 |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized2            |    22|
|41    |                  \gen_srls[0].gen_rep[0].srl_nx1                                      |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1_651                |     2|
|42    |              \gen_master_slots[1].reg_slice_mi                                        |axi_register_slice_v2_1_12_axi_register_slice_646                  |   190|
|43    |                b_pipe                                                                 |axi_register_slice_v2_1_12_axic_register_slice__parameterized1     |    83|
|44    |                r_pipe                                                                 |axi_register_slice_v2_1_12_axic_register_slice__parameterized2     |   107|
|45    |              \gen_slave_slots[0].gen_si_read.si_transactor_ar                         |axi_crossbar_v2_1_13_si_transactor                                 |   301|
|46    |                \gen_multi_thread.arbiter_resp_inst                                    |axi_crossbar_v2_1_13_arbiter_resp_650                              |    11|
|47    |              \gen_slave_slots[0].gen_si_write.si_transactor_aw                        |axi_crossbar_v2_1_13_si_transactor__parameterized0                 |   295|
|48    |                \gen_multi_thread.arbiter_resp_inst                                    |axi_crossbar_v2_1_13_arbiter_resp                                  |    13|
|49    |              \gen_slave_slots[0].gen_si_write.splitter_aw_si                          |axi_crossbar_v2_1_13_splitter_647                                  |     7|
|50    |              \gen_slave_slots[0].gen_si_write.wdata_router_w                          |axi_crossbar_v2_1_13_wdata_router                                  |    30|
|51    |                wrouter_aw_fifo                                                        |axi_data_fifo_v2_1_11_axic_reg_srl_fifo                            |    30|
|52    |                  \gen_srls[0].gen_rep[0].srl_nx1                                      |axi_data_fifo_v2_1_11_ndeep_srl__parameterized0                    |     4|
|53    |              \gen_slave_slots[1].gen_si_read.si_transactor_ar                         |axi_crossbar_v2_1_13_si_transactor__parameterized1                 |    12|
|54    |              \gen_slave_slots[1].gen_si_write.si_transactor_aw                        |axi_crossbar_v2_1_13_si_transactor__parameterized2                 |    11|
|55    |              \gen_slave_slots[1].gen_si_write.splitter_aw_si                          |axi_crossbar_v2_1_13_splitter_648                                  |     8|
|56    |              \gen_slave_slots[1].gen_si_write.wdata_router_w                          |axi_crossbar_v2_1_13_wdata_router__parameterized0                  |    31|
|57    |                wrouter_aw_fifo                                                        |axi_data_fifo_v2_1_11_axic_reg_srl_fifo__parameterized0            |    31|
|58    |                  \gen_srls[0].gen_rep[0].srl_nx1                                      |axi_data_fifo_v2_1_11_ndeep_srl__parameterized1                    |     5|
|59    |              splitter_aw_mi                                                           |axi_crossbar_v2_1_13_splitter_649                                  |     4|
|60    |      blk_mem_gen_0                                                                    |design_1_blk_mem_gen_0_0                                           |     2|
|61    |        U0                                                                             |blk_mem_gen_v8_3_6                                                 |     2|
|62    |          inst_blk_mem_gen                                                             |blk_mem_gen_v8_3_6_synth                                           |     2|
|63    |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                     |blk_mem_gen_top                                                    |     2|
|64    |              \valid.cstr                                                              |blk_mem_gen_generic_cstr                                           |     2|
|65    |                \ramloop[0].ram.r                                                      |blk_mem_gen_prim_width                                             |     1|
|66    |                  \prim_noinit.ram                                                     |blk_mem_gen_prim_wrapper                                           |     1|
|67    |                \ramloop[1].ram.r                                                      |blk_mem_gen_prim_width__parameterized0                             |     1|
|68    |                  \prim_noinit.ram                                                     |blk_mem_gen_prim_wrapper__parameterized0                           |     1|
|69    |    mb0                                                                                |mb0_imp_UI1D0N                                                     |  5912|
|70    |      axi_gpio_pmod_ja                                                                 |design_1_axi_gpio_0_4                                              |   148|
|71    |        U0                                                                             |axi_gpio__1                                                        |   148|
|72    |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_640                                                  |    61|
|73    |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_643                                               |    61|
|74    |              I_DECODER                                                                |address_decoder_644                                                |    16|
|75    |          gpio_core_1                                                                  |GPIO_Core_641                                                      |    77|
|76    |            \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync_642                                                       |    32|
|77    |      axi_gpio_pmod_jb                                                                 |design_1_axi_gpio_0_5                                              |   148|
|78    |        U0                                                                             |axi_gpio__2                                                        |   148|
|79    |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_635                                                  |    61|
|80    |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_638                                               |    61|
|81    |              I_DECODER                                                                |address_decoder_639                                                |    16|
|82    |          gpio_core_1                                                                  |GPIO_Core_636                                                      |    77|
|83    |            \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync_637                                                       |    32|
|84    |      axi_gpio_pmod_jc                                                                 |design_1_axi_gpio_0_6                                              |   148|
|85    |        U0                                                                             |axi_gpio__parameterized2                                           |   148|
|86    |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_631                                                  |    61|
|87    |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_633                                               |    61|
|88    |              I_DECODER                                                                |address_decoder_634                                                |    16|
|89    |          gpio_core_1                                                                  |GPIO_Core__parameterized0                                          |    77|
|90    |            \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync_632                                                       |    32|
|91    |      axi_gpio_pmod_jd                                                                 |design_1_axi_gpio_0_7                                              |   148|
|92    |        U0                                                                             |axi_gpio                                                           |   148|
|93    |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_628                                                  |    61|
|94    |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_629                                               |    61|
|95    |              I_DECODER                                                                |address_decoder_630                                                |    16|
|96    |          gpio_core_1                                                                  |GPIO_Core                                                          |    77|
|97    |            \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync                                                           |    32|
|98    |      axi_max11046_0_CS_RD                                                             |design_1_axi_max11046_0_SHDN_CONVST_0                              |    66|
|99    |        U0                                                                             |axi_gpio__parameterized4__1                                        |    66|
|100   |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_624                                                  |    50|
|101   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_626                                               |    50|
|102   |              I_DECODER                                                                |address_decoder_627                                                |    11|
|103   |          gpio_core_1                                                                  |GPIO_Core__parameterized1_625                                      |    13|
|104   |      axi_max11046_0_db16_cr4_RnM                                                      |design_1_axi_gpio_0_1                                              |   244|
|105   |        U0                                                                             |axi_gpio__parameterized6                                           |   244|
|106   |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_621                                                  |    93|
|107   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_622                                               |    93|
|108   |              I_DECODER                                                                |address_decoder_623                                                |    39|
|109   |          gpio_core_1                                                                  |GPIO_Core__parameterized2                                          |   133|
|110   |            \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync__parameterized1                                           |    64|
|111   |      axi_max11046_0_SHDN_CONVST                                                       |design_1_axi_gpio_0_2                                              |    66|
|112   |        U0                                                                             |axi_gpio__parameterized4                                           |    66|
|113   |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif_618                                                  |    50|
|114   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment_619                                               |    50|
|115   |              I_DECODER                                                                |address_decoder_620                                                |    11|
|116   |          gpio_core_1                                                                  |GPIO_Core__parameterized1                                          |    13|
|117   |      axi_max11046_0_WR_EOC                                                            |design_1_axi_max11046_0_CS_RD_0                                    |    72|
|118   |        U0                                                                             |axi_gpio__parameterized8                                           |    72|
|119   |          AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                                      |    52|
|120   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment                                                   |    52|
|121   |              I_DECODER                                                                |address_decoder                                                    |    13|
|122   |          gpio_core_1                                                                  |GPIO_Core__parameterized3                                          |    17|
|123   |            \Dual.INPUT_DOUBLE_REGS5                                                   |cdc_sync__parameterized0                                           |     4|
|124   |      axi_timer_0                                                                      |design_1_axi_timer_0_0                                             |   672|
|125   |        U0                                                                             |axi_timer                                                          |   672|
|126   |          AXI4_LITE_I                                                                  |axi_lite_ipif__parameterized0                                      |   197|
|127   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0                                   |   197|
|128   |              I_DECODER                                                                |address_decoder__parameterized0                                    |   128|
|129   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized3                                          |     1|
|130   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized5                                          |     1|
|131   |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized7                                          |     1|
|132   |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized8                                          |     1|
|133   |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized9                                          |     1|
|134   |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized10                                         |     1|
|135   |          TC_CORE_I                                                                    |tc_core                                                            |   475|
|136   |            COUNTER_0_I                                                                |count_module                                                       |   139|
|137   |              COUNTER_I                                                                |counter_f_617                                                      |   107|
|138   |            \GEN_SECOND_TIMER.COUNTER_1_I                                              |count_module_614                                                   |   172|
|139   |              COUNTER_I                                                                |counter_f                                                          |   140|
|140   |            READ_MUX_I                                                                 |mux_onehot_f                                                       |    64|
|141   |            TIMER_CONTROL_I                                                            |timer_control                                                      |    99|
|142   |              INPUT_DOUBLE_REGS                                                        |cdc_sync__parameterized2                                           |     5|
|143   |              INPUT_DOUBLE_REGS2                                                       |cdc_sync__parameterized2_615                                       |     5|
|144   |              INPUT_DOUBLE_REGS3                                                       |cdc_sync__parameterized2_616                                       |    14|
|145   |      mdm_1                                                                            |design_1_mdm_1_0                                                   |   396|
|146   |        U0                                                                             |MDM                                                                |   396|
|147   |          MDM_Core_I1                                                                  |MDM_Core                                                           |   323|
|148   |            JTAG_CONTROL_I                                                             |JTAG_CONTROL                                                       |   268|
|149   |              \Use_BSCAN.FDC_I                                                         |MB_FDC_1                                                           |    43|
|150   |              \Use_BSCAN.SYNC_FDRE                                                     |MB_FDRE_1                                                          |     4|
|151   |              \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_9_MB_SRL16E                                               |     1|
|152   |              \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_9_MB_SRL16E__parameterized0                               |     1|
|153   |              \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_9_MB_SRL16E__parameterized1                               |     1|
|154   |              \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_9_MB_SRL16E__parameterized2                               |     4|
|155   |              \Use_UART.Ext_BRK_FDRSE                                                  |mdm_v3_2_9_MB_FDRSE                                                |     2|
|156   |              \Use_UART.RX_FIFO_I                                                      |mdm_v3_2_9_SRL_FIFO                                                |    30|
|157   |                \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_598                                             |     2|
|158   |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY_599                                      |     2|
|159   |                \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_600                                             |     2|
|160   |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY_601                                      |     2|
|161   |                \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_602                                             |     7|
|162   |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY_603                                      |     2|
|163   |                \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_604                                             |     2|
|164   |                \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_9_MB_XORCY_605                                            |     1|
|165   |                \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_606                           |     1|
|166   |                \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_607                           |     1|
|167   |                \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_608                           |     1|
|168   |                \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_609                           |     1|
|169   |                \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_610                           |     1|
|170   |                \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_611                           |     1|
|171   |                \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_612                           |     1|
|172   |                \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_613                           |     1|
|173   |              \Use_UART.TX_FIFO_I                                                      |mdm_v3_2_9_SRL_FIFO_584                                            |    36|
|174   |                \Addr_Counters[0].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_585                                             |     2|
|175   |                \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY                                          |     2|
|176   |                \Addr_Counters[1].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_586                                             |     2|
|177   |                \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY_587                                      |     2|
|178   |                \Addr_Counters[2].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_588                                             |     7|
|179   |                \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                 |mdm_v3_2_9_MB_MUXCY_XORCY_589                                      |     2|
|180   |                \Addr_Counters[3].FDRE_I                                               |mdm_v3_2_9_MB_FDRE_590                                             |     2|
|181   |                \Addr_Counters[3].No_MuxCY.XORCY_I                                     |mdm_v3_2_9_MB_XORCY                                                |     1|
|182   |                \FIFO_RAM[0].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3                               |     2|
|183   |                \FIFO_RAM[1].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_591                           |     2|
|184   |                \FIFO_RAM[2].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_592                           |     2|
|185   |                \FIFO_RAM[3].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_593                           |     2|
|186   |                \FIFO_RAM[4].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_594                           |     1|
|187   |                \FIFO_RAM[5].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_595                           |     1|
|188   |                \FIFO_RAM[6].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_596                           |     1|
|189   |                \FIFO_RAM[7].D16.SRL16E_I                                              |mdm_v3_2_9_MB_SRL16E__parameterized3_597                           |     2|
|190   |            \Use_Uart.TX_Buffer_Empty_FDRE                                             |mdm_v3_2_9_MB_FDRE                                                 |     1|
|191   |          \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                                            |     1|
|192   |          \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                |axi_lite_ipif__parameterized1                                      |    62|
|193   |            I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized1                                   |    62|
|194   |              I_DECODER                                                                |address_decoder__parameterized1                                    |    34|
|195   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f                                                          |     1|
|196   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized0                                          |     1|
|197   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |pselect_f__parameterized1                                          |     1|
|198   |          \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                                         |     9|
|199   |      microblaze_0                                                                     |design_1_microblaze_0_0                                            |  3175|
|200   |        U0                                                                             |MicroBlaze                                                         |  3175|
|201   |          MicroBlaze_Core_I                                                            |MicroBlaze_Core                                                    |  2808|
|202   |            \Performance.Core                                                          |MicroBlaze_GTi                                                     |  2799|
|203   |              Data_Flow_I                                                              |Data_Flow_gti                                                      |   693|
|204   |                ALU_I                                                                  |ALU                                                                |   102|
|205   |                  \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v10_0_2_MB_MUXCY_490                                    |     1|
|206   |                  \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                                            |     7|
|207   |                    \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                                            |     1|
|208   |                    \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v10_0_2_MB_LUT6__parameterized5                         |     1|
|209   |                    \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                                        |     1|
|210   |                    \Last_Bit.MUXCY_XOR_I                                              |microblaze_v10_0_2_MB_MUXCY_XORCY_582                              |     3|
|211   |                    \Last_Bit.Pre_MUXCY_I                                              |microblaze_v10_0_2_MB_MUXCY_583                                    |     1|
|212   |                  \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                                            |     3|
|213   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_580                                                      |     1|
|214   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_581                              |     2|
|215   |                  \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_491                                                        |     3|
|216   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_578                                                      |     1|
|217   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_579                              |     2|
|218   |                  \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_492                                                        |     3|
|219   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_576                                                      |     1|
|220   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_577                              |     2|
|221   |                  \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_493                                                        |     3|
|222   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_574                                                      |     1|
|223   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_575                              |     2|
|224   |                  \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_494                                                        |     3|
|225   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_572                                                      |     1|
|226   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_573                              |     2|
|227   |                  \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_495                                                        |     3|
|228   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_570                                                      |     1|
|229   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_571                              |     2|
|230   |                  \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_496                                                        |     3|
|231   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_568                                                      |     1|
|232   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_569                              |     2|
|233   |                  \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_497                                                        |     3|
|234   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_566                                                      |     1|
|235   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_567                              |     2|
|236   |                  \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_498                                                        |     3|
|237   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_564                                                      |     1|
|238   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_565                              |     2|
|239   |                  \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_499                                                        |     3|
|240   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_562                                                      |     1|
|241   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_563                              |     2|
|242   |                  \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_500                                                        |     3|
|243   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_560                                                      |     1|
|244   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_561                              |     2|
|245   |                  \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_501                                                        |     3|
|246   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_558                                                      |     1|
|247   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_559                              |     2|
|248   |                  \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_502                                                        |     3|
|249   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_556                                                      |     1|
|250   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_557                              |     2|
|251   |                  \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_503                                                        |     3|
|252   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_554                                                      |     1|
|253   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_555                              |     2|
|254   |                  \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_504                                                        |     3|
|255   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_552                                                      |     1|
|256   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_553                              |     2|
|257   |                  \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_505                                                        |     3|
|258   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_550                                                      |     1|
|259   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_551                              |     2|
|260   |                  \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_506                                                        |     3|
|261   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_548                                                      |     1|
|262   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_549                              |     2|
|263   |                  \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_507                                                        |     3|
|264   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_546                                                      |     1|
|265   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_547                              |     2|
|266   |                  \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_508                                                        |     3|
|267   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_544                                                      |     1|
|268   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_545                              |     2|
|269   |                  \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_509                                                        |     3|
|270   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_542                                                      |     1|
|271   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_543                              |     2|
|272   |                  \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_510                                                        |     3|
|273   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_540                                                      |     1|
|274   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_541                              |     2|
|275   |                  \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_511                                                        |     3|
|276   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_538                                                      |     1|
|277   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_539                              |     2|
|278   |                  \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_512                                                        |     3|
|279   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_536                                                      |     1|
|280   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_537                              |     2|
|281   |                  \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_513                                                        |     3|
|282   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_534                                                      |     1|
|283   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_535                              |     2|
|284   |                  \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_514                                                        |     3|
|285   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_532                                                      |     1|
|286   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_533                              |     2|
|287   |                  \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_515                                                        |     3|
|288   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_530                                                      |     1|
|289   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_531                              |     2|
|290   |                  \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_516                                                        |     3|
|291   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_528                                                      |     1|
|292   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_529                              |     2|
|293   |                  \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_517                                                        |     3|
|294   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_526                                                      |     1|
|295   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_527                              |     2|
|296   |                  \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_518                                                        |     3|
|297   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_524                                                      |     1|
|298   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_525                              |     2|
|299   |                  \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_519                                                        |     3|
|300   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_522                                                      |     1|
|301   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_523                              |     2|
|302   |                  \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_520                                                        |     3|
|303   |                    \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                                          |     1|
|304   |                    \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v10_0_2_MB_MUXCY_XORCY_521                              |     2|
|305   |                Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                                            |    45|
|306   |                Data_Flow_Logic_I                                                      |Data_Flow_Logic                                                    |    64|
|307   |                  \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_458                                     |     1|
|308   |                  \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_459                                     |     1|
|309   |                  \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_460                                     |     1|
|310   |                  \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_461                                     |     1|
|311   |                  \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_462                                     |     1|
|312   |                  \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_463                                     |     1|
|313   |                  \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_464                                     |     1|
|314   |                  \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_465                                     |     1|
|315   |                  \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_466                                     |     1|
|316   |                  \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_467                                     |     1|
|317   |                  \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_468                                     |     1|
|318   |                  \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_469                                     |     1|
|319   |                  \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_470                                     |     1|
|320   |                  \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_471                                     |     1|
|321   |                  \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_472                                     |     1|
|322   |                  \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_473                                     |     1|
|323   |                  \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_474                                     |     1|
|324   |                  \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_475                                     |     1|
|325   |                  \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_476                                     |     1|
|326   |                  \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_477                                     |     1|
|327   |                  \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_478                                     |     1|
|328   |                  \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_479                                     |     1|
|329   |                  \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_480                                     |     1|
|330   |                  \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_481                                     |     1|
|331   |                  \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v10_0_2_MB_FDRE_482                                     |     1|
|332   |                  \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_483                                     |     1|
|333   |                  \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_484                                     |     1|
|334   |                  \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_485                                     |     1|
|335   |                  \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_486                                     |     1|
|336   |                  \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_487                                     |     1|
|337   |                  \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_488                                     |     1|
|338   |                  \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v10_0_2_MB_FDRE_489                                     |     1|
|339   |                Operand_Select_I                                                       |Operand_Select_gti                                                 |   286|
|340   |                  \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_426                                    |     1|
|341   |                  \Gen_Bit[10].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_427                                    |     5|
|342   |                  \Gen_Bit[11].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_428                                    |     5|
|343   |                  \Gen_Bit[12].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_429                                    |     5|
|344   |                  \Gen_Bit[13].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_430                                    |     5|
|345   |                  \Gen_Bit[14].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_431                                    |     5|
|346   |                  \Gen_Bit[15].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_432                                    |     5|
|347   |                  \Gen_Bit[16].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_433                                    |     5|
|348   |                  \Gen_Bit[17].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_434                                    |     2|
|349   |                  \Gen_Bit[18].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_435                                    |     2|
|350   |                  \Gen_Bit[19].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_436                                    |     2|
|351   |                  \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_437                                    |     5|
|352   |                  \Gen_Bit[20].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_438                                    |     2|
|353   |                  \Gen_Bit[21].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_439                                    |     2|
|354   |                  \Gen_Bit[22].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_440                                    |     2|
|355   |                  \Gen_Bit[23].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_441                                    |     2|
|356   |                  \Gen_Bit[24].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_442                                    |     2|
|357   |                  \Gen_Bit[25].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_443                                    |     2|
|358   |                  \Gen_Bit[26].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_444                                    |     2|
|359   |                  \Gen_Bit[27].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_445                                    |     2|
|360   |                  \Gen_Bit[28].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_446                                    |     2|
|361   |                  \Gen_Bit[29].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_447                                    |     2|
|362   |                  \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_448                                    |     5|
|363   |                  \Gen_Bit[30].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_449                                    |     2|
|364   |                  \Gen_Bit[31].MUXF7_I1                                                |microblaze_v10_0_2_MB_MUXF7_450                                    |     2|
|365   |                  \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_451                                    |     5|
|366   |                  \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_452                                    |     5|
|367   |                  \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_453                                    |     5|
|368   |                  \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_454                                    |     5|
|369   |                  \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_455                                    |     5|
|370   |                  \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_456                                    |     4|
|371   |                  \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v10_0_2_MB_MUXF7_457                                    |     5|
|372   |                Register_File_I                                                        |Register_File_gti                                                  |    16|
|373   |                  \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                                          |     1|
|374   |                  \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_411                                                      |     1|
|375   |                  \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_412                                                      |     1|
|376   |                  \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_413                                                      |     1|
|377   |                  \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_414                                                      |     1|
|378   |                  \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_415                                                      |     1|
|379   |                  \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_416                                                      |     1|
|380   |                  \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_417                                                      |     1|
|381   |                  \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_418                                                      |     1|
|382   |                  \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_419                                                      |     1|
|383   |                  \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_420                                                      |     1|
|384   |                  \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_421                                                      |     1|
|385   |                  \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_422                                                      |     1|
|386   |                  \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_423                                                      |     1|
|387   |                  \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_424                                                      |     1|
|388   |                  \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_425                                                      |     1|
|389   |                Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                                             |     0|
|390   |                \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v10_0_2_MB_MUXCY_301                                    |     1|
|391   |                \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v10_0_2_MB_MUXCY_302                                    |     1|
|392   |                \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                                          |     1|
|393   |                Zero_Detect_I                                                          |Zero_Detect_gti                                                    |    12|
|394   |                  Part_Of_Zero_Carry_Start                                             |microblaze_v10_0_2_MB_MUXCY_404                                    |     1|
|395   |                  \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_405                                    |     1|
|396   |                  \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_406                                    |     1|
|397   |                  \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_407                                    |     1|
|398   |                  \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_408                                    |     1|
|399   |                  \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_409                                    |     1|
|400   |                  \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v10_0_2_MB_MUXCY_410                                    |     1|
|401   |                exception_registers_I1                                                 |exception_registers_gti                                            |   146|
|402   |                  CarryIn_MUXCY                                                        |microblaze_v10_0_2_MB_MUXCY_309                                    |     1|
|403   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5                                          |     1|
|404   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_310                              |     1|
|405   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                                                             |     1|
|406   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_311                                      |     1|
|407   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_312                              |     2|
|408   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_313                                                         |     1|
|409   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_314                                      |     1|
|410   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_315                              |     2|
|411   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_316                                                         |     1|
|412   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_317                                      |     1|
|413   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_318                              |     2|
|414   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_319                                                         |     1|
|415   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_320                                      |     1|
|416   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_321                              |     2|
|417   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_322                                                         |     1|
|418   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_323                                      |     1|
|419   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_324                              |     2|
|420   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_325                                                         |     1|
|421   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_326                                      |     1|
|422   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_327                              |     2|
|423   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_328                                                         |     1|
|424   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_329                                      |     1|
|425   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_330                              |     6|
|426   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_331                                                         |     1|
|427   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_332                                      |     1|
|428   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_333                              |     4|
|429   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_334                                                         |     1|
|430   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_335                                      |     1|
|431   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_336                              |     4|
|432   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_337                                                         |     1|
|433   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_338                                      |     1|
|434   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_339                              |     4|
|435   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_340                                                         |     1|
|436   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_341                                      |     1|
|437   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_342                              |     2|
|438   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_343                                                         |     1|
|439   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_344                                      |     1|
|440   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_345                              |     4|
|441   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_346                                                         |     1|
|442   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_347                                      |     1|
|443   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_348                              |     4|
|444   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_349                                                         |     1|
|445   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_350                                      |     1|
|446   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_351                              |     4|
|447   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_352                                                         |     1|
|448   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_353                                      |     1|
|449   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_354                              |     4|
|450   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_355                                                         |     1|
|451   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_356                                      |     1|
|452   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_357                              |     2|
|453   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_358                                                         |     1|
|454   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_359                                      |     1|
|455   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_360                              |     2|
|456   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_361                                                         |     1|
|457   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_362                                      |     1|
|458   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_363                              |     2|
|459   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_364                                                         |     1|
|460   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_365                                      |     1|
|461   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_366                              |     2|
|462   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_367                                                         |     1|
|463   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_368                                      |     1|
|464   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_369                              |     2|
|465   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_370                                                         |     1|
|466   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_371                                      |     1|
|467   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_372                              |     2|
|468   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_373                                                         |     1|
|469   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_374                                      |     1|
|470   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_375                              |     2|
|471   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_376                                                         |     1|
|472   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_377                                      |     1|
|473   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_378                              |     2|
|474   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_379                                                         |     1|
|475   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_380                                      |     1|
|476   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v10_0_2_MB_MUXCY_XORCY_381                              |     2|
|477   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_382                                                         |     1|
|478   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_383                                      |     1|
|479   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_384                              |     2|
|480   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_385                                                         |     1|
|481   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_386                                      |     1|
|482   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_387                              |     2|
|483   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_388                                                         |     1|
|484   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_389                                      |     1|
|485   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_390                              |     2|
|486   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_391                                                         |     1|
|487   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_392                                      |     1|
|488   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_393                              |     2|
|489   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_394                                                         |     1|
|490   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_395                                      |     1|
|491   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_396                              |     2|
|492   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_397                                                         |     1|
|493   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_398                                      |     1|
|494   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_399                              |     2|
|495   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_400                                                         |     1|
|496   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_401                                      |     1|
|497   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v10_0_2_MB_MUXCY_XORCY_402                              |     2|
|498   |                  \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_403                                                         |     1|
|499   |                msr_reg_i                                                              |msr_reg_gti                                                        |    19|
|500   |                  \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_303                                                         |     3|
|501   |                  \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_304                                                         |     4|
|502   |                  \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_305                                                         |     3|
|503   |                  \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_306                                                         |     2|
|504   |                  \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_307                                                         |     2|
|505   |                  \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_308                                                         |     2|
|506   |              Decode_I                                                                 |Decode_gti                                                         |  1468|
|507   |                PC_Module_I                                                            |PC_Module_gti                                                      |   344|
|508   |                  \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_208                                                         |     2|
|509   |                  \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_209                                    |     2|
|510   |                  \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_210                                                         |     3|
|511   |                  \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_211                                    |     2|
|512   |                  \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_212                                                         |     3|
|513   |                  \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_213                                    |     2|
|514   |                  \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_214                                                         |     3|
|515   |                  \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_215                                    |     2|
|516   |                  \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_216                                                         |     3|
|517   |                  \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_217                                    |     2|
|518   |                  \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_218                                                         |     3|
|519   |                  \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_219                                    |     2|
|520   |                  \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_220                                                         |     3|
|521   |                  \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_221                                    |     2|
|522   |                  \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_222                                                         |     3|
|523   |                  \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_223                                    |     2|
|524   |                  \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_224                                                         |     3|
|525   |                  \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_225                                    |     2|
|526   |                  \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_226                                                         |     3|
|527   |                  \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_227                                    |     2|
|528   |                  \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_228                                                         |     3|
|529   |                  \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_229                                    |     2|
|530   |                  \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_230                                                         |     3|
|531   |                  \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_231                                    |     2|
|532   |                  \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_232                                                         |     3|
|533   |                  \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_233                                    |     2|
|534   |                  \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_234                                                         |     3|
|535   |                  \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_235                                    |     2|
|536   |                  \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_236                                                         |     3|
|537   |                  \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_237                                    |     2|
|538   |                  \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_238                                                         |     3|
|539   |                  \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_239                                    |     2|
|540   |                  \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_240                                                         |     3|
|541   |                  \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_241                                    |     2|
|542   |                  \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_242                                                         |     3|
|543   |                  \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_243                                    |     2|
|544   |                  \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_244                                                         |     3|
|545   |                  \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_245                                    |     2|
|546   |                  \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_246                                                         |     3|
|547   |                  \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_247                                    |     2|
|548   |                  \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_248                                                         |     2|
|549   |                  \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_249                                    |     2|
|550   |                  \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_250                                                         |     2|
|551   |                  \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_251                                    |     2|
|552   |                  \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_252                                                         |     3|
|553   |                  \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_253                                    |     2|
|554   |                  \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_254                                                         |     2|
|555   |                  \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_255                                    |     2|
|556   |                  \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_256                                                         |     3|
|557   |                  \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v10_0_2_MB_MUXF7_257                                    |     2|
|558   |                  \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_258                                                         |     3|
|559   |                  \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_259                                    |     2|
|560   |                  \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_260                                                         |     3|
|561   |                  \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_261                                    |     2|
|562   |                  \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_262                                                         |     3|
|563   |                  \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_263                                    |     2|
|564   |                  \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_264                                                         |     3|
|565   |                  \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_265                                    |     2|
|566   |                  \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_266                                                         |     3|
|567   |                  \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_267                                    |     2|
|568   |                  \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_268                                                         |     3|
|569   |                  \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_269                                    |     2|
|570   |                  \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_270                                                         |     3|
|571   |                  \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v10_0_2_MB_MUXF7_271                                    |     2|
|572   |                  \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY                                  |     1|
|573   |                  \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_272                              |     2|
|574   |                  \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_273                              |     2|
|575   |                  \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_274                              |     2|
|576   |                  \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_275                              |     2|
|577   |                  \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_276                              |     2|
|578   |                  \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_277                              |     2|
|579   |                  \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_278                              |     2|
|580   |                  \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_279                              |     2|
|581   |                  \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_280                              |     2|
|582   |                  \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_281                              |     2|
|583   |                  \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_282                              |     2|
|584   |                  \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_283                              |     2|
|585   |                  \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_284                              |     2|
|586   |                  \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_285                              |     2|
|587   |                  \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_286                              |     2|
|588   |                  \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_287                              |     2|
|589   |                  \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_288                              |     2|
|590   |                  \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_289                              |     2|
|591   |                  \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_290                              |     2|
|592   |                  \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_291                              |     2|
|593   |                  \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v10_0_2_MB_MUXCY_XORCY_292                              |     2|
|594   |                  \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_293                              |     2|
|595   |                  \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_294                              |     2|
|596   |                  \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_295                              |     2|
|597   |                  \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_296                              |     2|
|598   |                  \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_297                              |     2|
|599   |                  \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_298                              |     2|
|600   |                  \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_299                              |     2|
|601   |                  \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v10_0_2_MB_MUXCY_XORCY_300                              |     2|
|602   |                PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                                                |   578|
|603   |                  \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_114                                                         |     4|
|604   |                  \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v10_0_2_MB_LUT6                                         |     1|
|605   |                  \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_115                                                         |     4|
|606   |                  \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v10_0_2_MB_LUT6_116                                     |     1|
|607   |                  \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_117                                                         |     1|
|608   |                  \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v10_0_2_MB_LUT6_118                                     |     1|
|609   |                  \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_119                                                         |    43|
|610   |                  \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v10_0_2_MB_LUT6_120                                     |     1|
|611   |                  \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v10_0_2_MB_LUT6__parameterized0                         |     1|
|612   |                  \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v10_0_2_MB_MUXF7                                        |     2|
|613   |                  \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_121                                                         |     2|
|614   |                  \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_122                                    |     1|
|615   |                  \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_123                                                         |     2|
|616   |                  \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_124                                    |     1|
|617   |                  \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_125                                                         |     4|
|618   |                  \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_126                                    |     1|
|619   |                  \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_127                                                         |     1|
|620   |                  \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_128                                    |     1|
|621   |                  \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_129                                                         |     2|
|622   |                  \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_130                                    |     1|
|623   |                  \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_131                                                         |     2|
|624   |                  \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_132                                    |     1|
|625   |                  \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_133                                                         |     1|
|626   |                  \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_134                                    |     1|
|627   |                  \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_135                                                         |    16|
|628   |                  \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_136                                    |     1|
|629   |                  \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_137                                                         |     4|
|630   |                  \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_138                                    |     1|
|631   |                  \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_139                                                         |     1|
|632   |                  \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_140                                    |     1|
|633   |                  \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_141                                                         |     1|
|634   |                  \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_142                                    |     1|
|635   |                  \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_143                                                         |    15|
|636   |                  \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_144                                    |     1|
|637   |                  \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_145                                                         |     3|
|638   |                  \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_146                                    |     1|
|639   |                  \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_147                                                         |     3|
|640   |                  \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_148                                    |     1|
|641   |                  \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_149                                                         |     2|
|642   |                  \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_150                                    |     1|
|643   |                  \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_151                                                         |     2|
|644   |                  \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_152                                    |     1|
|645   |                  \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_153                                                         |     1|
|646   |                  \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_154                                    |     1|
|647   |                  \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_155                                                         |     2|
|648   |                  \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_156                                    |     1|
|649   |                  \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_157                                                         |     2|
|650   |                  \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_158                                    |     1|
|651   |                  \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_159                                                         |     2|
|652   |                  \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_160                                    |     1|
|653   |                  \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_161                                                         |     1|
|654   |                  \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_162                                    |     1|
|655   |                  \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_163                                                         |     2|
|656   |                  \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_164                                    |     1|
|657   |                  \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_165                                                         |     2|
|658   |                  \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_166                                    |     1|
|659   |                  \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_167                                                         |     3|
|660   |                  \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_168                                    |     1|
|661   |                  \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_169                                                         |     2|
|662   |                  \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_170                                    |     1|
|663   |                  \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_171                                                         |     1|
|664   |                  \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_172                                    |     1|
|665   |                  \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_173                                                         |    37|
|666   |                  \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_174                                    |     1|
|667   |                  \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_175                                                         |    29|
|668   |                  \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_176                                    |     1|
|669   |                  \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_177                                                         |     1|
|670   |                  \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_178                                    |     1|
|671   |                  \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_179                                                         |    10|
|672   |                  \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_180                                    |     1|
|673   |                  \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_181                                                         |     3|
|674   |                  \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_182                                    |     1|
|675   |                  \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_183                                                         |     3|
|676   |                  \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_184                                    |     1|
|677   |                  \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_185                                                         |     2|
|678   |                  \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_186                                    |     1|
|679   |                  \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_187                                                         |    12|
|680   |                  \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_188                                    |     1|
|681   |                  \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_189                                                         |     1|
|682   |                  \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_190                                    |     1|
|683   |                  \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_191                                                         |     2|
|684   |                  \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_192                                    |     1|
|685   |                  \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_193                                                         |    70|
|686   |                  \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v10_0_2_MB_MUXF7_194                                    |     1|
|687   |                  \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_195                                                         |    13|
|688   |                  \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_196                                    |     1|
|689   |                  \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_197                                                         |    31|
|690   |                  \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_198                                    |     1|
|691   |                  \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_199                                                         |     3|
|692   |                  \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_200                                    |     1|
|693   |                  \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_201                                                         |    80|
|694   |                  \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_202                                    |     1|
|695   |                  \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_203                                                         |     4|
|696   |                  \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_204                                    |     1|
|697   |                  \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_205                                                         |     4|
|698   |                  \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v10_0_2_MB_MUXF7_206                                    |     1|
|699   |                  Last_Sel_DFF                                                         |MB_FDS                                                             |    44|
|700   |                  Mux_Select_Empty_LUT6                                                |microblaze_v10_0_2_MB_LUT6__parameterized1                         |     1|
|701   |                  Mux_Select_OF_Valid_LUT6                                             |microblaze_v10_0_2_MB_LUT6__parameterized2                         |     1|
|702   |                  OF_Valid_DFF                                                         |MB_FDR_207                                                         |     2|
|703   |                \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v10_0_2_carry_and                                       |     1|
|704   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_113                                    |     1|
|705   |                \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v10_0_2_carry_and_58                                    |     7|
|706   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_112                                    |     7|
|707   |                \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_59                                    |     1|
|708   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_111                                    |     1|
|709   |                \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_60                                    |     2|
|710   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_110                                    |     2|
|711   |                \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_61                                    |     4|
|712   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_109                                    |     4|
|713   |                \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_62                                    |     1|
|714   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_108                                    |     1|
|715   |                \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_63                                    |     1|
|716   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_107                                    |     1|
|717   |                \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_64                                    |     1|
|718   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_106                                    |     1|
|719   |                \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_65                                    |     1|
|720   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_105                                    |     1|
|721   |                \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_66                                    |     1|
|722   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_104                                    |     1|
|723   |                \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v10_0_2_carry_and_67                                    |     1|
|724   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_103                                    |     1|
|725   |                \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v10_0_2_MB_FDRE                                         |     2|
|726   |                \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v10_0_2_MB_FDRE_68                                      |     2|
|727   |                \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v10_0_2_MB_FDRE_69                                      |    13|
|728   |                \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v10_0_2_MB_FDRE_70                                      |     3|
|729   |                \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v10_0_2_MB_FDRE_71                                      |     5|
|730   |                \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v10_0_2_MB_FDRE_72                                      |     2|
|731   |                \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v10_0_2_MB_FDRE_73                                      |     5|
|732   |                \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v10_0_2_MB_FDRE_74                                      |     6|
|733   |                \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v10_0_2_MB_FDRE_75                                      |     5|
|734   |                \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v10_0_2_MB_FDRE_76                                      |     3|
|735   |                \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                                             |     4|
|736   |                \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v10_0_2_MB_LUT6__parameterized3                         |     2|
|737   |                \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v10_0_2_MB_LUT6__parameterized4                         |     1|
|738   |                \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v10_0_2_MB_LUT6__parameterized3_77                      |     1|
|739   |                \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v10_0_2_MB_LUT6__parameterized4_78                      |     1|
|740   |                \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v10_0_2_MB_LUT6__parameterized3_79                      |     1|
|741   |                \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v10_0_2_MB_LUT6__parameterized4_80                      |     2|
|742   |                \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v10_0_2_MB_LUT6__parameterized3_81                      |     2|
|743   |                \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v10_0_2_MB_LUT6__parameterized4_82                      |     1|
|744   |                \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v10_0_2_MB_LUT6__parameterized3_83                      |     1|
|745   |                \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v10_0_2_MB_LUT6__parameterized4_84                      |     1|
|746   |                \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v10_0_2_MB_LUT6__parameterized3_85                      |     2|
|747   |                \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v10_0_2_MB_LUT6__parameterized4_86                      |     1|
|748   |                \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v10_0_2_carry_and_87                                    |     1|
|749   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_102                                    |     1|
|750   |                if_pc_incr_carry_and_0                                                 |microblaze_v10_0_2_carry_and_88                                    |     2|
|751   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_101                                    |     2|
|752   |                if_pc_incr_carry_and_3                                                 |microblaze_v10_0_2_carry_and_89                                    |     1|
|753   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_100                                    |     1|
|754   |                jump_logic_I1                                                          |jump_logic                                                         |    65|
|755   |                  MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_2_MB_MUXCY_94                                     |     3|
|756   |                  MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_2_MB_MUXCY_95                                     |     3|
|757   |                  MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_2_MB_MUXCY_96                                     |     2|
|758   |                  MUXCY_JUMP_CARRY4                                                    |microblaze_v10_0_2_MB_MUXCY_97                                     |     2|
|759   |                  MUXCY_JUMP_CARRY5                                                    |microblaze_v10_0_2_MB_MUXCY_98                                     |     1|
|760   |                  MUXCY_JUMP_CARRY6                                                    |microblaze_v10_0_2_MB_MUXCY_99                                     |    45|
|761   |                mem_PipeRun_carry_and                                                  |microblaze_v10_0_2_carry_and_90                                    |     5|
|762   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_93                                     |     5|
|763   |                mem_wait_on_ready_N_carry_or                                           |microblaze_v10_0_2_carry_or_91                                     |     2|
|764   |                  MUXCY_I                                                              |microblaze_v10_0_2_MB_MUXCY_92                                     |     2|
|765   |              \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                                     |   106|
|766   |              \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                                         |     1|
|767   |              \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                                              |   407|
|768   |                \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v10_0_2_MB_SRL16E                                       |     1|
|769   |                \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v10_0_2_MB_SRL16E__parameterized0                       |     1|
|770   |                \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v10_0_2_MB_SRL16E__parameterized3                       |     1|
|771   |                \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v10_0_2_MB_SRL16E__parameterized4                       |     5|
|772   |                \Serial_Dbg_Intf.SRL16E_7                                              |microblaze_v10_0_2_MB_SRL16E__parameterized0_17                    |     2|
|773   |                \Serial_Dbg_Intf.SRL16E_8                                              |microblaze_v10_0_2_MB_SRL16E__parameterized0_18                    |     1|
|774   |                \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized1                       |     1|
|775   |                \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized2                       |     2|
|776   |                \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized0_19                    |     1|
|777   |                \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized0_20                    |     1|
|778   |                \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized1_21                    |     1|
|779   |                \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized2_22                    |     2|
|780   |                \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized0_23                    |     1|
|781   |                \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v10_0_2_MB_SRL16E__parameterized0_24                    |     1|
|782   |                \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2                                        |     1|
|783   |                \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                                        |     1|
|784   |                  \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_57                                     |     1|
|785   |                \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4                                        |     2|
|786   |                \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_25                                     |     2|
|787   |                \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_26                                     |     1|
|788   |                \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                                        |    29|
|789   |                  \sync_bits[0].sync_bit                                               |mb_sync_bit_47                                                     |     3|
|790   |                  \sync_bits[1].sync_bit                                               |mb_sync_bit_48                                                     |     3|
|791   |                  \sync_bits[2].sync_bit                                               |mb_sync_bit_49                                                     |     3|
|792   |                  \sync_bits[3].sync_bit                                               |mb_sync_bit_50                                                     |     3|
|793   |                  \sync_bits[4].sync_bit                                               |mb_sync_bit_51                                                     |     3|
|794   |                  \sync_bits[5].sync_bit                                               |mb_sync_bit_52                                                     |     4|
|795   |                  \sync_bits[6].sync_bit                                               |mb_sync_bit_53                                                     |     3|
|796   |                  \sync_bits[7].sync_bit                                               |mb_sync_bit_54                                                     |     3|
|797   |                  \sync_bits[8].sync_bit                                               |mb_sync_bit_55                                                     |     2|
|798   |                  \sync_bits[9].sync_bit                                               |mb_sync_bit_56                                                     |     2|
|799   |                \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_27                                     |     1|
|800   |                \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_28                                     |     1|
|801   |                \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                                        |    23|
|802   |                  \Compare[0].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_31                                     |     1|
|803   |                  \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                                         |     3|
|804   |                  \Compare[1].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_32                                     |     1|
|805   |                  \Compare[1].SRLC16E_I                                                |MB_SRLC16E_33                                                      |     1|
|806   |                  \Compare[2].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_34                                     |     1|
|807   |                  \Compare[2].SRLC16E_I                                                |MB_SRLC16E_35                                                      |     1|
|808   |                  \Compare[3].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_36                                     |     1|
|809   |                  \Compare[3].SRLC16E_I                                                |MB_SRLC16E_37                                                      |     1|
|810   |                  \Compare[4].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_38                                     |     1|
|811   |                  \Compare[4].SRLC16E_I                                                |MB_SRLC16E_39                                                      |     1|
|812   |                  \Compare[5].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_40                                     |     1|
|813   |                  \Compare[5].SRLC16E_I                                                |MB_SRLC16E_41                                                      |     1|
|814   |                  \Compare[6].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_42                                     |     1|
|815   |                  \Compare[6].SRLC16E_I                                                |MB_SRLC16E_43                                                      |     1|
|816   |                  \Compare[7].MUXCY_I                                                  |microblaze_v10_0_2_MB_MUXCY_44                                     |     1|
|817   |                  \Compare[7].SRLC16E_I                                                |MB_SRLC16E_45                                                      |     1|
|818   |                  \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v10_0_2_MB_MUXCY_46                                     |     5|
|819   |                sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_29                                     |     2|
|820   |                sync_trig_out_0                                                        |mb_sync_bit__parameterized4_30                                     |     2|
|821   |              instr_mux_I                                                              |instr_mux                                                          |    19|
|822   |                \Mux_LD.LD_inst                                                        |mux_bus                                                            |    19|
|823   |                  \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                                          |     4|
|824   |                  \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_2                                        |     1|
|825   |                  \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3                                        |     1|
|826   |                  \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4                                        |     1|
|827   |                  \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5                                        |     1|
|828   |                  \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6                                        |     1|
|829   |                  \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7                                        |     1|
|830   |                  \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_8                                        |     1|
|831   |                  \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9                                        |     1|
|832   |                  \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10                                       |     1|
|833   |                  \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11                                       |     1|
|834   |                  \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12                                       |     1|
|835   |                  \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13                                       |     1|
|836   |                  \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14                                       |     1|
|837   |                  \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15                                       |     1|
|838   |                  \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16                                       |     1|
|839   |              mem_databus_ready_sel_carry_or                                           |microblaze_v10_0_2_carry_or                                        |     1|
|840   |                MUXCY_I                                                                |microblaze_v10_0_2_MB_MUXCY                                        |     1|
|841   |            Reset_DFF                                                                  |mb_sync_bit                                                        |     2|
|842   |            \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                                                      |     3|
|843   |            \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                                                      |     2|
|844   |      microblaze_0_axi_periph                                                          |design_1_microblaze_0_axi_periph_0                                 |   580|
|845   |        xbar                                                                           |design_1_xbar_1                                                    |   580|
|846   |          inst                                                                         |axi_crossbar_v2_1_13_axi_crossbar__parameterized0                  |   580|
|847   |            \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_13_crossbar_sasd                                 |   580|
|848   |              addr_arbiter_inst                                                        |axi_crossbar_v2_1_13_addr_arbiter_sasd                             |   185|
|849   |              \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_13_decerr_slave__parameterized0                  |    26|
|850   |              reg_slice_r                                                              |axi_register_slice_v2_1_12_axic_register_slice__parameterized3     |   275|
|851   |              splitter_ar                                                              |axi_crossbar_v2_1_13_splitter                                      |     4|
|852   |              splitter_aw                                                              |axi_crossbar_v2_1_13_splitter__parameterized0                      |    65|
|853   |        m05_couplers                                                                   |m05_couplers_imp_2F3YE5                                            |     0|
|854   |          auto_pc                                                                      |design_1_auto_pc_1                                                 |     0|
|855   |      microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_1CM87PO                              |    49|
|856   |        dlmb_bram_if_cntlr                                                             |design_1_dlmb_bram_if_cntlr_0                                      |     8|
|857   |          U0                                                                           |lmb_bram_if_cntlr                                                  |     8|
|858   |        dlmb_v10                                                                       |design_1_dlmb_v10_0                                                |     1|
|859   |          U0                                                                           |lmb_v10__1                                                         |     1|
|860   |        ilmb_bram_if_cntlr                                                             |design_1_ilmb_bram_if_cntlr_0                                      |     7|
|861   |          U0                                                                           |lmb_bram_if_cntlr__parameterized1                                  |     7|
|862   |        ilmb_v10                                                                       |design_1_ilmb_v10_0                                                |     1|
|863   |          U0                                                                           |lmb_v10                                                            |     1|
|864   |        lmb_bram                                                                       |design_1_lmb_bram_0                                                |    32|
|865   |          U0                                                                           |blk_mem_gen_v8_3_6__parameterized1                                 |    32|
|866   |            inst_blk_mem_gen                                                           |blk_mem_gen_v8_3_6_synth__parameterized0                           |    32|
|867   |              \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top__parameterized0                                    |    32|
|868   |                \valid.cstr                                                            |blk_mem_gen_generic_cstr__parameterized0                           |    32|
|869   |                  \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width__parameterized1                             |     1|
|870   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1                           |     1|
|871   |                  \ramloop[10].ram.r                                                   |blk_mem_gen_prim_width__parameterized11                            |     1|
|872   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized11                          |     1|
|873   |                  \ramloop[11].ram.r                                                   |blk_mem_gen_prim_width__parameterized12                            |     1|
|874   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized12                          |     1|
|875   |                  \ramloop[12].ram.r                                                   |blk_mem_gen_prim_width__parameterized13                            |     1|
|876   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized13                          |     1|
|877   |                  \ramloop[13].ram.r                                                   |blk_mem_gen_prim_width__parameterized14                            |     1|
|878   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized14                          |     1|
|879   |                  \ramloop[14].ram.r                                                   |blk_mem_gen_prim_width__parameterized15                            |     1|
|880   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized15                          |     1|
|881   |                  \ramloop[15].ram.r                                                   |blk_mem_gen_prim_width__parameterized16                            |     1|
|882   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized16                          |     1|
|883   |                  \ramloop[16].ram.r                                                   |blk_mem_gen_prim_width__parameterized17                            |     1|
|884   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized17                          |     1|
|885   |                  \ramloop[17].ram.r                                                   |blk_mem_gen_prim_width__parameterized18                            |     1|
|886   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized18                          |     1|
|887   |                  \ramloop[18].ram.r                                                   |blk_mem_gen_prim_width__parameterized19                            |     1|
|888   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized19                          |     1|
|889   |                  \ramloop[19].ram.r                                                   |blk_mem_gen_prim_width__parameterized20                            |     1|
|890   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized20                          |     1|
|891   |                  \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized2                             |     1|
|892   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2                           |     1|
|893   |                  \ramloop[20].ram.r                                                   |blk_mem_gen_prim_width__parameterized21                            |     1|
|894   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized21                          |     1|
|895   |                  \ramloop[21].ram.r                                                   |blk_mem_gen_prim_width__parameterized22                            |     1|
|896   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized22                          |     1|
|897   |                  \ramloop[22].ram.r                                                   |blk_mem_gen_prim_width__parameterized23                            |     1|
|898   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized23                          |     1|
|899   |                  \ramloop[23].ram.r                                                   |blk_mem_gen_prim_width__parameterized24                            |     1|
|900   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized24                          |     1|
|901   |                  \ramloop[24].ram.r                                                   |blk_mem_gen_prim_width__parameterized25                            |     1|
|902   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized25                          |     1|
|903   |                  \ramloop[25].ram.r                                                   |blk_mem_gen_prim_width__parameterized26                            |     1|
|904   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized26                          |     1|
|905   |                  \ramloop[26].ram.r                                                   |blk_mem_gen_prim_width__parameterized27                            |     1|
|906   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized27                          |     1|
|907   |                  \ramloop[27].ram.r                                                   |blk_mem_gen_prim_width__parameterized28                            |     1|
|908   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized28                          |     1|
|909   |                  \ramloop[28].ram.r                                                   |blk_mem_gen_prim_width__parameterized29                            |     1|
|910   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized29                          |     1|
|911   |                  \ramloop[29].ram.r                                                   |blk_mem_gen_prim_width__parameterized30                            |     1|
|912   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized30                          |     1|
|913   |                  \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized3                             |     1|
|914   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3                           |     1|
|915   |                  \ramloop[30].ram.r                                                   |blk_mem_gen_prim_width__parameterized31                            |     1|
|916   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized31                          |     1|
|917   |                  \ramloop[31].ram.r                                                   |blk_mem_gen_prim_width__parameterized32                            |     1|
|918   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized32                          |     1|
|919   |                  \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized4                             |     1|
|920   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized4                           |     1|
|921   |                  \ramloop[4].ram.r                                                    |blk_mem_gen_prim_width__parameterized5                             |     1|
|922   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized5                           |     1|
|923   |                  \ramloop[5].ram.r                                                    |blk_mem_gen_prim_width__parameterized6                             |     1|
|924   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized6                           |     1|
|925   |                  \ramloop[6].ram.r                                                    |blk_mem_gen_prim_width__parameterized7                             |     1|
|926   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized7                           |     1|
|927   |                  \ramloop[7].ram.r                                                    |blk_mem_gen_prim_width__parameterized8                             |     1|
|928   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized8                           |     1|
|929   |                  \ramloop[8].ram.r                                                    |blk_mem_gen_prim_width__parameterized9                             |     1|
|930   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized9                           |     1|
|931   |                  \ramloop[9].ram.r                                                    |blk_mem_gen_prim_width__parameterized10                            |     1|
|932   |                    \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized10                          |     1|
+------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:08 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.211 ; gain = 892.070 ; free physical = 149 ; free virtual = 10951
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32264 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:04:24 . Memory (MB): peak = 2061.211 ; gain = 703.055 ; free physical = 206 ; free virtual = 11007
Synthesis Optimization Complete : Time (s): cpu = 00:04:08 ; elapsed = 00:04:53 . Memory (MB): peak = 2061.219 ; gain = 892.070 ; free physical = 208 ; free virtual = 11009
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 544 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 73 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 304 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

1133 Infos, 205 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:15 ; elapsed = 00:05:02 . Memory (MB): peak = 2061.219 ; gain = 892.102 ; free physical = 421 ; free virtual = 11225
INFO: [Common 17-1381] The checkpoint '/home/tux/projects/HoloLensRUB/HW_FestoHoloLens/LinuxSys.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2085.223 ; gain = 0.000 ; free physical = 417 ; free virtual = 11223
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 14:19:39 2018...
