//--------------------------------------------------------------------------------
// Auto-generated by Migen (3ffd64c) & LiteX (bc77aa37) on 2021-08-02 21:08:06
//--------------------------------------------------------------------------------
module C10LPRefKit(
	output reg serial_tx,
	input wire serial_rx,
	output wire hyperram_clk,
	output wire hyperram_rst_n,
	inout wire [7:0] hyperram_dq,
	output wire hyperram_cs_n,
	inout wire hyperram_rwds,
	(* keep = "true" *)	input wire Clock,
	input wire cpu_reset,
	input wire GPIO26,
	output wire GPIO27,
	input wire GPIO28,
	output wire GPIO29,
	output wire GPIO30,
	inout wire GPIO31,
	input wire ArduinoIO0,
	output wire ArduinoIO1,
	output wire PMOD0,
	output wire PMOD4,
	output wire PMOD1,
	output wire PMOD2,
	output wire PMOD5,
	output wire PMOD6,
	output wire GPIO0,
	output wire GPIO1,
	output wire GPIO2,
	output wire GPIO3,
	output wire GPIO4,
	output wire GPIO5,
	output wire GPIO6,
	output wire GPIO7,
	output wire GPIO8,
	output wire GPIO9,
	output wire GPIO10,
	output wire GPIO11,
	output wire GPIO12,
	output wire GPIO13,
	output wire GPIO17,
	input wire GPIO25,
	input wire GPIO24,
	input wire GPIO23,
	input wire GPIO22,
	input wire GPIO21,
	input wire GPIO20,
	input wire GPIO19,
	input wire GPIO18,
	input wire GPIO14,
	input wire GPIO15,
	input wire GPIO16
);

reg soc_rst = 1'd0;
wire cpu_rst;
reg [1:0] reset_storage = 2'd0;
reg reset_re = 1'd0;
reg [31:0] scratch_storage = 32'd305419896;
reg scratch_re = 1'd0;
wire [31:0] bus_errors_status;
wire bus_errors_we;
reg bus_errors_re = 1'd0;
wire bus_error;
reg [31:0] bus_errors = 32'd0;
wire picorv32_trap;
wire picorv32_reset;
reg [31:0] picorv32_interrupt = 32'd0;
wire [29:0] picorv32_idbus_adr;
wire [31:0] picorv32_idbus_dat_w;
wire [31:0] picorv32_idbus_dat_r;
wire [3:0] picorv32_idbus_sel;
wire picorv32_idbus_cyc;
wire picorv32_idbus_stb;
wire picorv32_idbus_ack;
wire picorv32_idbus_we;
wire [2:0] picorv32_idbus_cti;
wire [1:0] picorv32_idbus_bte;
wire picorv32_idbus_err;
wire picorv32_mem_valid;
wire picorv32_mem_instr;
wire picorv32_mem_ready;
wire [31:0] picorv32_mem_addr;
wire [31:0] picorv32_mem_wdata;
wire [3:0] picorv32_mem_wstrb;
wire [31:0] picorv32_mem_rdata;
wire picorv320;
wire picorv321;
wire [31:0] picorv322;
wire [31:0] picorv323;
wire [3:0] picorv324;
wire picorv325;
wire [31:0] picorv326;
wire [31:0] picorv327;
wire [31:0] picorv328;
wire [31:0] picorv329;
wire [29:0] ram_bus_adr;
wire [31:0] ram_bus_dat_w;
wire [31:0] ram_bus_dat_r;
wire [3:0] ram_bus_sel;
wire ram_bus_cyc;
wire ram_bus_stb;
reg ram_bus_ack = 1'd0;
wire ram_bus_we;
wire [2:0] ram_bus_cti;
wire [1:0] ram_bus_bte;
reg ram_bus_err = 1'd0;
wire [12:0] adr;
wire [31:0] dat_r;
wire [29:0] interface0_ram_bus_adr;
wire [31:0] interface0_ram_bus_dat_w;
wire [31:0] interface0_ram_bus_dat_r;
wire [3:0] interface0_ram_bus_sel;
wire interface0_ram_bus_cyc;
wire interface0_ram_bus_stb;
reg interface0_ram_bus_ack = 1'd0;
wire interface0_ram_bus_we;
wire [2:0] interface0_ram_bus_cti;
wire [1:0] interface0_ram_bus_bte;
reg interface0_ram_bus_err = 1'd0;
wire [10:0] sram0_adr;
wire [31:0] sram0_dat_r;
reg [3:0] sram0_we = 4'd0;
wire [31:0] sram0_dat_w;
wire [29:0] interface1_ram_bus_adr;
wire [31:0] interface1_ram_bus_dat_w;
wire [31:0] interface1_ram_bus_dat_r;
wire [3:0] interface1_ram_bus_sel;
wire interface1_ram_bus_cyc;
wire interface1_ram_bus_stb;
reg interface1_ram_bus_ack = 1'd0;
wire interface1_ram_bus_we;
wire [2:0] interface1_ram_bus_cti;
wire [1:0] interface1_ram_bus_bte;
reg interface1_ram_bus_err = 1'd0;
wire [11:0] sram1_adr;
wire [31:0] sram1_dat_r;
reg [3:0] sram1_we = 4'd0;
wire [31:0] sram1_dat_w;
wire tx_sink_valid;
reg tx_sink_ready = 1'd0;
wire tx_sink_first;
wire tx_sink_last;
wire [7:0] tx_sink_payload_data;
reg [7:0] tx_data = 8'd0;
reg [3:0] tx_count = 4'd0;
reg tx_enable = 1'd0;
reg tx_tick = 1'd0;
reg [31:0] tx_phase = 32'd0;
reg rx_source_valid = 1'd0;
wire rx_source_ready;
reg rx_source_first = 1'd0;
reg rx_source_last = 1'd0;
reg [7:0] rx_source_payload_data = 8'd0;
reg [7:0] rx_data = 8'd0;
reg [3:0] rx_count = 4'd0;
reg rx_enable = 1'd0;
reg rx_tick = 1'd0;
reg [31:0] rx_phase = 32'd0;
wire rx_rx;
reg rx_rx_d = 1'd0;
reg uart_rxtx_re = 1'd0;
wire [7:0] uart_rxtx_r;
reg uart_rxtx_we = 1'd0;
wire [7:0] uart_rxtx_w;
wire uart_txfull_status;
wire uart_txfull_we;
reg uart_txfull_re = 1'd0;
wire uart_rxempty_status;
wire uart_rxempty_we;
reg uart_rxempty_re = 1'd0;
wire uart_irq;
wire uart_tx_status;
reg uart_tx_pending = 1'd0;
wire uart_tx_trigger;
reg uart_tx_clear = 1'd0;
reg uart_tx_trigger_d = 1'd0;
wire uart_rx_status;
reg uart_rx_pending = 1'd0;
wire uart_rx_trigger;
reg uart_rx_clear = 1'd0;
reg uart_rx_trigger_d = 1'd0;
wire uart_tx0;
wire uart_rx0;
reg [1:0] uart_status_status = 2'd0;
wire uart_status_we;
reg uart_status_re = 1'd0;
wire uart_tx1;
wire uart_rx1;
reg [1:0] uart_pending_status = 2'd0;
wire uart_pending_we;
reg uart_pending_re = 1'd0;
reg [1:0] uart_pending_r = 2'd0;
wire uart_tx2;
wire uart_rx2;
reg [1:0] uart_enable_storage = 2'd0;
reg uart_enable_re = 1'd0;
wire uart_txempty_status;
wire uart_txempty_we;
reg uart_txempty_re = 1'd0;
wire uart_rxfull_status;
wire uart_rxfull_we;
reg uart_rxfull_re = 1'd0;
wire uart_uart_sink_valid;
wire uart_uart_sink_ready;
wire uart_uart_sink_first;
wire uart_uart_sink_last;
wire [7:0] uart_uart_sink_payload_data;
wire uart_uart_source_valid;
wire uart_uart_source_ready;
wire uart_uart_source_first;
wire uart_uart_source_last;
wire [7:0] uart_uart_source_payload_data;
wire uart_tx_fifo_sink_valid;
wire uart_tx_fifo_sink_ready;
reg uart_tx_fifo_sink_first = 1'd0;
reg uart_tx_fifo_sink_last = 1'd0;
wire [7:0] uart_tx_fifo_sink_payload_data;
wire uart_tx_fifo_source_valid;
wire uart_tx_fifo_source_ready;
wire uart_tx_fifo_source_first;
wire uart_tx_fifo_source_last;
wire [7:0] uart_tx_fifo_source_payload_data;
wire uart_tx_fifo_re;
reg uart_tx_fifo_readable = 1'd0;
wire uart_tx_fifo_syncfifo_we;
wire uart_tx_fifo_syncfifo_writable;
wire uart_tx_fifo_syncfifo_re;
wire uart_tx_fifo_syncfifo_readable;
wire [9:0] uart_tx_fifo_syncfifo_din;
wire [9:0] uart_tx_fifo_syncfifo_dout;
reg [4:0] uart_tx_fifo_level0 = 5'd0;
reg uart_tx_fifo_replace = 1'd0;
reg [3:0] uart_tx_fifo_produce = 4'd0;
reg [3:0] uart_tx_fifo_consume = 4'd0;
reg [3:0] uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_tx_fifo_wrport_dat_r;
wire uart_tx_fifo_wrport_we;
wire [9:0] uart_tx_fifo_wrport_dat_w;
wire uart_tx_fifo_do_read;
wire [3:0] uart_tx_fifo_rdport_adr;
wire [9:0] uart_tx_fifo_rdport_dat_r;
wire uart_tx_fifo_rdport_re;
wire [4:0] uart_tx_fifo_level1;
wire [7:0] uart_tx_fifo_fifo_in_payload_data;
wire uart_tx_fifo_fifo_in_first;
wire uart_tx_fifo_fifo_in_last;
wire [7:0] uart_tx_fifo_fifo_out_payload_data;
wire uart_tx_fifo_fifo_out_first;
wire uart_tx_fifo_fifo_out_last;
wire uart_rx_fifo_sink_valid;
wire uart_rx_fifo_sink_ready;
wire uart_rx_fifo_sink_first;
wire uart_rx_fifo_sink_last;
wire [7:0] uart_rx_fifo_sink_payload_data;
wire uart_rx_fifo_source_valid;
wire uart_rx_fifo_source_ready;
wire uart_rx_fifo_source_first;
wire uart_rx_fifo_source_last;
wire [7:0] uart_rx_fifo_source_payload_data;
wire uart_rx_fifo_re;
reg uart_rx_fifo_readable = 1'd0;
wire uart_rx_fifo_syncfifo_we;
wire uart_rx_fifo_syncfifo_writable;
wire uart_rx_fifo_syncfifo_re;
wire uart_rx_fifo_syncfifo_readable;
wire [9:0] uart_rx_fifo_syncfifo_din;
wire [9:0] uart_rx_fifo_syncfifo_dout;
reg [4:0] uart_rx_fifo_level0 = 5'd0;
reg uart_rx_fifo_replace = 1'd0;
reg [3:0] uart_rx_fifo_produce = 4'd0;
reg [3:0] uart_rx_fifo_consume = 4'd0;
reg [3:0] uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_rx_fifo_wrport_dat_r;
wire uart_rx_fifo_wrport_we;
wire [9:0] uart_rx_fifo_wrport_dat_w;
wire uart_rx_fifo_do_read;
wire [3:0] uart_rx_fifo_rdport_adr;
wire [9:0] uart_rx_fifo_rdport_dat_r;
wire uart_rx_fifo_rdport_re;
wire [4:0] uart_rx_fifo_level1;
wire [7:0] uart_rx_fifo_fifo_in_payload_data;
wire uart_rx_fifo_fifo_in_first;
wire uart_rx_fifo_fifo_in_last;
wire [7:0] uart_rx_fifo_fifo_out_payload_data;
wire uart_rx_fifo_fifo_out_first;
wire uart_rx_fifo_fifo_out_last;
reg [31:0] timer_load_storage = 32'd0;
reg timer_load_re = 1'd0;
reg [31:0] timer_reload_storage = 32'd0;
reg timer_reload_re = 1'd0;
reg timer_en_storage = 1'd0;
reg timer_en_re = 1'd0;
reg timer_update_value_storage = 1'd0;
reg timer_update_value_re = 1'd0;
reg [31:0] timer_value_status = 32'd0;
wire timer_value_we;
reg timer_value_re = 1'd0;
wire timer_irq;
wire timer_zero_status;
reg timer_zero_pending = 1'd0;
wire timer_zero_trigger;
reg timer_zero_clear = 1'd0;
reg timer_zero_trigger_d = 1'd0;
wire timer_zero0;
wire timer_status_status;
wire timer_status_we;
reg timer_status_re = 1'd0;
wire timer_zero1;
wire timer_pending_status;
wire timer_pending_we;
reg timer_pending_re = 1'd0;
reg timer_pending_r = 1'd0;
wire timer_zero2;
reg timer_enable_storage = 1'd0;
reg timer_enable_re = 1'd0;
reg [31:0] timer_value = 32'd0;
wire [29:0] bus_adr;
wire [31:0] bus_dat_w;
wire [31:0] bus_dat_r;
wire [3:0] bus_sel;
wire bus_cyc;
wire bus_stb;
reg bus_ack = 1'd0;
wire bus_we;
wire [2:0] bus_cti;
wire [1:0] bus_bte;
reg bus_err = 1'd0;
reg clk = 1'd0;
reg [1:0] clk_phase = 2'd0;
reg cs = 1'd0;
reg [47:0] ca = 48'd0;
reg [47:0] sr = 48'd0;
wire [7:0] tstriple0_o;
reg tstriple0_oe = 1'd0;
wire [7:0] tstriple0_i;
reg tstriple1_o = 1'd0;
reg tstriple1_oe = 1'd0;
wire tstriple1_i;
reg [7:0] dqi = 8'd0;
reg [6:0] counter = 7'd0;
wire sys_clk;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;
reg [15:0] UARTB_Baudios_storage = 16'd0;
reg UARTB_Baudios_re = 1'd0;
reg UARTB_TxInit_storage = 1'd0;
reg UARTB_TxInit_re = 1'd0;
reg [7:0] UARTB_TxData_storage = 8'd0;
reg UARTB_TxData_re = 1'd0;
wire [7:0] UARTB_RxData_status;
wire UARTB_RxData_we;
reg UARTB_RxData_re = 1'd0;
wire UARTB_TxDone_status;
wire UARTB_TxDone_we;
reg UARTB_TxDone_re = 1'd0;
wire UARTB_RxAvailable_status;
wire UARTB_RxAvailable_we;
reg UARTB_RxAvailable_re = 1'd0;
wire UARTB_irq;
wire UARTB_TXDONE_status;
reg UARTB_TXDONE_pending = 1'd0;
wire UARTB_TXDONE_trigger;
reg UARTB_TXDONE_clear = 1'd0;
reg UARTB_TXDONE_trigger_d = 1'd0;
wire UARTB_RXAVAILABLE_status;
reg UARTB_RXAVAILABLE_pending = 1'd0;
wire UARTB_RXAVAILABLE_trigger;
reg UARTB_RXAVAILABLE_clear = 1'd0;
reg UARTB_RXAVAILABLE_trigger_d = 1'd0;
wire UARTB_TXDONE0;
wire UARTB_RXAVAILABLE0;
reg [1:0] UARTB_status_status = 2'd0;
wire UARTB_status_we;
reg UARTB_status_re = 1'd0;
wire UARTB_TXDONE1;
wire UARTB_RXAVAILABLE1;
reg [1:0] UARTB_pending_status = 2'd0;
wire UARTB_pending_we;
reg UARTB_pending_re = 1'd0;
reg [1:0] UARTB_pending_r = 2'd0;
wire UARTB_TXDONE2;
wire UARTB_RXAVAILABLE2;
reg [1:0] UARTB_enable_storage = 2'd0;
reg UARTB_enable_re = 1'd0;
reg [15:0] UARTA_Baudios_storage = 16'd0;
reg UARTA_Baudios_re = 1'd0;
reg UARTA_TxInit_storage = 1'd0;
reg UARTA_TxInit_re = 1'd0;
reg [7:0] UARTA_TxData_storage = 8'd0;
reg UARTA_TxData_re = 1'd0;
wire [7:0] UARTA_RxData_status;
wire UARTA_RxData_we;
reg UARTA_RxData_re = 1'd0;
wire UARTA_TxDone_status;
wire UARTA_TxDone_we;
reg UARTA_TxDone_re = 1'd0;
wire UARTA_RxAvailable_status;
wire UARTA_RxAvailable_we;
reg UARTA_RxAvailable_re = 1'd0;
wire UARTA_irq;
wire UARTA_TXDONE_status;
reg UARTA_TXDONE_pending = 1'd0;
wire UARTA_TXDONE_trigger;
reg UARTA_TXDONE_clear = 1'd0;
reg UARTA_TXDONE_trigger_d = 1'd0;
wire UARTA_RXAVAILABLE_status;
reg UARTA_RXAVAILABLE_pending = 1'd0;
wire UARTA_RXAVAILABLE_trigger;
reg UARTA_RXAVAILABLE_clear = 1'd0;
reg UARTA_RXAVAILABLE_trigger_d = 1'd0;
wire UARTA_TXDONE0;
wire UARTA_RXAVAILABLE0;
reg [1:0] UARTA_status_status = 2'd0;
wire UARTA_status_we;
reg UARTA_status_re = 1'd0;
wire UARTA_TXDONE1;
wire UARTA_RXAVAILABLE1;
reg [1:0] UARTA_pending_status = 2'd0;
wire UARTA_pending_we;
reg UARTA_pending_re = 1'd0;
reg [1:0] UARTA_pending_r = 2'd0;
wire UARTA_TXDONE2;
wire UARTA_RXAVAILABLE2;
reg [1:0] UARTA_enable_storage = 2'd0;
reg UARTA_enable_re = 1'd0;
reg [15:0] Periodo_storage = 16'd0;
reg Periodo_re = 1'd0;
reg [11:0] Ciclo_storage = 12'd0;
reg Ciclo_re = 1'd0;
reg INF_Datain_storage = 1'd0;
reg INF_Datain_re = 1'd0;
reg INF_Control_storage = 1'd0;
reg INF_Control_re = 1'd0;
wire INF_Dataout_status;
wire INF_Dataout_we;
reg INF_Dataout_re = 1'd0;
wire INF_irq;
wire INF_REFLECT_status;
reg INF_REFLECT_pending = 1'd0;
wire INF_REFLECT_trigger;
reg INF_REFLECT_clear = 1'd0;
reg INF_REFLECT_trigger_d = 1'd0;
wire INF_REFLECT0;
wire INF_status_status;
wire INF_status_we;
reg INF_status_re = 1'd0;
wire INF_REFLECT1;
wire INF_pending_status;
wire INF_pending_we;
reg INF_pending_re = 1'd0;
reg INF_pending_r = 1'd0;
wire INF_REFLECT2;
reg INF_enable_storage = 1'd0;
reg INF_enable_re = 1'd0;
reg ULTRASONIDO_Inicio_storage = 1'd0;
reg ULTRASONIDO_Inicio_re = 1'd0;
wire ULTRASONIDO_Done_status;
wire ULTRASONIDO_Done_we;
reg ULTRASONIDO_Done_re = 1'd0;
wire [8:0] ULTRASONIDO_Distancia_status;
wire ULTRASONIDO_Distancia_we;
reg ULTRASONIDO_Distancia_re = 1'd0;
wire ULTRASONIDO_irq;
wire ULTRASONIDO_DONE_status;
reg ULTRASONIDO_DONE_pending = 1'd0;
wire ULTRASONIDO_DONE_trigger;
reg ULTRASONIDO_DONE_clear = 1'd0;
reg ULTRASONIDO_DONE_trigger_d = 1'd0;
wire ULTRASONIDO_DONE0;
wire ULTRASONIDO_status_status;
wire ULTRASONIDO_status_we;
reg ULTRASONIDO_status_re = 1'd0;
wire ULTRASONIDO_DONE1;
wire ULTRASONIDO_pending_status;
wire ULTRASONIDO_pending_we;
reg ULTRASONIDO_pending_re = 1'd0;
reg ULTRASONIDO_pending_r = 1'd0;
wire ULTRASONIDO_DONE2;
reg ULTRASONIDO_enable_storage = 1'd0;
reg ULTRASONIDO_enable_re = 1'd0;
reg [2:0] Movimiento_storage = 3'd0;
reg Movimiento_re = 1'd0;
reg [6:0] Duty1_storage = 7'd0;
reg Duty1_re = 1'd0;
reg [6:0] Duty2_storage = 7'd0;
reg Duty2_re = 1'd0;
wire [1:0] Forma_status;
wire Forma_we;
reg Forma_re = 1'd0;
wire [1:0] PromedioColor_status;
wire PromedioColor_we;
reg PromedioColor_re = 1'd0;
reg [3:0] MapaData_storage = 4'd0;
reg MapaData_re = 1'd0;
reg [5:0] MapaAddr_storage = 6'd0;
reg MapaAddr_re = 1'd0;
reg MapaWrite_storage = 1'd0;
reg MapaWrite_re = 1'd0;
reg rs232phytx_state = 1'd0;
reg rs232phytx_next_state = 1'd0;
reg [3:0] tx_count_rs232phytx_next_value0 = 4'd0;
reg tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg serial_tx_rs232phytx_next_value1 = 1'd0;
reg serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg [7:0] tx_data_rs232phytx_next_value2 = 8'd0;
reg tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg rs232phyrx_state = 1'd0;
reg rs232phyrx_next_state = 1'd0;
reg [3:0] rx_count_rs232phyrx_next_value0 = 4'd0;
reg rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg [7:0] rx_data_rs232phyrx_next_value1 = 8'd0;
reg rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg [13:0] basesoc_adr = 14'd0;
reg basesoc_we = 1'd0;
reg [31:0] basesoc_dat_w = 32'd0;
wire [31:0] basesoc_dat_r;
wire [29:0] basesoc_wishbone_adr;
wire [31:0] basesoc_wishbone_dat_w;
reg [31:0] basesoc_wishbone_dat_r = 32'd0;
wire [3:0] basesoc_wishbone_sel;
wire basesoc_wishbone_cyc;
wire basesoc_wishbone_stb;
reg basesoc_wishbone_ack = 1'd0;
wire basesoc_wishbone_we;
wire [2:0] basesoc_wishbone_cti;
wire [1:0] basesoc_wishbone_bte;
reg basesoc_wishbone_err = 1'd0;
wire [29:0] shared_adr;
wire [31:0] shared_dat_w;
reg [31:0] shared_dat_r = 32'd0;
wire [3:0] shared_sel;
wire shared_cyc;
wire shared_stb;
reg shared_ack = 1'd0;
wire shared_we;
wire [2:0] shared_cti;
wire [1:0] shared_bte;
wire shared_err;
wire request;
wire grant;
reg [4:0] slave_sel = 5'd0;
reg [4:0] slave_sel_r = 5'd0;
reg error = 1'd0;
wire wait_1;
wire done;
reg [19:0] count = 20'd1000000;
wire [13:0] interface0_bank_bus_adr;
wire interface0_bank_bus_we;
wire [31:0] interface0_bank_bus_dat_w;
reg [31:0] interface0_bank_bus_dat_r = 32'd0;
reg csrbank0_Datain0_re = 1'd0;
wire csrbank0_Datain0_r;
reg csrbank0_Datain0_we = 1'd0;
wire csrbank0_Datain0_w;
reg csrbank0_Control0_re = 1'd0;
wire csrbank0_Control0_r;
reg csrbank0_Control0_we = 1'd0;
wire csrbank0_Control0_w;
reg csrbank0_Dataout_re = 1'd0;
wire csrbank0_Dataout_r;
reg csrbank0_Dataout_we = 1'd0;
wire csrbank0_Dataout_w;
reg csrbank0_ev_status_re = 1'd0;
wire csrbank0_ev_status_r;
reg csrbank0_ev_status_we = 1'd0;
wire csrbank0_ev_status_w;
reg csrbank0_ev_pending_re = 1'd0;
wire csrbank0_ev_pending_r;
reg csrbank0_ev_pending_we = 1'd0;
wire csrbank0_ev_pending_w;
reg csrbank0_ev_enable0_re = 1'd0;
wire csrbank0_ev_enable0_r;
reg csrbank0_ev_enable0_we = 1'd0;
wire csrbank0_ev_enable0_w;
wire csrbank0_sel;
wire [13:0] interface1_bank_bus_adr;
wire interface1_bank_bus_we;
wire [31:0] interface1_bank_bus_dat_w;
reg [31:0] interface1_bank_bus_dat_r = 32'd0;
reg csrbank1_Movimiento0_re = 1'd0;
wire [2:0] csrbank1_Movimiento0_r;
reg csrbank1_Movimiento0_we = 1'd0;
wire [2:0] csrbank1_Movimiento0_w;
reg csrbank1_Duty10_re = 1'd0;
wire [6:0] csrbank1_Duty10_r;
reg csrbank1_Duty10_we = 1'd0;
wire [6:0] csrbank1_Duty10_w;
reg csrbank1_Duty20_re = 1'd0;
wire [6:0] csrbank1_Duty20_r;
reg csrbank1_Duty20_we = 1'd0;
wire [6:0] csrbank1_Duty20_w;
wire csrbank1_sel;
wire [13:0] interface2_bank_bus_adr;
wire interface2_bank_bus_we;
wire [31:0] interface2_bank_bus_dat_w;
reg [31:0] interface2_bank_bus_dat_r = 32'd0;
reg csrbank2_Periodo0_re = 1'd0;
wire [15:0] csrbank2_Periodo0_r;
reg csrbank2_Periodo0_we = 1'd0;
wire [15:0] csrbank2_Periodo0_w;
reg csrbank2_Ciclo0_re = 1'd0;
wire [11:0] csrbank2_Ciclo0_r;
reg csrbank2_Ciclo0_we = 1'd0;
wire [11:0] csrbank2_Ciclo0_w;
wire csrbank2_sel;
wire [13:0] interface3_bank_bus_adr;
wire interface3_bank_bus_we;
wire [31:0] interface3_bank_bus_dat_w;
reg [31:0] interface3_bank_bus_dat_r = 32'd0;
reg csrbank3_Baudios0_re = 1'd0;
wire [15:0] csrbank3_Baudios0_r;
reg csrbank3_Baudios0_we = 1'd0;
wire [15:0] csrbank3_Baudios0_w;
reg csrbank3_TxInit0_re = 1'd0;
wire csrbank3_TxInit0_r;
reg csrbank3_TxInit0_we = 1'd0;
wire csrbank3_TxInit0_w;
reg csrbank3_TxData0_re = 1'd0;
wire [7:0] csrbank3_TxData0_r;
reg csrbank3_TxData0_we = 1'd0;
wire [7:0] csrbank3_TxData0_w;
reg csrbank3_RxData_re = 1'd0;
wire [7:0] csrbank3_RxData_r;
reg csrbank3_RxData_we = 1'd0;
wire [7:0] csrbank3_RxData_w;
reg csrbank3_TxDone_re = 1'd0;
wire csrbank3_TxDone_r;
reg csrbank3_TxDone_we = 1'd0;
wire csrbank3_TxDone_w;
reg csrbank3_RxAvailable_re = 1'd0;
wire csrbank3_RxAvailable_r;
reg csrbank3_RxAvailable_we = 1'd0;
wire csrbank3_RxAvailable_w;
reg csrbank3_ev_status_re = 1'd0;
wire [1:0] csrbank3_ev_status_r;
reg csrbank3_ev_status_we = 1'd0;
wire [1:0] csrbank3_ev_status_w;
reg csrbank3_ev_pending_re = 1'd0;
wire [1:0] csrbank3_ev_pending_r;
reg csrbank3_ev_pending_we = 1'd0;
wire [1:0] csrbank3_ev_pending_w;
reg csrbank3_ev_enable0_re = 1'd0;
wire [1:0] csrbank3_ev_enable0_r;
reg csrbank3_ev_enable0_we = 1'd0;
wire [1:0] csrbank3_ev_enable0_w;
wire csrbank3_sel;
wire [13:0] interface4_bank_bus_adr;
wire interface4_bank_bus_we;
wire [31:0] interface4_bank_bus_dat_w;
reg [31:0] interface4_bank_bus_dat_r = 32'd0;
reg csrbank4_Baudios0_re = 1'd0;
wire [15:0] csrbank4_Baudios0_r;
reg csrbank4_Baudios0_we = 1'd0;
wire [15:0] csrbank4_Baudios0_w;
reg csrbank4_TxInit0_re = 1'd0;
wire csrbank4_TxInit0_r;
reg csrbank4_TxInit0_we = 1'd0;
wire csrbank4_TxInit0_w;
reg csrbank4_TxData0_re = 1'd0;
wire [7:0] csrbank4_TxData0_r;
reg csrbank4_TxData0_we = 1'd0;
wire [7:0] csrbank4_TxData0_w;
reg csrbank4_RxData_re = 1'd0;
wire [7:0] csrbank4_RxData_r;
reg csrbank4_RxData_we = 1'd0;
wire [7:0] csrbank4_RxData_w;
reg csrbank4_TxDone_re = 1'd0;
wire csrbank4_TxDone_r;
reg csrbank4_TxDone_we = 1'd0;
wire csrbank4_TxDone_w;
reg csrbank4_RxAvailable_re = 1'd0;
wire csrbank4_RxAvailable_r;
reg csrbank4_RxAvailable_we = 1'd0;
wire csrbank4_RxAvailable_w;
reg csrbank4_ev_status_re = 1'd0;
wire [1:0] csrbank4_ev_status_r;
reg csrbank4_ev_status_we = 1'd0;
wire [1:0] csrbank4_ev_status_w;
reg csrbank4_ev_pending_re = 1'd0;
wire [1:0] csrbank4_ev_pending_r;
reg csrbank4_ev_pending_we = 1'd0;
wire [1:0] csrbank4_ev_pending_w;
reg csrbank4_ev_enable0_re = 1'd0;
wire [1:0] csrbank4_ev_enable0_r;
reg csrbank4_ev_enable0_we = 1'd0;
wire [1:0] csrbank4_ev_enable0_w;
wire csrbank4_sel;
wire [13:0] interface5_bank_bus_adr;
wire interface5_bank_bus_we;
wire [31:0] interface5_bank_bus_dat_w;
reg [31:0] interface5_bank_bus_dat_r = 32'd0;
reg csrbank5_Inicio0_re = 1'd0;
wire csrbank5_Inicio0_r;
reg csrbank5_Inicio0_we = 1'd0;
wire csrbank5_Inicio0_w;
reg csrbank5_Done_re = 1'd0;
wire csrbank5_Done_r;
reg csrbank5_Done_we = 1'd0;
wire csrbank5_Done_w;
reg csrbank5_Distancia_re = 1'd0;
wire [8:0] csrbank5_Distancia_r;
reg csrbank5_Distancia_we = 1'd0;
wire [8:0] csrbank5_Distancia_w;
reg csrbank5_ev_status_re = 1'd0;
wire csrbank5_ev_status_r;
reg csrbank5_ev_status_we = 1'd0;
wire csrbank5_ev_status_w;
reg csrbank5_ev_pending_re = 1'd0;
wire csrbank5_ev_pending_r;
reg csrbank5_ev_pending_we = 1'd0;
wire csrbank5_ev_pending_w;
reg csrbank5_ev_enable0_re = 1'd0;
wire csrbank5_ev_enable0_r;
reg csrbank5_ev_enable0_we = 1'd0;
wire csrbank5_ev_enable0_w;
wire csrbank5_sel;
wire [13:0] interface6_bank_bus_adr;
wire interface6_bank_bus_we;
wire [31:0] interface6_bank_bus_dat_w;
reg [31:0] interface6_bank_bus_dat_r = 32'd0;
reg csrbank6_Forma_re = 1'd0;
wire [1:0] csrbank6_Forma_r;
reg csrbank6_Forma_we = 1'd0;
wire [1:0] csrbank6_Forma_w;
reg csrbank6_PromedioColor_re = 1'd0;
wire [1:0] csrbank6_PromedioColor_r;
reg csrbank6_PromedioColor_we = 1'd0;
wire [1:0] csrbank6_PromedioColor_w;
reg csrbank6_MapaData0_re = 1'd0;
wire [3:0] csrbank6_MapaData0_r;
reg csrbank6_MapaData0_we = 1'd0;
wire [3:0] csrbank6_MapaData0_w;
reg csrbank6_MapaAddr0_re = 1'd0;
wire [5:0] csrbank6_MapaAddr0_r;
reg csrbank6_MapaAddr0_we = 1'd0;
wire [5:0] csrbank6_MapaAddr0_w;
reg csrbank6_MapaWrite0_re = 1'd0;
wire csrbank6_MapaWrite0_r;
reg csrbank6_MapaWrite0_we = 1'd0;
wire csrbank6_MapaWrite0_w;
wire csrbank6_sel;
wire [13:0] interface7_bank_bus_adr;
wire interface7_bank_bus_we;
wire [31:0] interface7_bank_bus_dat_w;
reg [31:0] interface7_bank_bus_dat_r = 32'd0;
reg csrbank7_reset0_re = 1'd0;
wire [1:0] csrbank7_reset0_r;
reg csrbank7_reset0_we = 1'd0;
wire [1:0] csrbank7_reset0_w;
reg csrbank7_scratch0_re = 1'd0;
wire [31:0] csrbank7_scratch0_r;
reg csrbank7_scratch0_we = 1'd0;
wire [31:0] csrbank7_scratch0_w;
reg csrbank7_bus_errors_re = 1'd0;
wire [31:0] csrbank7_bus_errors_r;
reg csrbank7_bus_errors_we = 1'd0;
wire [31:0] csrbank7_bus_errors_w;
wire csrbank7_sel;
wire [13:0] interface8_bank_bus_adr;
wire interface8_bank_bus_we;
wire [31:0] interface8_bank_bus_dat_w;
reg [31:0] interface8_bank_bus_dat_r = 32'd0;
reg csrbank8_load0_re = 1'd0;
wire [31:0] csrbank8_load0_r;
reg csrbank8_load0_we = 1'd0;
wire [31:0] csrbank8_load0_w;
reg csrbank8_reload0_re = 1'd0;
wire [31:0] csrbank8_reload0_r;
reg csrbank8_reload0_we = 1'd0;
wire [31:0] csrbank8_reload0_w;
reg csrbank8_en0_re = 1'd0;
wire csrbank8_en0_r;
reg csrbank8_en0_we = 1'd0;
wire csrbank8_en0_w;
reg csrbank8_update_value0_re = 1'd0;
wire csrbank8_update_value0_r;
reg csrbank8_update_value0_we = 1'd0;
wire csrbank8_update_value0_w;
reg csrbank8_value_re = 1'd0;
wire [31:0] csrbank8_value_r;
reg csrbank8_value_we = 1'd0;
wire [31:0] csrbank8_value_w;
reg csrbank8_ev_status_re = 1'd0;
wire csrbank8_ev_status_r;
reg csrbank8_ev_status_we = 1'd0;
wire csrbank8_ev_status_w;
reg csrbank8_ev_pending_re = 1'd0;
wire csrbank8_ev_pending_r;
reg csrbank8_ev_pending_we = 1'd0;
wire csrbank8_ev_pending_w;
reg csrbank8_ev_enable0_re = 1'd0;
wire csrbank8_ev_enable0_r;
reg csrbank8_ev_enable0_we = 1'd0;
wire csrbank8_ev_enable0_w;
wire csrbank8_sel;
wire [13:0] interface9_bank_bus_adr;
wire interface9_bank_bus_we;
wire [31:0] interface9_bank_bus_dat_w;
reg [31:0] interface9_bank_bus_dat_r = 32'd0;
reg csrbank9_txfull_re = 1'd0;
wire csrbank9_txfull_r;
reg csrbank9_txfull_we = 1'd0;
wire csrbank9_txfull_w;
reg csrbank9_rxempty_re = 1'd0;
wire csrbank9_rxempty_r;
reg csrbank9_rxempty_we = 1'd0;
wire csrbank9_rxempty_w;
reg csrbank9_ev_status_re = 1'd0;
wire [1:0] csrbank9_ev_status_r;
reg csrbank9_ev_status_we = 1'd0;
wire [1:0] csrbank9_ev_status_w;
reg csrbank9_ev_pending_re = 1'd0;
wire [1:0] csrbank9_ev_pending_r;
reg csrbank9_ev_pending_we = 1'd0;
wire [1:0] csrbank9_ev_pending_w;
reg csrbank9_ev_enable0_re = 1'd0;
wire [1:0] csrbank9_ev_enable0_r;
reg csrbank9_ev_enable0_we = 1'd0;
wire [1:0] csrbank9_ev_enable0_w;
reg csrbank9_txempty_re = 1'd0;
wire csrbank9_txempty_r;
reg csrbank9_txempty_we = 1'd0;
wire csrbank9_txempty_w;
reg csrbank9_rxfull_re = 1'd0;
wire csrbank9_rxfull_r;
reg csrbank9_rxfull_we = 1'd0;
wire csrbank9_rxfull_w;
wire csrbank9_sel;
wire [13:0] csr_interconnect_adr;
wire csr_interconnect_we;
wire [31:0] csr_interconnect_dat_w;
wire [31:0] csr_interconnect_dat_r;
reg state = 1'd0;
reg next_state = 1'd0;
reg [29:0] array_muxed0 = 30'd0;
reg [31:0] array_muxed1 = 32'd0;
reg [3:0] array_muxed2 = 4'd0;
reg array_muxed3 = 1'd0;
reg array_muxed4 = 1'd0;
reg array_muxed5 = 1'd0;
reg [2:0] array_muxed6 = 3'd0;
reg [1:0] array_muxed7 = 2'd0;
(* no_retiming = "true" *) reg regs0 = 1'd0;
(* no_retiming = "true" *) reg regs1 = 1'd0;

assign picorv32_reset = (soc_rst | cpu_rst);
assign bus_error = error;
always @(*) begin
	picorv32_interrupt <= 32'd0;
	picorv32_interrupt[4] <= INF_irq;
	picorv32_interrupt[3] <= UARTA_irq;
	picorv32_interrupt[2] <= UARTB_irq;
	picorv32_interrupt[5] <= ULTRASONIDO_irq;
	picorv32_interrupt[1] <= timer_irq;
	picorv32_interrupt[0] <= uart_irq;
end
assign bus_errors_status = bus_errors;
assign picorv32_idbus_adr = picorv32_mem_addr[31:2];
assign picorv32_idbus_dat_w = picorv32_mem_wdata;
assign picorv32_idbus_we = (picorv32_mem_wstrb != 1'd0);
assign picorv32_idbus_sel = picorv32_mem_wstrb;
assign picorv32_idbus_cyc = picorv32_mem_valid;
assign picorv32_idbus_stb = picorv32_mem_valid;
assign picorv32_idbus_cti = 1'd0;
assign picorv32_idbus_bte = 1'd0;
assign picorv32_mem_ready = picorv32_idbus_ack;
assign picorv32_mem_rdata = picorv32_idbus_dat_r;
assign adr = ram_bus_adr[12:0];
assign ram_bus_dat_r = dat_r;
always @(*) begin
	sram0_we <= 4'd0;
	sram0_we[0] <= (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[0]);
	sram0_we[1] <= (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[1]);
	sram0_we[2] <= (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[2]);
	sram0_we[3] <= (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & interface0_ram_bus_we) & interface0_ram_bus_sel[3]);
end
assign sram0_adr = interface0_ram_bus_adr[10:0];
assign interface0_ram_bus_dat_r = sram0_dat_r;
assign sram0_dat_w = interface0_ram_bus_dat_w;
always @(*) begin
	sram1_we <= 4'd0;
	sram1_we[0] <= (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[0]);
	sram1_we[1] <= (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[1]);
	sram1_we[2] <= (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[2]);
	sram1_we[3] <= (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & interface1_ram_bus_we) & interface1_ram_bus_sel[3]);
end
assign sram1_adr = interface1_ram_bus_adr[11:0];
assign interface1_ram_bus_dat_r = sram1_dat_r;
assign sram1_dat_w = interface1_ram_bus_dat_w;
always @(*) begin
	rs232phytx_next_state <= 1'd0;
	tx_count_rs232phytx_next_value0 <= 4'd0;
	tx_count_rs232phytx_next_value_ce0 <= 1'd0;
	serial_tx_rs232phytx_next_value1 <= 1'd0;
	serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
	tx_sink_ready <= 1'd0;
	tx_data_rs232phytx_next_value2 <= 8'd0;
	tx_data_rs232phytx_next_value_ce2 <= 1'd0;
	tx_enable <= 1'd0;
	rs232phytx_next_state <= rs232phytx_state;
	case (rs232phytx_state)
		1'd1: begin
			tx_enable <= 1'd1;
			if (tx_tick) begin
				serial_tx_rs232phytx_next_value1 <= tx_data;
				serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				tx_count_rs232phytx_next_value0 <= (tx_count + 1'd1);
				tx_count_rs232phytx_next_value_ce0 <= 1'd1;
				tx_data_rs232phytx_next_value2 <= {1'd1, tx_data[7:1]};
				tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				if ((tx_count == 4'd9)) begin
					tx_sink_ready <= 1'd1;
					rs232phytx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			tx_count_rs232phytx_next_value0 <= 1'd0;
			tx_count_rs232phytx_next_value_ce0 <= 1'd1;
			serial_tx_rs232phytx_next_value1 <= 1'd1;
			serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
			if (tx_sink_valid) begin
				serial_tx_rs232phytx_next_value1 <= 1'd0;
				serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
				tx_data_rs232phytx_next_value2 <= tx_sink_payload_data;
				tx_data_rs232phytx_next_value_ce2 <= 1'd1;
				rs232phytx_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	rs232phyrx_next_state <= 1'd0;
	rx_count_rs232phyrx_next_value0 <= 4'd0;
	rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
	rx_source_valid <= 1'd0;
	rx_data_rs232phyrx_next_value1 <= 8'd0;
	rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
	rx_source_payload_data <= 8'd0;
	rx_enable <= 1'd0;
	rs232phyrx_next_state <= rs232phyrx_state;
	case (rs232phyrx_state)
		1'd1: begin
			rx_enable <= 1'd1;
			if (rx_tick) begin
				rx_count_rs232phyrx_next_value0 <= (rx_count + 1'd1);
				rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
				rx_data_rs232phyrx_next_value1 <= {rx_rx, rx_data[7:1]};
				rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
				if ((rx_count == 4'd9)) begin
					rx_source_valid <= (rx_rx == 1'd1);
					rx_source_payload_data <= rx_data;
					rs232phyrx_next_state <= 1'd0;
				end
			end
		end
		default: begin
			rx_count_rs232phyrx_next_value0 <= 1'd0;
			rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
			if (((rx_rx == 1'd0) & (rx_rx_d == 1'd1))) begin
				rs232phyrx_next_state <= 1'd1;
			end
		end
	endcase
end
assign uart_uart_sink_valid = rx_source_valid;
assign rx_source_ready = uart_uart_sink_ready;
assign uart_uart_sink_first = rx_source_first;
assign uart_uart_sink_last = rx_source_last;
assign uart_uart_sink_payload_data = rx_source_payload_data;
assign tx_sink_valid = uart_uart_source_valid;
assign uart_uart_source_ready = tx_sink_ready;
assign tx_sink_first = uart_uart_source_first;
assign tx_sink_last = uart_uart_source_last;
assign tx_sink_payload_data = uart_uart_source_payload_data;
assign uart_tx_fifo_sink_valid = uart_rxtx_re;
assign uart_tx_fifo_sink_payload_data = uart_rxtx_r;
assign uart_uart_source_valid = uart_tx_fifo_source_valid;
assign uart_tx_fifo_source_ready = uart_uart_source_ready;
assign uart_uart_source_first = uart_tx_fifo_source_first;
assign uart_uart_source_last = uart_tx_fifo_source_last;
assign uart_uart_source_payload_data = uart_tx_fifo_source_payload_data;
assign uart_txfull_status = (~uart_tx_fifo_sink_ready);
assign uart_txempty_status = (~uart_tx_fifo_source_valid);
assign uart_tx_trigger = uart_tx_fifo_sink_ready;
assign uart_rx_fifo_sink_valid = uart_uart_sink_valid;
assign uart_uart_sink_ready = uart_rx_fifo_sink_ready;
assign uart_rx_fifo_sink_first = uart_uart_sink_first;
assign uart_rx_fifo_sink_last = uart_uart_sink_last;
assign uart_rx_fifo_sink_payload_data = uart_uart_sink_payload_data;
assign uart_rxtx_w = uart_rx_fifo_source_payload_data;
assign uart_rx_fifo_source_ready = (uart_rx_clear | (1'd0 & uart_rxtx_we));
assign uart_rxempty_status = (~uart_rx_fifo_source_valid);
assign uart_rxfull_status = (~uart_rx_fifo_sink_ready);
assign uart_rx_trigger = uart_rx_fifo_source_valid;
assign uart_tx0 = uart_tx_status;
assign uart_tx1 = uart_tx_pending;
always @(*) begin
	uart_tx_clear <= 1'd0;
	if ((uart_pending_re & uart_pending_r[0])) begin
		uart_tx_clear <= 1'd1;
	end
end
assign uart_rx0 = uart_rx_status;
assign uart_rx1 = uart_rx_pending;
always @(*) begin
	uart_rx_clear <= 1'd0;
	if ((uart_pending_re & uart_pending_r[1])) begin
		uart_rx_clear <= 1'd1;
	end
end
assign uart_irq = ((uart_pending_status[0] & uart_enable_storage[0]) | (uart_pending_status[1] & uart_enable_storage[1]));
assign uart_tx_status = uart_tx_trigger;
assign uart_rx_status = uart_rx_trigger;
assign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;
assign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;
assign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;
assign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;
assign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;
assign uart_tx_fifo_source_valid = uart_tx_fifo_readable;
assign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;
assign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;
assign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;
assign uart_tx_fifo_re = uart_tx_fifo_source_ready;
assign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable & ((~uart_tx_fifo_readable) | uart_tx_fifo_re));
assign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);
always @(*) begin
	uart_tx_fifo_wrport_adr <= 4'd0;
	if (uart_tx_fifo_replace) begin
		uart_tx_fifo_wrport_adr <= (uart_tx_fifo_produce - 1'd1);
	end else begin
		uart_tx_fifo_wrport_adr <= uart_tx_fifo_produce;
	end
end
assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
assign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable & uart_tx_fifo_syncfifo_re);
assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
assign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);
assign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);
assign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;
assign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;
assign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;
assign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;
assign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;
assign uart_rx_fifo_source_valid = uart_rx_fifo_readable;
assign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;
assign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;
assign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;
assign uart_rx_fifo_re = uart_rx_fifo_source_ready;
assign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable & ((~uart_rx_fifo_readable) | uart_rx_fifo_re));
assign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);
always @(*) begin
	uart_rx_fifo_wrport_adr <= 4'd0;
	if (uart_rx_fifo_replace) begin
		uart_rx_fifo_wrport_adr <= (uart_rx_fifo_produce - 1'd1);
	end else begin
		uart_rx_fifo_wrport_adr <= uart_rx_fifo_produce;
	end
end
assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
assign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable & uart_rx_fifo_syncfifo_re);
assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
assign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);
assign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);
assign timer_zero_trigger = (timer_value == 1'd0);
assign timer_zero0 = timer_zero_status;
assign timer_zero1 = timer_zero_pending;
always @(*) begin
	timer_zero_clear <= 1'd0;
	if ((timer_pending_re & timer_pending_r)) begin
		timer_zero_clear <= 1'd1;
	end
end
assign timer_irq = (timer_pending_status & timer_enable_storage);
assign timer_zero_status = timer_zero_trigger;
assign hyperram_rst_n = 1'd1;
assign hyperram_cs_n = (~cs);
assign hyperram_clk = clk;
assign bus_dat_r = sr;
assign tstriple0_o = sr[47:40];
always @(*) begin
	ca <= 48'd0;
	ca[47] <= (~bus_we);
	ca[45] <= 1'd1;
	ca[34:16] <= bus_adr[20:2];
	ca[2:1] <= bus_adr[1:0];
	ca[0] <= 1'd0;
end
assign sys_clk = Clock;
assign por_clk = Clock;
assign sys_rst = int_rst;
assign UARTB_TXDONE_trigger = (UARTB_TxDone_status == 1'd1);
assign UARTB_RXAVAILABLE_trigger = (UARTB_RxAvailable_status == 1'd1);
assign UARTB_TXDONE0 = UARTB_TXDONE_status;
assign UARTB_TXDONE1 = UARTB_TXDONE_pending;
always @(*) begin
	UARTB_TXDONE_clear <= 1'd0;
	if ((UARTB_pending_re & UARTB_pending_r[0])) begin
		UARTB_TXDONE_clear <= 1'd1;
	end
end
assign UARTB_RXAVAILABLE0 = UARTB_RXAVAILABLE_status;
assign UARTB_RXAVAILABLE1 = UARTB_RXAVAILABLE_pending;
always @(*) begin
	UARTB_RXAVAILABLE_clear <= 1'd0;
	if ((UARTB_pending_re & UARTB_pending_r[1])) begin
		UARTB_RXAVAILABLE_clear <= 1'd1;
	end
end
assign UARTB_irq = ((UARTB_pending_status[0] & UARTB_enable_storage[0]) | (UARTB_pending_status[1] & UARTB_enable_storage[1]));
assign UARTB_TXDONE_status = UARTB_TXDONE_trigger;
assign UARTB_RXAVAILABLE_status = UARTB_RXAVAILABLE_trigger;
assign UARTA_TXDONE_trigger = (UARTA_TxDone_status == 1'd1);
assign UARTA_RXAVAILABLE_trigger = (UARTA_RxAvailable_status == 1'd1);
assign UARTA_TXDONE0 = UARTA_TXDONE_status;
assign UARTA_TXDONE1 = UARTA_TXDONE_pending;
always @(*) begin
	UARTA_TXDONE_clear <= 1'd0;
	if ((UARTA_pending_re & UARTA_pending_r[0])) begin
		UARTA_TXDONE_clear <= 1'd1;
	end
end
assign UARTA_RXAVAILABLE0 = UARTA_RXAVAILABLE_status;
assign UARTA_RXAVAILABLE1 = UARTA_RXAVAILABLE_pending;
always @(*) begin
	UARTA_RXAVAILABLE_clear <= 1'd0;
	if ((UARTA_pending_re & UARTA_pending_r[1])) begin
		UARTA_RXAVAILABLE_clear <= 1'd1;
	end
end
assign UARTA_irq = ((UARTA_pending_status[0] & UARTA_enable_storage[0]) | (UARTA_pending_status[1] & UARTA_enable_storage[1]));
assign UARTA_TXDONE_status = UARTA_TXDONE_trigger;
assign UARTA_RXAVAILABLE_status = UARTA_RXAVAILABLE_trigger;
assign INF_REFLECT_trigger = (INF_Dataout_status == 1'd0);
assign INF_REFLECT0 = INF_REFLECT_status;
assign INF_REFLECT1 = INF_REFLECT_pending;
always @(*) begin
	INF_REFLECT_clear <= 1'd0;
	if ((INF_pending_re & INF_pending_r)) begin
		INF_REFLECT_clear <= 1'd1;
	end
end
assign INF_irq = (INF_pending_status & INF_enable_storage);
assign INF_REFLECT_status = INF_REFLECT_trigger;
assign ULTRASONIDO_DONE_trigger = (ULTRASONIDO_Done_status == 1'd1);
assign ULTRASONIDO_DONE0 = ULTRASONIDO_DONE_status;
assign ULTRASONIDO_DONE1 = ULTRASONIDO_DONE_pending;
always @(*) begin
	ULTRASONIDO_DONE_clear <= 1'd0;
	if ((ULTRASONIDO_pending_re & ULTRASONIDO_pending_r)) begin
		ULTRASONIDO_DONE_clear <= 1'd1;
	end
end
assign ULTRASONIDO_irq = (ULTRASONIDO_pending_status & ULTRASONIDO_enable_storage);
assign ULTRASONIDO_DONE_status = ULTRASONIDO_DONE_trigger;
always @(*) begin
	basesoc_adr <= 14'd0;
	next_state <= 1'd0;
	basesoc_we <= 1'd0;
	basesoc_dat_w <= 32'd0;
	basesoc_wishbone_ack <= 1'd0;
	basesoc_wishbone_dat_r <= 32'd0;
	next_state <= state;
	case (state)
		1'd1: begin
			basesoc_wishbone_ack <= 1'd1;
			basesoc_wishbone_dat_r <= basesoc_dat_r;
			next_state <= 1'd0;
		end
		default: begin
			basesoc_dat_w <= basesoc_wishbone_dat_w;
			if ((basesoc_wishbone_cyc & basesoc_wishbone_stb)) begin
				basesoc_adr <= basesoc_wishbone_adr;
				basesoc_we <= (basesoc_wishbone_we & (basesoc_wishbone_sel != 1'd0));
				next_state <= 1'd1;
			end
		end
	endcase
end
assign shared_adr = array_muxed0;
assign shared_dat_w = array_muxed1;
assign shared_sel = array_muxed2;
assign shared_cyc = array_muxed3;
assign shared_stb = array_muxed4;
assign shared_we = array_muxed5;
assign shared_cti = array_muxed6;
assign shared_bte = array_muxed7;
assign picorv32_idbus_dat_r = shared_dat_r;
assign picorv32_idbus_ack = (shared_ack & (grant == 1'd0));
assign picorv32_idbus_err = (shared_err & (grant == 1'd0));
assign request = {picorv32_idbus_cyc};
assign grant = 1'd0;
always @(*) begin
	slave_sel <= 5'd0;
	slave_sel[0] <= (shared_adr[29:13] == 1'd0);
	slave_sel[1] <= (shared_adr[29:11] == 12'd2048);
	slave_sel[2] <= (shared_adr[29:12] == 17'd65536);
	slave_sel[3] <= (shared_adr[29:15] == 13'd4096);
	slave_sel[4] <= (shared_adr[29:14] == 16'd33280);
end
assign ram_bus_adr = shared_adr;
assign ram_bus_dat_w = shared_dat_w;
assign ram_bus_sel = shared_sel;
assign ram_bus_stb = shared_stb;
assign ram_bus_we = shared_we;
assign ram_bus_cti = shared_cti;
assign ram_bus_bte = shared_bte;
assign interface0_ram_bus_adr = shared_adr;
assign interface0_ram_bus_dat_w = shared_dat_w;
assign interface0_ram_bus_sel = shared_sel;
assign interface0_ram_bus_stb = shared_stb;
assign interface0_ram_bus_we = shared_we;
assign interface0_ram_bus_cti = shared_cti;
assign interface0_ram_bus_bte = shared_bte;
assign interface1_ram_bus_adr = shared_adr;
assign interface1_ram_bus_dat_w = shared_dat_w;
assign interface1_ram_bus_sel = shared_sel;
assign interface1_ram_bus_stb = shared_stb;
assign interface1_ram_bus_we = shared_we;
assign interface1_ram_bus_cti = shared_cti;
assign interface1_ram_bus_bte = shared_bte;
assign bus_adr = shared_adr;
assign bus_dat_w = shared_dat_w;
assign bus_sel = shared_sel;
assign bus_stb = shared_stb;
assign bus_we = shared_we;
assign bus_cti = shared_cti;
assign bus_bte = shared_bte;
assign basesoc_wishbone_adr = shared_adr;
assign basesoc_wishbone_dat_w = shared_dat_w;
assign basesoc_wishbone_sel = shared_sel;
assign basesoc_wishbone_stb = shared_stb;
assign basesoc_wishbone_we = shared_we;
assign basesoc_wishbone_cti = shared_cti;
assign basesoc_wishbone_bte = shared_bte;
assign ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign interface0_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign interface1_ram_bus_cyc = (shared_cyc & slave_sel[2]);
assign bus_cyc = (shared_cyc & slave_sel[3]);
assign basesoc_wishbone_cyc = (shared_cyc & slave_sel[4]);
assign shared_err = ((((ram_bus_err | interface0_ram_bus_err) | interface1_ram_bus_err) | bus_err) | basesoc_wishbone_err);
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
	shared_dat_r <= 32'd0;
	shared_ack <= 1'd0;
	error <= 1'd0;
	shared_ack <= ((((ram_bus_ack | interface0_ram_bus_ack) | interface1_ram_bus_ack) | bus_ack) | basesoc_wishbone_ack);
	shared_dat_r <= ((((({32{slave_sel_r[0]}} & ram_bus_dat_r) | ({32{slave_sel_r[1]}} & interface0_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & interface1_ram_bus_dat_r)) | ({32{slave_sel_r[3]}} & bus_dat_r)) | ({32{slave_sel_r[4]}} & basesoc_wishbone_dat_r));
	if (done) begin
		shared_dat_r <= 32'd4294967295;
		shared_ack <= 1'd1;
		error <= 1'd1;
	end
end
assign done = (count == 1'd0);
assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 2'd3);
assign csrbank0_Datain0_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_Datain0_re <= 1'd0;
	csrbank0_Datain0_we <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank0_Datain0_re <= interface0_bank_bus_we;
		csrbank0_Datain0_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_Control0_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_Control0_re <= 1'd0;
	csrbank0_Control0_we <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank0_Control0_re <= interface0_bank_bus_we;
		csrbank0_Control0_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_Dataout_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_Dataout_we <= 1'd0;
	csrbank0_Dataout_re <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank0_Dataout_re <= interface0_bank_bus_we;
		csrbank0_Dataout_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_ev_status_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_ev_status_re <= 1'd0;
	csrbank0_ev_status_we <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank0_ev_status_re <= interface0_bank_bus_we;
		csrbank0_ev_status_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_ev_pending_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_ev_pending_re <= 1'd0;
	csrbank0_ev_pending_we <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank0_ev_pending_re <= interface0_bank_bus_we;
		csrbank0_ev_pending_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_ev_enable0_r = interface0_bank_bus_dat_w[0];
always @(*) begin
	csrbank0_ev_enable0_we <= 1'd0;
	csrbank0_ev_enable0_re <= 1'd0;
	if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank0_ev_enable0_re <= interface0_bank_bus_we;
		csrbank0_ev_enable0_we <= (~interface0_bank_bus_we);
	end
end
assign csrbank0_Datain0_w = INF_Datain_storage;
assign csrbank0_Control0_w = INF_Control_storage;
assign csrbank0_Dataout_w = INF_Dataout_status;
assign INF_Dataout_we = csrbank0_Dataout_we;
assign INF_status_status = INF_REFLECT0;
assign csrbank0_ev_status_w = INF_status_status;
assign INF_status_we = csrbank0_ev_status_we;
assign INF_pending_status = INF_REFLECT1;
assign csrbank0_ev_pending_w = INF_pending_status;
assign INF_pending_we = csrbank0_ev_pending_we;
assign INF_REFLECT2 = INF_enable_storage;
assign csrbank0_ev_enable0_w = INF_enable_storage;
assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 3'd5);
assign csrbank1_Movimiento0_r = interface1_bank_bus_dat_w[2:0];
always @(*) begin
	csrbank1_Movimiento0_re <= 1'd0;
	csrbank1_Movimiento0_we <= 1'd0;
	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank1_Movimiento0_re <= interface1_bank_bus_we;
		csrbank1_Movimiento0_we <= (~interface1_bank_bus_we);
	end
end
assign csrbank1_Duty10_r = interface1_bank_bus_dat_w[6:0];
always @(*) begin
	csrbank1_Duty10_we <= 1'd0;
	csrbank1_Duty10_re <= 1'd0;
	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank1_Duty10_re <= interface1_bank_bus_we;
		csrbank1_Duty10_we <= (~interface1_bank_bus_we);
	end
end
assign csrbank1_Duty20_r = interface1_bank_bus_dat_w[6:0];
always @(*) begin
	csrbank1_Duty20_we <= 1'd0;
	csrbank1_Duty20_re <= 1'd0;
	if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank1_Duty20_re <= interface1_bank_bus_we;
		csrbank1_Duty20_we <= (~interface1_bank_bus_we);
	end
end
assign csrbank1_Movimiento0_w = Movimiento_storage[2:0];
assign csrbank1_Duty10_w = Duty1_storage[6:0];
assign csrbank1_Duty20_w = Duty2_storage[6:0];
assign csrbank2_sel = (interface2_bank_bus_adr[13:9] == 2'd2);
assign csrbank2_Periodo0_r = interface2_bank_bus_dat_w[15:0];
always @(*) begin
	csrbank2_Periodo0_we <= 1'd0;
	csrbank2_Periodo0_re <= 1'd0;
	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank2_Periodo0_re <= interface2_bank_bus_we;
		csrbank2_Periodo0_we <= (~interface2_bank_bus_we);
	end
end
assign csrbank2_Ciclo0_r = interface2_bank_bus_dat_w[11:0];
always @(*) begin
	csrbank2_Ciclo0_re <= 1'd0;
	csrbank2_Ciclo0_we <= 1'd0;
	if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank2_Ciclo0_re <= interface2_bank_bus_we;
		csrbank2_Ciclo0_we <= (~interface2_bank_bus_we);
	end
end
assign csrbank2_Periodo0_w = Periodo_storage[15:0];
assign csrbank2_Ciclo0_w = Ciclo_storage[11:0];
assign csrbank3_sel = (interface3_bank_bus_adr[13:9] == 1'd1);
assign csrbank3_Baudios0_r = interface3_bank_bus_dat_w[15:0];
always @(*) begin
	csrbank3_Baudios0_re <= 1'd0;
	csrbank3_Baudios0_we <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank3_Baudios0_re <= interface3_bank_bus_we;
		csrbank3_Baudios0_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_TxInit0_r = interface3_bank_bus_dat_w[0];
always @(*) begin
	csrbank3_TxInit0_we <= 1'd0;
	csrbank3_TxInit0_re <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank3_TxInit0_re <= interface3_bank_bus_we;
		csrbank3_TxInit0_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_TxData0_r = interface3_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank3_TxData0_we <= 1'd0;
	csrbank3_TxData0_re <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank3_TxData0_re <= interface3_bank_bus_we;
		csrbank3_TxData0_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_RxData_r = interface3_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank3_RxData_re <= 1'd0;
	csrbank3_RxData_we <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank3_RxData_re <= interface3_bank_bus_we;
		csrbank3_RxData_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_TxDone_r = interface3_bank_bus_dat_w[0];
always @(*) begin
	csrbank3_TxDone_we <= 1'd0;
	csrbank3_TxDone_re <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank3_TxDone_re <= interface3_bank_bus_we;
		csrbank3_TxDone_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_RxAvailable_r = interface3_bank_bus_dat_w[0];
always @(*) begin
	csrbank3_RxAvailable_we <= 1'd0;
	csrbank3_RxAvailable_re <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank3_RxAvailable_re <= interface3_bank_bus_we;
		csrbank3_RxAvailable_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_ev_status_r = interface3_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank3_ev_status_re <= 1'd0;
	csrbank3_ev_status_we <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank3_ev_status_re <= interface3_bank_bus_we;
		csrbank3_ev_status_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_ev_pending_r = interface3_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank3_ev_pending_re <= 1'd0;
	csrbank3_ev_pending_we <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank3_ev_pending_re <= interface3_bank_bus_we;
		csrbank3_ev_pending_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_ev_enable0_r = interface3_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank3_ev_enable0_we <= 1'd0;
	csrbank3_ev_enable0_re <= 1'd0;
	if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd8))) begin
		csrbank3_ev_enable0_re <= interface3_bank_bus_we;
		csrbank3_ev_enable0_we <= (~interface3_bank_bus_we);
	end
end
assign csrbank3_Baudios0_w = UARTA_Baudios_storage[15:0];
assign csrbank3_TxInit0_w = UARTA_TxInit_storage;
assign csrbank3_TxData0_w = UARTA_TxData_storage[7:0];
assign csrbank3_RxData_w = UARTA_RxData_status[7:0];
assign UARTA_RxData_we = csrbank3_RxData_we;
assign csrbank3_TxDone_w = UARTA_TxDone_status;
assign UARTA_TxDone_we = csrbank3_TxDone_we;
assign csrbank3_RxAvailable_w = UARTA_RxAvailable_status;
assign UARTA_RxAvailable_we = csrbank3_RxAvailable_we;
always @(*) begin
	UARTA_status_status <= 2'd0;
	UARTA_status_status[0] <= UARTA_TXDONE0;
	UARTA_status_status[1] <= UARTA_RXAVAILABLE0;
end
assign csrbank3_ev_status_w = UARTA_status_status[1:0];
assign UARTA_status_we = csrbank3_ev_status_we;
always @(*) begin
	UARTA_pending_status <= 2'd0;
	UARTA_pending_status[0] <= UARTA_TXDONE1;
	UARTA_pending_status[1] <= UARTA_RXAVAILABLE1;
end
assign csrbank3_ev_pending_w = UARTA_pending_status[1:0];
assign UARTA_pending_we = csrbank3_ev_pending_we;
assign UARTA_TXDONE2 = UARTA_enable_storage[0];
assign UARTA_RXAVAILABLE2 = UARTA_enable_storage[1];
assign csrbank3_ev_enable0_w = UARTA_enable_storage[1:0];
assign csrbank4_sel = (interface4_bank_bus_adr[13:9] == 1'd0);
assign csrbank4_Baudios0_r = interface4_bank_bus_dat_w[15:0];
always @(*) begin
	csrbank4_Baudios0_we <= 1'd0;
	csrbank4_Baudios0_re <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank4_Baudios0_re <= interface4_bank_bus_we;
		csrbank4_Baudios0_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_TxInit0_r = interface4_bank_bus_dat_w[0];
always @(*) begin
	csrbank4_TxInit0_re <= 1'd0;
	csrbank4_TxInit0_we <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank4_TxInit0_re <= interface4_bank_bus_we;
		csrbank4_TxInit0_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_TxData0_r = interface4_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank4_TxData0_we <= 1'd0;
	csrbank4_TxData0_re <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank4_TxData0_re <= interface4_bank_bus_we;
		csrbank4_TxData0_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_RxData_r = interface4_bank_bus_dat_w[7:0];
always @(*) begin
	csrbank4_RxData_we <= 1'd0;
	csrbank4_RxData_re <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank4_RxData_re <= interface4_bank_bus_we;
		csrbank4_RxData_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_TxDone_r = interface4_bank_bus_dat_w[0];
always @(*) begin
	csrbank4_TxDone_re <= 1'd0;
	csrbank4_TxDone_we <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank4_TxDone_re <= interface4_bank_bus_we;
		csrbank4_TxDone_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_RxAvailable_r = interface4_bank_bus_dat_w[0];
always @(*) begin
	csrbank4_RxAvailable_re <= 1'd0;
	csrbank4_RxAvailable_we <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank4_RxAvailable_re <= interface4_bank_bus_we;
		csrbank4_RxAvailable_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_ev_status_r = interface4_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank4_ev_status_we <= 1'd0;
	csrbank4_ev_status_re <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank4_ev_status_re <= interface4_bank_bus_we;
		csrbank4_ev_status_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_ev_pending_r = interface4_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank4_ev_pending_we <= 1'd0;
	csrbank4_ev_pending_re <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank4_ev_pending_re <= interface4_bank_bus_we;
		csrbank4_ev_pending_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_ev_enable0_r = interface4_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank4_ev_enable0_re <= 1'd0;
	csrbank4_ev_enable0_we <= 1'd0;
	if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 4'd8))) begin
		csrbank4_ev_enable0_re <= interface4_bank_bus_we;
		csrbank4_ev_enable0_we <= (~interface4_bank_bus_we);
	end
end
assign csrbank4_Baudios0_w = UARTB_Baudios_storage[15:0];
assign csrbank4_TxInit0_w = UARTB_TxInit_storage;
assign csrbank4_TxData0_w = UARTB_TxData_storage[7:0];
assign csrbank4_RxData_w = UARTB_RxData_status[7:0];
assign UARTB_RxData_we = csrbank4_RxData_we;
assign csrbank4_TxDone_w = UARTB_TxDone_status;
assign UARTB_TxDone_we = csrbank4_TxDone_we;
assign csrbank4_RxAvailable_w = UARTB_RxAvailable_status;
assign UARTB_RxAvailable_we = csrbank4_RxAvailable_we;
always @(*) begin
	UARTB_status_status <= 2'd0;
	UARTB_status_status[0] <= UARTB_TXDONE0;
	UARTB_status_status[1] <= UARTB_RXAVAILABLE0;
end
assign csrbank4_ev_status_w = UARTB_status_status[1:0];
assign UARTB_status_we = csrbank4_ev_status_we;
always @(*) begin
	UARTB_pending_status <= 2'd0;
	UARTB_pending_status[0] <= UARTB_TXDONE1;
	UARTB_pending_status[1] <= UARTB_RXAVAILABLE1;
end
assign csrbank4_ev_pending_w = UARTB_pending_status[1:0];
assign UARTB_pending_we = csrbank4_ev_pending_we;
assign UARTB_TXDONE2 = UARTB_enable_storage[0];
assign UARTB_RXAVAILABLE2 = UARTB_enable_storage[1];
assign csrbank4_ev_enable0_w = UARTB_enable_storage[1:0];
assign csrbank5_sel = (interface5_bank_bus_adr[13:9] == 3'd4);
assign csrbank5_Inicio0_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_Inicio0_re <= 1'd0;
	csrbank5_Inicio0_we <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank5_Inicio0_re <= interface5_bank_bus_we;
		csrbank5_Inicio0_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_Done_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_Done_we <= 1'd0;
	csrbank5_Done_re <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank5_Done_re <= interface5_bank_bus_we;
		csrbank5_Done_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_Distancia_r = interface5_bank_bus_dat_w[8:0];
always @(*) begin
	csrbank5_Distancia_re <= 1'd0;
	csrbank5_Distancia_we <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank5_Distancia_re <= interface5_bank_bus_we;
		csrbank5_Distancia_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_ev_status_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_ev_status_re <= 1'd0;
	csrbank5_ev_status_we <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank5_ev_status_re <= interface5_bank_bus_we;
		csrbank5_ev_status_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_ev_pending_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_ev_pending_we <= 1'd0;
	csrbank5_ev_pending_re <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank5_ev_pending_re <= interface5_bank_bus_we;
		csrbank5_ev_pending_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_ev_enable0_r = interface5_bank_bus_dat_w[0];
always @(*) begin
	csrbank5_ev_enable0_we <= 1'd0;
	csrbank5_ev_enable0_re <= 1'd0;
	if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank5_ev_enable0_re <= interface5_bank_bus_we;
		csrbank5_ev_enable0_we <= (~interface5_bank_bus_we);
	end
end
assign csrbank5_Inicio0_w = ULTRASONIDO_Inicio_storage;
assign csrbank5_Done_w = ULTRASONIDO_Done_status;
assign ULTRASONIDO_Done_we = csrbank5_Done_we;
assign csrbank5_Distancia_w = ULTRASONIDO_Distancia_status[8:0];
assign ULTRASONIDO_Distancia_we = csrbank5_Distancia_we;
assign ULTRASONIDO_status_status = ULTRASONIDO_DONE0;
assign csrbank5_ev_status_w = ULTRASONIDO_status_status;
assign ULTRASONIDO_status_we = csrbank5_ev_status_we;
assign ULTRASONIDO_pending_status = ULTRASONIDO_DONE1;
assign csrbank5_ev_pending_w = ULTRASONIDO_pending_status;
assign ULTRASONIDO_pending_we = csrbank5_ev_pending_we;
assign ULTRASONIDO_DONE2 = ULTRASONIDO_enable_storage;
assign csrbank5_ev_enable0_w = ULTRASONIDO_enable_storage;
assign csrbank6_sel = (interface6_bank_bus_adr[13:9] == 3'd6);
assign csrbank6_Forma_r = interface6_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank6_Forma_re <= 1'd0;
	csrbank6_Forma_we <= 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank6_Forma_re <= interface6_bank_bus_we;
		csrbank6_Forma_we <= (~interface6_bank_bus_we);
	end
end
assign csrbank6_PromedioColor_r = interface6_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank6_PromedioColor_we <= 1'd0;
	csrbank6_PromedioColor_re <= 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank6_PromedioColor_re <= interface6_bank_bus_we;
		csrbank6_PromedioColor_we <= (~interface6_bank_bus_we);
	end
end
assign csrbank6_MapaData0_r = interface6_bank_bus_dat_w[3:0];
always @(*) begin
	csrbank6_MapaData0_we <= 1'd0;
	csrbank6_MapaData0_re <= 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank6_MapaData0_re <= interface6_bank_bus_we;
		csrbank6_MapaData0_we <= (~interface6_bank_bus_we);
	end
end
assign csrbank6_MapaAddr0_r = interface6_bank_bus_dat_w[5:0];
always @(*) begin
	csrbank6_MapaAddr0_re <= 1'd0;
	csrbank6_MapaAddr0_we <= 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank6_MapaAddr0_re <= interface6_bank_bus_we;
		csrbank6_MapaAddr0_we <= (~interface6_bank_bus_we);
	end
end
assign csrbank6_MapaWrite0_r = interface6_bank_bus_dat_w[0];
always @(*) begin
	csrbank6_MapaWrite0_we <= 1'd0;
	csrbank6_MapaWrite0_re <= 1'd0;
	if ((csrbank6_sel & (interface6_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank6_MapaWrite0_re <= interface6_bank_bus_we;
		csrbank6_MapaWrite0_we <= (~interface6_bank_bus_we);
	end
end
assign csrbank6_Forma_w = Forma_status[1:0];
assign Forma_we = csrbank6_Forma_we;
assign csrbank6_PromedioColor_w = PromedioColor_status[1:0];
assign PromedioColor_we = csrbank6_PromedioColor_we;
assign csrbank6_MapaData0_w = MapaData_storage[3:0];
assign csrbank6_MapaAddr0_w = MapaAddr_storage[5:0];
assign csrbank6_MapaWrite0_w = MapaWrite_storage;
assign csrbank7_sel = (interface7_bank_bus_adr[13:9] == 3'd7);
assign csrbank7_reset0_r = interface7_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank7_reset0_re <= 1'd0;
	csrbank7_reset0_we <= 1'd0;
	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank7_reset0_re <= interface7_bank_bus_we;
		csrbank7_reset0_we <= (~interface7_bank_bus_we);
	end
end
assign csrbank7_scratch0_r = interface7_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank7_scratch0_we <= 1'd0;
	csrbank7_scratch0_re <= 1'd0;
	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank7_scratch0_re <= interface7_bank_bus_we;
		csrbank7_scratch0_we <= (~interface7_bank_bus_we);
	end
end
assign csrbank7_bus_errors_r = interface7_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank7_bus_errors_re <= 1'd0;
	csrbank7_bus_errors_we <= 1'd0;
	if ((csrbank7_sel & (interface7_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank7_bus_errors_re <= interface7_bank_bus_we;
		csrbank7_bus_errors_we <= (~interface7_bank_bus_we);
	end
end
always @(*) begin
	soc_rst <= 1'd0;
	if (reset_re) begin
		soc_rst <= reset_storage[0];
	end
end
assign cpu_rst = reset_storage[1];
assign csrbank7_reset0_w = reset_storage[1:0];
assign csrbank7_scratch0_w = scratch_storage[31:0];
assign csrbank7_bus_errors_w = bus_errors_status[31:0];
assign bus_errors_we = csrbank7_bus_errors_we;
assign csrbank8_sel = (interface8_bank_bus_adr[13:9] == 4'd8);
assign csrbank8_load0_r = interface8_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank8_load0_we <= 1'd0;
	csrbank8_load0_re <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd0))) begin
		csrbank8_load0_re <= interface8_bank_bus_we;
		csrbank8_load0_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_reload0_r = interface8_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank8_reload0_re <= 1'd0;
	csrbank8_reload0_we <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank8_reload0_re <= interface8_bank_bus_we;
		csrbank8_reload0_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_en0_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_en0_we <= 1'd0;
	csrbank8_en0_re <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank8_en0_re <= interface8_bank_bus_we;
		csrbank8_en0_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_update_value0_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_update_value0_we <= 1'd0;
	csrbank8_update_value0_re <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank8_update_value0_re <= interface8_bank_bus_we;
		csrbank8_update_value0_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_value_r = interface8_bank_bus_dat_w[31:0];
always @(*) begin
	csrbank8_value_re <= 1'd0;
	csrbank8_value_we <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank8_value_re <= interface8_bank_bus_we;
		csrbank8_value_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_ev_status_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_ev_status_we <= 1'd0;
	csrbank8_ev_status_re <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank8_ev_status_re <= interface8_bank_bus_we;
		csrbank8_ev_status_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_ev_pending_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_ev_pending_we <= 1'd0;
	csrbank8_ev_pending_re <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank8_ev_pending_re <= interface8_bank_bus_we;
		csrbank8_ev_pending_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_ev_enable0_r = interface8_bank_bus_dat_w[0];
always @(*) begin
	csrbank8_ev_enable0_re <= 1'd0;
	csrbank8_ev_enable0_we <= 1'd0;
	if ((csrbank8_sel & (interface8_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank8_ev_enable0_re <= interface8_bank_bus_we;
		csrbank8_ev_enable0_we <= (~interface8_bank_bus_we);
	end
end
assign csrbank8_load0_w = timer_load_storage[31:0];
assign csrbank8_reload0_w = timer_reload_storage[31:0];
assign csrbank8_en0_w = timer_en_storage;
assign csrbank8_update_value0_w = timer_update_value_storage;
assign csrbank8_value_w = timer_value_status[31:0];
assign timer_value_we = csrbank8_value_we;
assign timer_status_status = timer_zero0;
assign csrbank8_ev_status_w = timer_status_status;
assign timer_status_we = csrbank8_ev_status_we;
assign timer_pending_status = timer_zero1;
assign csrbank8_ev_pending_w = timer_pending_status;
assign timer_pending_we = csrbank8_ev_pending_we;
assign timer_zero2 = timer_enable_storage;
assign csrbank8_ev_enable0_w = timer_enable_storage;
assign csrbank9_sel = (interface9_bank_bus_adr[13:9] == 4'd9);
assign uart_rxtx_r = interface9_bank_bus_dat_w[7:0];
always @(*) begin
	uart_rxtx_we <= 1'd0;
	uart_rxtx_re <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd0))) begin
		uart_rxtx_re <= interface9_bank_bus_we;
		uart_rxtx_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_txfull_r = interface9_bank_bus_dat_w[0];
always @(*) begin
	csrbank9_txfull_re <= 1'd0;
	csrbank9_txfull_we <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 1'd1))) begin
		csrbank9_txfull_re <= interface9_bank_bus_we;
		csrbank9_txfull_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_rxempty_r = interface9_bank_bus_dat_w[0];
always @(*) begin
	csrbank9_rxempty_we <= 1'd0;
	csrbank9_rxempty_re <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd2))) begin
		csrbank9_rxempty_re <= interface9_bank_bus_we;
		csrbank9_rxempty_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_ev_status_r = interface9_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank9_ev_status_we <= 1'd0;
	csrbank9_ev_status_re <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 2'd3))) begin
		csrbank9_ev_status_re <= interface9_bank_bus_we;
		csrbank9_ev_status_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_ev_pending_r = interface9_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank9_ev_pending_re <= 1'd0;
	csrbank9_ev_pending_we <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd4))) begin
		csrbank9_ev_pending_re <= interface9_bank_bus_we;
		csrbank9_ev_pending_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_ev_enable0_r = interface9_bank_bus_dat_w[1:0];
always @(*) begin
	csrbank9_ev_enable0_we <= 1'd0;
	csrbank9_ev_enable0_re <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd5))) begin
		csrbank9_ev_enable0_re <= interface9_bank_bus_we;
		csrbank9_ev_enable0_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_txempty_r = interface9_bank_bus_dat_w[0];
always @(*) begin
	csrbank9_txempty_we <= 1'd0;
	csrbank9_txempty_re <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd6))) begin
		csrbank9_txempty_re <= interface9_bank_bus_we;
		csrbank9_txempty_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_rxfull_r = interface9_bank_bus_dat_w[0];
always @(*) begin
	csrbank9_rxfull_re <= 1'd0;
	csrbank9_rxfull_we <= 1'd0;
	if ((csrbank9_sel & (interface9_bank_bus_adr[8:0] == 3'd7))) begin
		csrbank9_rxfull_re <= interface9_bank_bus_we;
		csrbank9_rxfull_we <= (~interface9_bank_bus_we);
	end
end
assign csrbank9_txfull_w = uart_txfull_status;
assign uart_txfull_we = csrbank9_txfull_we;
assign csrbank9_rxempty_w = uart_rxempty_status;
assign uart_rxempty_we = csrbank9_rxempty_we;
always @(*) begin
	uart_status_status <= 2'd0;
	uart_status_status[0] <= uart_tx0;
	uart_status_status[1] <= uart_rx0;
end
assign csrbank9_ev_status_w = uart_status_status[1:0];
assign uart_status_we = csrbank9_ev_status_we;
always @(*) begin
	uart_pending_status <= 2'd0;
	uart_pending_status[0] <= uart_tx1;
	uart_pending_status[1] <= uart_rx1;
end
assign csrbank9_ev_pending_w = uart_pending_status[1:0];
assign uart_pending_we = csrbank9_ev_pending_we;
assign uart_tx2 = uart_enable_storage[0];
assign uart_rx2 = uart_enable_storage[1];
assign csrbank9_ev_enable0_w = uart_enable_storage[1:0];
assign csrbank9_txempty_w = uart_txempty_status;
assign uart_txempty_we = csrbank9_txempty_we;
assign csrbank9_rxfull_w = uart_rxfull_status;
assign uart_rxfull_we = csrbank9_rxfull_we;
assign csr_interconnect_adr = basesoc_adr;
assign csr_interconnect_we = basesoc_we;
assign csr_interconnect_dat_w = basesoc_dat_w;
assign basesoc_dat_r = csr_interconnect_dat_r;
assign interface0_bank_bus_adr = csr_interconnect_adr;
assign interface1_bank_bus_adr = csr_interconnect_adr;
assign interface2_bank_bus_adr = csr_interconnect_adr;
assign interface3_bank_bus_adr = csr_interconnect_adr;
assign interface4_bank_bus_adr = csr_interconnect_adr;
assign interface5_bank_bus_adr = csr_interconnect_adr;
assign interface6_bank_bus_adr = csr_interconnect_adr;
assign interface7_bank_bus_adr = csr_interconnect_adr;
assign interface8_bank_bus_adr = csr_interconnect_adr;
assign interface9_bank_bus_adr = csr_interconnect_adr;
assign interface0_bank_bus_we = csr_interconnect_we;
assign interface1_bank_bus_we = csr_interconnect_we;
assign interface2_bank_bus_we = csr_interconnect_we;
assign interface3_bank_bus_we = csr_interconnect_we;
assign interface4_bank_bus_we = csr_interconnect_we;
assign interface5_bank_bus_we = csr_interconnect_we;
assign interface6_bank_bus_we = csr_interconnect_we;
assign interface7_bank_bus_we = csr_interconnect_we;
assign interface8_bank_bus_we = csr_interconnect_we;
assign interface9_bank_bus_we = csr_interconnect_we;
assign interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface7_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface8_bank_bus_dat_w = csr_interconnect_dat_w;
assign interface9_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = (((((((((interface0_bank_bus_dat_r | interface1_bank_bus_dat_r) | interface2_bank_bus_dat_r) | interface3_bank_bus_dat_r) | interface4_bank_bus_dat_r) | interface5_bank_bus_dat_r) | interface6_bank_bus_dat_r) | interface7_bank_bus_dat_r) | interface8_bank_bus_dat_r) | interface9_bank_bus_dat_r);
always @(*) begin
	array_muxed0 <= 30'd0;
	case (grant)
		default: begin
			array_muxed0 <= picorv32_idbus_adr;
		end
	endcase
end
always @(*) begin
	array_muxed1 <= 32'd0;
	case (grant)
		default: begin
			array_muxed1 <= picorv32_idbus_dat_w;
		end
	endcase
end
always @(*) begin
	array_muxed2 <= 4'd0;
	case (grant)
		default: begin
			array_muxed2 <= picorv32_idbus_sel;
		end
	endcase
end
always @(*) begin
	array_muxed3 <= 1'd0;
	case (grant)
		default: begin
			array_muxed3 <= picorv32_idbus_cyc;
		end
	endcase
end
always @(*) begin
	array_muxed4 <= 1'd0;
	case (grant)
		default: begin
			array_muxed4 <= picorv32_idbus_stb;
		end
	endcase
end
always @(*) begin
	array_muxed5 <= 1'd0;
	case (grant)
		default: begin
			array_muxed5 <= picorv32_idbus_we;
		end
	endcase
end
always @(*) begin
	array_muxed6 <= 3'd0;
	case (grant)
		default: begin
			array_muxed6 <= picorv32_idbus_cti;
		end
	endcase
end
always @(*) begin
	array_muxed7 <= 2'd0;
	case (grant)
		default: begin
			array_muxed7 <= picorv32_idbus_bte;
		end
	endcase
end
assign rx_rx = regs1;

always @(posedge por_clk) begin
	int_rst <= (~cpu_reset);
end

always @(posedge sys_clk) begin
	if ((bus_errors != 32'd4294967295)) begin
		if (bus_error) begin
			bus_errors <= (bus_errors + 1'd1);
		end
	end
	ram_bus_ack <= 1'd0;
	if (((ram_bus_cyc & ram_bus_stb) & (~ram_bus_ack))) begin
		ram_bus_ack <= 1'd1;
	end
	interface0_ram_bus_ack <= 1'd0;
	if (((interface0_ram_bus_cyc & interface0_ram_bus_stb) & (~interface0_ram_bus_ack))) begin
		interface0_ram_bus_ack <= 1'd1;
	end
	interface1_ram_bus_ack <= 1'd0;
	if (((interface1_ram_bus_cyc & interface1_ram_bus_stb) & (~interface1_ram_bus_ack))) begin
		interface1_ram_bus_ack <= 1'd1;
	end
	{tx_tick, tx_phase} <= 24'd9895604;
	if (tx_enable) begin
		{tx_tick, tx_phase} <= (tx_phase + 24'd9895604);
	end
	rs232phytx_state <= rs232phytx_next_state;
	if (tx_count_rs232phytx_next_value_ce0) begin
		tx_count <= tx_count_rs232phytx_next_value0;
	end
	if (serial_tx_rs232phytx_next_value_ce1) begin
		serial_tx <= serial_tx_rs232phytx_next_value1;
	end
	if (tx_data_rs232phytx_next_value_ce2) begin
		tx_data <= tx_data_rs232phytx_next_value2;
	end
	rx_rx_d <= rx_rx;
	{rx_tick, rx_phase} <= 32'd2147483648;
	if (rx_enable) begin
		{rx_tick, rx_phase} <= (rx_phase + 24'd9895604);
	end
	rs232phyrx_state <= rs232phyrx_next_state;
	if (rx_count_rs232phyrx_next_value_ce0) begin
		rx_count <= rx_count_rs232phyrx_next_value0;
	end
	if (rx_data_rs232phyrx_next_value_ce1) begin
		rx_data <= rx_data_rs232phyrx_next_value1;
	end
	if (uart_tx_clear) begin
		uart_tx_pending <= 1'd0;
	end
	uart_tx_trigger_d <= uart_tx_trigger;
	if ((uart_tx_trigger & (~uart_tx_trigger_d))) begin
		uart_tx_pending <= 1'd1;
	end
	if (uart_rx_clear) begin
		uart_rx_pending <= 1'd0;
	end
	uart_rx_trigger_d <= uart_rx_trigger;
	if ((uart_rx_trigger & (~uart_rx_trigger_d))) begin
		uart_rx_pending <= 1'd1;
	end
	if (uart_tx_fifo_syncfifo_re) begin
		uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (uart_tx_fifo_re) begin
			uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		uart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);
	end
	if (uart_tx_fifo_do_read) begin
		uart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		if ((~uart_tx_fifo_do_read)) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_tx_fifo_do_read) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (uart_rx_fifo_syncfifo_re) begin
		uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (uart_rx_fifo_re) begin
			uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		uart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);
	end
	if (uart_rx_fifo_do_read) begin
		uart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		if ((~uart_rx_fifo_do_read)) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_rx_fifo_do_read) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (timer_en_storage) begin
		if ((timer_value == 1'd0)) begin
			timer_value <= timer_reload_storage;
		end else begin
			timer_value <= (timer_value - 1'd1);
		end
	end else begin
		timer_value <= timer_load_storage;
	end
	if (timer_update_value_re) begin
		timer_value_status <= timer_value;
	end
	if (timer_zero_clear) begin
		timer_zero_pending <= 1'd0;
	end
	timer_zero_trigger_d <= timer_zero_trigger;
	if ((timer_zero_trigger & (~timer_zero_trigger_d))) begin
		timer_zero_pending <= 1'd1;
	end
	clk_phase <= (clk_phase + 1'd1);
	case (clk_phase)
		1'd1: begin
			clk <= cs;
		end
		2'd3: begin
			clk <= 1'd0;
		end
	endcase
	dqi <= tstriple0_i;
	case (clk_phase)
		1'd0: begin
			sr <= {sr[39:0], dqi};
		end
		2'd2: begin
			sr <= {sr[39:0], dqi};
		end
	endcase
	if ((((bus_cyc & bus_stb) & (clk_phase == 1'd1)) & (counter == 1'd0))) begin
	end
	if ((counter == 2'd3)) begin
		cs <= 1'd1;
		tstriple0_oe <= 1'd1;
		sr <= ca;
	end
	if ((counter == 4'd15)) begin
		tstriple0_oe <= 1'd0;
	end
	if ((counter == 6'd59)) begin
		tstriple0_oe <= bus_we;
		sr[15:0] <= 1'd0;
		sr[47:16] <= bus_dat_w;
		tstriple1_oe <= bus_we;
		tstriple1_o <= (~bus_sel[3]);
	end
	if ((counter == 6'd61)) begin
		tstriple1_o <= (~bus_sel[2]);
	end
	if ((counter == 6'd63)) begin
		tstriple1_o <= (~bus_sel[1]);
	end
	if ((counter == 7'd65)) begin
		tstriple1_o <= (~bus_sel[0]);
	end
	if ((counter == 7'd67)) begin
		cs <= 1'd0;
		tstriple1_oe <= 1'd0;
		tstriple0_oe <= 1'd0;
	end
	if ((counter == 7'd69)) begin
		bus_ack <= 1'd1;
	end
	if ((counter == 7'd70)) begin
		bus_ack <= 1'd0;
	end
	if ((counter == 7'd71)) begin
	end
	if ((counter == 7'd71)) begin
		counter <= 1'd0;
	end else begin
		if ((counter != 1'd0)) begin
			counter <= (counter + 1'd1);
		end else begin
			if (((bus_cyc & bus_stb) & (clk_phase == 1'd1))) begin
				counter <= 1'd1;
			end
		end
	end
	if (UARTB_TXDONE_clear) begin
		UARTB_TXDONE_pending <= 1'd0;
	end
	UARTB_TXDONE_trigger_d <= UARTB_TXDONE_trigger;
	if ((UARTB_TXDONE_trigger & (~UARTB_TXDONE_trigger_d))) begin
		UARTB_TXDONE_pending <= 1'd1;
	end
	if (UARTB_RXAVAILABLE_clear) begin
		UARTB_RXAVAILABLE_pending <= 1'd0;
	end
	UARTB_RXAVAILABLE_trigger_d <= UARTB_RXAVAILABLE_trigger;
	if ((UARTB_RXAVAILABLE_trigger & (~UARTB_RXAVAILABLE_trigger_d))) begin
		UARTB_RXAVAILABLE_pending <= 1'd1;
	end
	if (UARTA_TXDONE_clear) begin
		UARTA_TXDONE_pending <= 1'd0;
	end
	UARTA_TXDONE_trigger_d <= UARTA_TXDONE_trigger;
	if ((UARTA_TXDONE_trigger & (~UARTA_TXDONE_trigger_d))) begin
		UARTA_TXDONE_pending <= 1'd1;
	end
	if (UARTA_RXAVAILABLE_clear) begin
		UARTA_RXAVAILABLE_pending <= 1'd0;
	end
	UARTA_RXAVAILABLE_trigger_d <= UARTA_RXAVAILABLE_trigger;
	if ((UARTA_RXAVAILABLE_trigger & (~UARTA_RXAVAILABLE_trigger_d))) begin
		UARTA_RXAVAILABLE_pending <= 1'd1;
	end
	if (INF_REFLECT_clear) begin
		INF_REFLECT_pending <= 1'd0;
	end
	INF_REFLECT_trigger_d <= INF_REFLECT_trigger;
	if ((INF_REFLECT_trigger & (~INF_REFLECT_trigger_d))) begin
		INF_REFLECT_pending <= 1'd1;
	end
	if (ULTRASONIDO_DONE_clear) begin
		ULTRASONIDO_DONE_pending <= 1'd0;
	end
	ULTRASONIDO_DONE_trigger_d <= ULTRASONIDO_DONE_trigger;
	if ((ULTRASONIDO_DONE_trigger & (~ULTRASONIDO_DONE_trigger_d))) begin
		ULTRASONIDO_DONE_pending <= 1'd1;
	end
	state <= next_state;
	slave_sel_r <= slave_sel;
	if (wait_1) begin
		if ((~done)) begin
			count <= (count - 1'd1);
		end
	end else begin
		count <= 20'd1000000;
	end
	interface0_bank_bus_dat_r <= 1'd0;
	if (csrbank0_sel) begin
		case (interface0_bank_bus_adr[8:0])
			1'd0: begin
				interface0_bank_bus_dat_r <= csrbank0_Datain0_w;
			end
			1'd1: begin
				interface0_bank_bus_dat_r <= csrbank0_Control0_w;
			end
			2'd2: begin
				interface0_bank_bus_dat_r <= csrbank0_Dataout_w;
			end
			2'd3: begin
				interface0_bank_bus_dat_r <= csrbank0_ev_status_w;
			end
			3'd4: begin
				interface0_bank_bus_dat_r <= csrbank0_ev_pending_w;
			end
			3'd5: begin
				interface0_bank_bus_dat_r <= csrbank0_ev_enable0_w;
			end
		endcase
	end
	if (csrbank0_Datain0_re) begin
		INF_Datain_storage <= csrbank0_Datain0_r;
	end
	INF_Datain_re <= csrbank0_Datain0_re;
	if (csrbank0_Control0_re) begin
		INF_Control_storage <= csrbank0_Control0_r;
	end
	INF_Control_re <= csrbank0_Control0_re;
	INF_Dataout_re <= csrbank0_Dataout_re;
	INF_status_re <= csrbank0_ev_status_re;
	if (csrbank0_ev_pending_re) begin
		INF_pending_r <= csrbank0_ev_pending_r;
	end
	INF_pending_re <= csrbank0_ev_pending_re;
	if (csrbank0_ev_enable0_re) begin
		INF_enable_storage <= csrbank0_ev_enable0_r;
	end
	INF_enable_re <= csrbank0_ev_enable0_re;
	interface1_bank_bus_dat_r <= 1'd0;
	if (csrbank1_sel) begin
		case (interface1_bank_bus_adr[8:0])
			1'd0: begin
				interface1_bank_bus_dat_r <= csrbank1_Movimiento0_w;
			end
			1'd1: begin
				interface1_bank_bus_dat_r <= csrbank1_Duty10_w;
			end
			2'd2: begin
				interface1_bank_bus_dat_r <= csrbank1_Duty20_w;
			end
		endcase
	end
	if (csrbank1_Movimiento0_re) begin
		Movimiento_storage[2:0] <= csrbank1_Movimiento0_r;
	end
	Movimiento_re <= csrbank1_Movimiento0_re;
	if (csrbank1_Duty10_re) begin
		Duty1_storage[6:0] <= csrbank1_Duty10_r;
	end
	Duty1_re <= csrbank1_Duty10_re;
	if (csrbank1_Duty20_re) begin
		Duty2_storage[6:0] <= csrbank1_Duty20_r;
	end
	Duty2_re <= csrbank1_Duty20_re;
	interface2_bank_bus_dat_r <= 1'd0;
	if (csrbank2_sel) begin
		case (interface2_bank_bus_adr[8:0])
			1'd0: begin
				interface2_bank_bus_dat_r <= csrbank2_Periodo0_w;
			end
			1'd1: begin
				interface2_bank_bus_dat_r <= csrbank2_Ciclo0_w;
			end
		endcase
	end
	if (csrbank2_Periodo0_re) begin
		Periodo_storage[15:0] <= csrbank2_Periodo0_r;
	end
	Periodo_re <= csrbank2_Periodo0_re;
	if (csrbank2_Ciclo0_re) begin
		Ciclo_storage[11:0] <= csrbank2_Ciclo0_r;
	end
	Ciclo_re <= csrbank2_Ciclo0_re;
	interface3_bank_bus_dat_r <= 1'd0;
	if (csrbank3_sel) begin
		case (interface3_bank_bus_adr[8:0])
			1'd0: begin
				interface3_bank_bus_dat_r <= csrbank3_Baudios0_w;
			end
			1'd1: begin
				interface3_bank_bus_dat_r <= csrbank3_TxInit0_w;
			end
			2'd2: begin
				interface3_bank_bus_dat_r <= csrbank3_TxData0_w;
			end
			2'd3: begin
				interface3_bank_bus_dat_r <= csrbank3_RxData_w;
			end
			3'd4: begin
				interface3_bank_bus_dat_r <= csrbank3_TxDone_w;
			end
			3'd5: begin
				interface3_bank_bus_dat_r <= csrbank3_RxAvailable_w;
			end
			3'd6: begin
				interface3_bank_bus_dat_r <= csrbank3_ev_status_w;
			end
			3'd7: begin
				interface3_bank_bus_dat_r <= csrbank3_ev_pending_w;
			end
			4'd8: begin
				interface3_bank_bus_dat_r <= csrbank3_ev_enable0_w;
			end
		endcase
	end
	if (csrbank3_Baudios0_re) begin
		UARTA_Baudios_storage[15:0] <= csrbank3_Baudios0_r;
	end
	UARTA_Baudios_re <= csrbank3_Baudios0_re;
	if (csrbank3_TxInit0_re) begin
		UARTA_TxInit_storage <= csrbank3_TxInit0_r;
	end
	UARTA_TxInit_re <= csrbank3_TxInit0_re;
	if (csrbank3_TxData0_re) begin
		UARTA_TxData_storage[7:0] <= csrbank3_TxData0_r;
	end
	UARTA_TxData_re <= csrbank3_TxData0_re;
	UARTA_RxData_re <= csrbank3_RxData_re;
	UARTA_TxDone_re <= csrbank3_TxDone_re;
	UARTA_RxAvailable_re <= csrbank3_RxAvailable_re;
	UARTA_status_re <= csrbank3_ev_status_re;
	if (csrbank3_ev_pending_re) begin
		UARTA_pending_r[1:0] <= csrbank3_ev_pending_r;
	end
	UARTA_pending_re <= csrbank3_ev_pending_re;
	if (csrbank3_ev_enable0_re) begin
		UARTA_enable_storage[1:0] <= csrbank3_ev_enable0_r;
	end
	UARTA_enable_re <= csrbank3_ev_enable0_re;
	interface4_bank_bus_dat_r <= 1'd0;
	if (csrbank4_sel) begin
		case (interface4_bank_bus_adr[8:0])
			1'd0: begin
				interface4_bank_bus_dat_r <= csrbank4_Baudios0_w;
			end
			1'd1: begin
				interface4_bank_bus_dat_r <= csrbank4_TxInit0_w;
			end
			2'd2: begin
				interface4_bank_bus_dat_r <= csrbank4_TxData0_w;
			end
			2'd3: begin
				interface4_bank_bus_dat_r <= csrbank4_RxData_w;
			end
			3'd4: begin
				interface4_bank_bus_dat_r <= csrbank4_TxDone_w;
			end
			3'd5: begin
				interface4_bank_bus_dat_r <= csrbank4_RxAvailable_w;
			end
			3'd6: begin
				interface4_bank_bus_dat_r <= csrbank4_ev_status_w;
			end
			3'd7: begin
				interface4_bank_bus_dat_r <= csrbank4_ev_pending_w;
			end
			4'd8: begin
				interface4_bank_bus_dat_r <= csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (csrbank4_Baudios0_re) begin
		UARTB_Baudios_storage[15:0] <= csrbank4_Baudios0_r;
	end
	UARTB_Baudios_re <= csrbank4_Baudios0_re;
	if (csrbank4_TxInit0_re) begin
		UARTB_TxInit_storage <= csrbank4_TxInit0_r;
	end
	UARTB_TxInit_re <= csrbank4_TxInit0_re;
	if (csrbank4_TxData0_re) begin
		UARTB_TxData_storage[7:0] <= csrbank4_TxData0_r;
	end
	UARTB_TxData_re <= csrbank4_TxData0_re;
	UARTB_RxData_re <= csrbank4_RxData_re;
	UARTB_TxDone_re <= csrbank4_TxDone_re;
	UARTB_RxAvailable_re <= csrbank4_RxAvailable_re;
	UARTB_status_re <= csrbank4_ev_status_re;
	if (csrbank4_ev_pending_re) begin
		UARTB_pending_r[1:0] <= csrbank4_ev_pending_r;
	end
	UARTB_pending_re <= csrbank4_ev_pending_re;
	if (csrbank4_ev_enable0_re) begin
		UARTB_enable_storage[1:0] <= csrbank4_ev_enable0_r;
	end
	UARTB_enable_re <= csrbank4_ev_enable0_re;
	interface5_bank_bus_dat_r <= 1'd0;
	if (csrbank5_sel) begin
		case (interface5_bank_bus_adr[8:0])
			1'd0: begin
				interface5_bank_bus_dat_r <= csrbank5_Inicio0_w;
			end
			1'd1: begin
				interface5_bank_bus_dat_r <= csrbank5_Done_w;
			end
			2'd2: begin
				interface5_bank_bus_dat_r <= csrbank5_Distancia_w;
			end
			2'd3: begin
				interface5_bank_bus_dat_r <= csrbank5_ev_status_w;
			end
			3'd4: begin
				interface5_bank_bus_dat_r <= csrbank5_ev_pending_w;
			end
			3'd5: begin
				interface5_bank_bus_dat_r <= csrbank5_ev_enable0_w;
			end
		endcase
	end
	if (csrbank5_Inicio0_re) begin
		ULTRASONIDO_Inicio_storage <= csrbank5_Inicio0_r;
	end
	ULTRASONIDO_Inicio_re <= csrbank5_Inicio0_re;
	ULTRASONIDO_Done_re <= csrbank5_Done_re;
	ULTRASONIDO_Distancia_re <= csrbank5_Distancia_re;
	ULTRASONIDO_status_re <= csrbank5_ev_status_re;
	if (csrbank5_ev_pending_re) begin
		ULTRASONIDO_pending_r <= csrbank5_ev_pending_r;
	end
	ULTRASONIDO_pending_re <= csrbank5_ev_pending_re;
	if (csrbank5_ev_enable0_re) begin
		ULTRASONIDO_enable_storage <= csrbank5_ev_enable0_r;
	end
	ULTRASONIDO_enable_re <= csrbank5_ev_enable0_re;
	interface6_bank_bus_dat_r <= 1'd0;
	if (csrbank6_sel) begin
		case (interface6_bank_bus_adr[8:0])
			1'd0: begin
				interface6_bank_bus_dat_r <= csrbank6_Forma_w;
			end
			1'd1: begin
				interface6_bank_bus_dat_r <= csrbank6_PromedioColor_w;
			end
			2'd2: begin
				interface6_bank_bus_dat_r <= csrbank6_MapaData0_w;
			end
			2'd3: begin
				interface6_bank_bus_dat_r <= csrbank6_MapaAddr0_w;
			end
			3'd4: begin
				interface6_bank_bus_dat_r <= csrbank6_MapaWrite0_w;
			end
		endcase
	end
	Forma_re <= csrbank6_Forma_re;
	PromedioColor_re <= csrbank6_PromedioColor_re;
	if (csrbank6_MapaData0_re) begin
		MapaData_storage[3:0] <= csrbank6_MapaData0_r;
	end
	MapaData_re <= csrbank6_MapaData0_re;
	if (csrbank6_MapaAddr0_re) begin
		MapaAddr_storage[5:0] <= csrbank6_MapaAddr0_r;
	end
	MapaAddr_re <= csrbank6_MapaAddr0_re;
	if (csrbank6_MapaWrite0_re) begin
		MapaWrite_storage <= csrbank6_MapaWrite0_r;
	end
	MapaWrite_re <= csrbank6_MapaWrite0_re;
	interface7_bank_bus_dat_r <= 1'd0;
	if (csrbank7_sel) begin
		case (interface7_bank_bus_adr[8:0])
			1'd0: begin
				interface7_bank_bus_dat_r <= csrbank7_reset0_w;
			end
			1'd1: begin
				interface7_bank_bus_dat_r <= csrbank7_scratch0_w;
			end
			2'd2: begin
				interface7_bank_bus_dat_r <= csrbank7_bus_errors_w;
			end
		endcase
	end
	if (csrbank7_reset0_re) begin
		reset_storage[1:0] <= csrbank7_reset0_r;
	end
	reset_re <= csrbank7_reset0_re;
	if (csrbank7_scratch0_re) begin
		scratch_storage[31:0] <= csrbank7_scratch0_r;
	end
	scratch_re <= csrbank7_scratch0_re;
	bus_errors_re <= csrbank7_bus_errors_re;
	interface8_bank_bus_dat_r <= 1'd0;
	if (csrbank8_sel) begin
		case (interface8_bank_bus_adr[8:0])
			1'd0: begin
				interface8_bank_bus_dat_r <= csrbank8_load0_w;
			end
			1'd1: begin
				interface8_bank_bus_dat_r <= csrbank8_reload0_w;
			end
			2'd2: begin
				interface8_bank_bus_dat_r <= csrbank8_en0_w;
			end
			2'd3: begin
				interface8_bank_bus_dat_r <= csrbank8_update_value0_w;
			end
			3'd4: begin
				interface8_bank_bus_dat_r <= csrbank8_value_w;
			end
			3'd5: begin
				interface8_bank_bus_dat_r <= csrbank8_ev_status_w;
			end
			3'd6: begin
				interface8_bank_bus_dat_r <= csrbank8_ev_pending_w;
			end
			3'd7: begin
				interface8_bank_bus_dat_r <= csrbank8_ev_enable0_w;
			end
		endcase
	end
	if (csrbank8_load0_re) begin
		timer_load_storage[31:0] <= csrbank8_load0_r;
	end
	timer_load_re <= csrbank8_load0_re;
	if (csrbank8_reload0_re) begin
		timer_reload_storage[31:0] <= csrbank8_reload0_r;
	end
	timer_reload_re <= csrbank8_reload0_re;
	if (csrbank8_en0_re) begin
		timer_en_storage <= csrbank8_en0_r;
	end
	timer_en_re <= csrbank8_en0_re;
	if (csrbank8_update_value0_re) begin
		timer_update_value_storage <= csrbank8_update_value0_r;
	end
	timer_update_value_re <= csrbank8_update_value0_re;
	timer_value_re <= csrbank8_value_re;
	timer_status_re <= csrbank8_ev_status_re;
	if (csrbank8_ev_pending_re) begin
		timer_pending_r <= csrbank8_ev_pending_r;
	end
	timer_pending_re <= csrbank8_ev_pending_re;
	if (csrbank8_ev_enable0_re) begin
		timer_enable_storage <= csrbank8_ev_enable0_r;
	end
	timer_enable_re <= csrbank8_ev_enable0_re;
	interface9_bank_bus_dat_r <= 1'd0;
	if (csrbank9_sel) begin
		case (interface9_bank_bus_adr[8:0])
			1'd0: begin
				interface9_bank_bus_dat_r <= uart_rxtx_w;
			end
			1'd1: begin
				interface9_bank_bus_dat_r <= csrbank9_txfull_w;
			end
			2'd2: begin
				interface9_bank_bus_dat_r <= csrbank9_rxempty_w;
			end
			2'd3: begin
				interface9_bank_bus_dat_r <= csrbank9_ev_status_w;
			end
			3'd4: begin
				interface9_bank_bus_dat_r <= csrbank9_ev_pending_w;
			end
			3'd5: begin
				interface9_bank_bus_dat_r <= csrbank9_ev_enable0_w;
			end
			3'd6: begin
				interface9_bank_bus_dat_r <= csrbank9_txempty_w;
			end
			3'd7: begin
				interface9_bank_bus_dat_r <= csrbank9_rxfull_w;
			end
		endcase
	end
	uart_txfull_re <= csrbank9_txfull_re;
	uart_rxempty_re <= csrbank9_rxempty_re;
	uart_status_re <= csrbank9_ev_status_re;
	if (csrbank9_ev_pending_re) begin
		uart_pending_r[1:0] <= csrbank9_ev_pending_r;
	end
	uart_pending_re <= csrbank9_ev_pending_re;
	if (csrbank9_ev_enable0_re) begin
		uart_enable_storage[1:0] <= csrbank9_ev_enable0_r;
	end
	uart_enable_re <= csrbank9_ev_enable0_re;
	uart_txempty_re <= csrbank9_txempty_re;
	uart_rxfull_re <= csrbank9_rxfull_re;
	if (sys_rst) begin
		reset_storage <= 2'd0;
		reset_re <= 1'd0;
		scratch_storage <= 32'd305419896;
		scratch_re <= 1'd0;
		bus_errors_re <= 1'd0;
		bus_errors <= 32'd0;
		ram_bus_ack <= 1'd0;
		interface0_ram_bus_ack <= 1'd0;
		interface1_ram_bus_ack <= 1'd0;
		serial_tx <= 1'd0;
		tx_tick <= 1'd0;
		rx_tick <= 1'd0;
		rx_rx_d <= 1'd0;
		uart_txfull_re <= 1'd0;
		uart_rxempty_re <= 1'd0;
		uart_tx_pending <= 1'd0;
		uart_tx_trigger_d <= 1'd0;
		uart_rx_pending <= 1'd0;
		uart_rx_trigger_d <= 1'd0;
		uart_status_re <= 1'd0;
		uart_pending_re <= 1'd0;
		uart_pending_r <= 2'd0;
		uart_enable_storage <= 2'd0;
		uart_enable_re <= 1'd0;
		uart_txempty_re <= 1'd0;
		uart_rxfull_re <= 1'd0;
		uart_tx_fifo_readable <= 1'd0;
		uart_tx_fifo_level0 <= 5'd0;
		uart_tx_fifo_produce <= 4'd0;
		uart_tx_fifo_consume <= 4'd0;
		uart_rx_fifo_readable <= 1'd0;
		uart_rx_fifo_level0 <= 5'd0;
		uart_rx_fifo_produce <= 4'd0;
		uart_rx_fifo_consume <= 4'd0;
		timer_load_storage <= 32'd0;
		timer_load_re <= 1'd0;
		timer_reload_storage <= 32'd0;
		timer_reload_re <= 1'd0;
		timer_en_storage <= 1'd0;
		timer_en_re <= 1'd0;
		timer_update_value_storage <= 1'd0;
		timer_update_value_re <= 1'd0;
		timer_value_status <= 32'd0;
		timer_value_re <= 1'd0;
		timer_zero_pending <= 1'd0;
		timer_zero_trigger_d <= 1'd0;
		timer_status_re <= 1'd0;
		timer_pending_re <= 1'd0;
		timer_pending_r <= 1'd0;
		timer_enable_storage <= 1'd0;
		timer_enable_re <= 1'd0;
		timer_value <= 32'd0;
		bus_ack <= 1'd0;
		clk <= 1'd0;
		clk_phase <= 2'd0;
		cs <= 1'd0;
		sr <= 48'd0;
		tstriple0_oe <= 1'd0;
		tstriple1_o <= 1'd0;
		tstriple1_oe <= 1'd0;
		dqi <= 8'd0;
		counter <= 7'd0;
		UARTB_Baudios_storage <= 16'd0;
		UARTB_Baudios_re <= 1'd0;
		UARTB_TxInit_storage <= 1'd0;
		UARTB_TxInit_re <= 1'd0;
		UARTB_TxData_storage <= 8'd0;
		UARTB_TxData_re <= 1'd0;
		UARTB_RxData_re <= 1'd0;
		UARTB_TxDone_re <= 1'd0;
		UARTB_RxAvailable_re <= 1'd0;
		UARTB_TXDONE_pending <= 1'd0;
		UARTB_TXDONE_trigger_d <= 1'd0;
		UARTB_RXAVAILABLE_pending <= 1'd0;
		UARTB_RXAVAILABLE_trigger_d <= 1'd0;
		UARTB_status_re <= 1'd0;
		UARTB_pending_re <= 1'd0;
		UARTB_pending_r <= 2'd0;
		UARTB_enable_storage <= 2'd0;
		UARTB_enable_re <= 1'd0;
		UARTA_Baudios_storage <= 16'd0;
		UARTA_Baudios_re <= 1'd0;
		UARTA_TxInit_storage <= 1'd0;
		UARTA_TxInit_re <= 1'd0;
		UARTA_TxData_storage <= 8'd0;
		UARTA_TxData_re <= 1'd0;
		UARTA_RxData_re <= 1'd0;
		UARTA_TxDone_re <= 1'd0;
		UARTA_RxAvailable_re <= 1'd0;
		UARTA_TXDONE_pending <= 1'd0;
		UARTA_TXDONE_trigger_d <= 1'd0;
		UARTA_RXAVAILABLE_pending <= 1'd0;
		UARTA_RXAVAILABLE_trigger_d <= 1'd0;
		UARTA_status_re <= 1'd0;
		UARTA_pending_re <= 1'd0;
		UARTA_pending_r <= 2'd0;
		UARTA_enable_storage <= 2'd0;
		UARTA_enable_re <= 1'd0;
		Periodo_storage <= 16'd0;
		Periodo_re <= 1'd0;
		Ciclo_storage <= 12'd0;
		Ciclo_re <= 1'd0;
		INF_Datain_storage <= 1'd0;
		INF_Datain_re <= 1'd0;
		INF_Control_storage <= 1'd0;
		INF_Control_re <= 1'd0;
		INF_Dataout_re <= 1'd0;
		INF_REFLECT_pending <= 1'd0;
		INF_REFLECT_trigger_d <= 1'd0;
		INF_status_re <= 1'd0;
		INF_pending_re <= 1'd0;
		INF_pending_r <= 1'd0;
		INF_enable_storage <= 1'd0;
		INF_enable_re <= 1'd0;
		ULTRASONIDO_Inicio_storage <= 1'd0;
		ULTRASONIDO_Inicio_re <= 1'd0;
		ULTRASONIDO_Done_re <= 1'd0;
		ULTRASONIDO_Distancia_re <= 1'd0;
		ULTRASONIDO_DONE_pending <= 1'd0;
		ULTRASONIDO_DONE_trigger_d <= 1'd0;
		ULTRASONIDO_status_re <= 1'd0;
		ULTRASONIDO_pending_re <= 1'd0;
		ULTRASONIDO_pending_r <= 1'd0;
		ULTRASONIDO_enable_storage <= 1'd0;
		ULTRASONIDO_enable_re <= 1'd0;
		Movimiento_storage <= 3'd0;
		Movimiento_re <= 1'd0;
		Duty1_storage <= 7'd0;
		Duty1_re <= 1'd0;
		Duty2_storage <= 7'd0;
		Duty2_re <= 1'd0;
		Forma_re <= 1'd0;
		PromedioColor_re <= 1'd0;
		MapaData_storage <= 4'd0;
		MapaData_re <= 1'd0;
		MapaAddr_storage <= 6'd0;
		MapaAddr_re <= 1'd0;
		MapaWrite_storage <= 1'd0;
		MapaWrite_re <= 1'd0;
		rs232phytx_state <= 1'd0;
		rs232phyrx_state <= 1'd0;
		slave_sel_r <= 5'd0;
		count <= 20'd1000000;
		state <= 1'd0;
	end
	regs0 <= serial_rx;
	regs1 <= regs0;
end

reg [31:0] mem[0:5749];
reg [31:0] memdat;
always @(posedge sys_clk) begin
	memdat <= mem[adr];
end

assign dat_r = memdat;

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk) begin
	if (sram0_we[0])
		mem_1[sram0_adr][7:0] <= sram0_dat_w[7:0];
	if (sram0_we[1])
		mem_1[sram0_adr][15:8] <= sram0_dat_w[15:8];
	if (sram0_we[2])
		mem_1[sram0_adr][23:16] <= sram0_dat_w[23:16];
	if (sram0_we[3])
		mem_1[sram0_adr][31:24] <= sram0_dat_w[31:24];
	memadr <= sram0_adr;
end

assign sram0_dat_r = mem_1[memadr];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [31:0] mem_2[0:4095];
reg [11:0] memadr_1;
always @(posedge sys_clk) begin
	if (sram1_we[0])
		mem_2[sram1_adr][7:0] <= sram1_dat_w[7:0];
	if (sram1_we[1])
		mem_2[sram1_adr][15:8] <= sram1_dat_w[15:8];
	if (sram1_we[2])
		mem_2[sram1_adr][23:16] <= sram1_dat_w[23:16];
	if (sram1_we[3])
		mem_2[sram1_adr][31:24] <= sram1_dat_w[31:24];
	memadr_1 <= sram1_adr;
end

assign sram1_dat_r = mem_2[memadr_1];

initial begin
	$readmemh("mem_2.init", mem_2);
end

reg [9:0] storage[0:15];
reg [9:0] memdat_1;
reg [9:0] memdat_2;
always @(posedge sys_clk) begin
	if (uart_tx_fifo_wrport_we)
		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
	memdat_1 <= storage[uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (uart_tx_fifo_rdport_re)
		memdat_2 <= storage[uart_tx_fifo_rdport_adr];
end

assign uart_tx_fifo_wrport_dat_r = memdat_1;
assign uart_tx_fifo_rdport_dat_r = memdat_2;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_3;
reg [9:0] memdat_4;
always @(posedge sys_clk) begin
	if (uart_rx_fifo_wrport_we)
		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
	memdat_3 <= storage_1[uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (uart_rx_fifo_rdport_re)
		memdat_4 <= storage_1[uart_rx_fifo_rdport_adr];
end

assign uart_rx_fifo_wrport_dat_r = memdat_3;
assign uart_rx_fifo_rdport_dat_r = memdat_4;

assign hyperram_dq = tstriple0_oe ? tstriple0_o : 8'bz;
assign tstriple0_i = hyperram_dq;

assign hyperram_rwds = tstriple1_oe ? tstriple1_o : 1'bz;
assign tstriple1_i = hyperram_rwds;

Uart Uart(
	.Baudios(UARTB_Baudios_storage),
	.Clock(sys_clk),
	.Reset(sys_rst),
	.Rx(GPIO26),
	.TxData(UARTB_TxData_storage),
	.TxInit(UARTB_TxInit_storage),
	.RxAvailable(UARTB_RxAvailable_status),
	.RxData(UARTB_RxData_status),
	.Tx(GPIO27),
	.TxDone(UARTB_TxDone_status)
);

Uart Uart_1(
	.Baudios(UARTA_Baudios_storage),
	.Clock(sys_clk),
	.Reset(sys_rst),
	.Rx(GPIO28),
	.TxData(UARTA_TxData_storage),
	.TxInit(UARTA_TxInit_storage),
	.RxAvailable(UARTA_RxAvailable_status),
	.RxData(UARTA_RxData_status),
	.Tx(GPIO29),
	.TxDone(UARTA_TxDone_status)
);

Servomotor Servomotor(
	.Ciclo(Ciclo_storage),
	.Clock(sys_clk),
	.Periodo(Periodo_storage),
	.Reset(sys_rst),
	.Out(GPIO30)
);

GPIO GPIO(
	.Control(INF_Control_storage),
	.Datain(INF_Datain_storage),
	.Salida(GPIO31),
	.Dataout(INF_Dataout_status)
);

Ultrasonido Ultrasonido(
	.Clock(sys_clk),
	.Echo(ArduinoIO0),
	.Inicio(ULTRASONIDO_Inicio_storage),
	.Reset(sys_rst),
	.Distancia(ULTRASONIDO_Distancia_status),
	.Done(ULTRASONIDO_Done_status),
	.Trigger(ArduinoIO1)
);

Motores Motores(
	.Clock(sys_clk),
	.Duty1(Duty1_storage),
	.Duty2(Duty2_storage),
	.Movimiento(Movimiento_storage),
	.Reset(sys_rst),
	.MotorA({PMOD2, PMOD1}),
	.MotorB({PMOD6, PMOD5}),
	.PWM1(PMOD0),
	.PWM2(PMOD4)
);

CamaraVGADriver CamaraVGADriver(
	.Clock(sys_clk),
	.Data({GPIO18, GPIO19, GPIO20, GPIO21, GPIO22, GPIO23, GPIO24, GPIO25}),
	.Href(GPIO15),
	.MapaAddr(MapaAddr_storage),
	.MapaData(MapaData_storage),
	.MapaWrite(MapaWrite_storage),
	.Pclock(GPIO16),
	.Reset(sys_rst),
	.Vsync_cam(GPIO14),
	.Forma(Forma_status),
	.Hsync(GPIO1),
	.PromedioColor(PromedioColor_status),
	.RGB({GPIO13, GPIO12, GPIO11, GPIO10, GPIO9, GPIO8, GPIO7, GPIO6, GPIO5, GPIO4, GPIO3, GPIO2}),
	.Vsync(GPIO0),
	.XClock(GPIO17)
);

picorv32 #(
	.CATCH_ILLINSN(1'd1),
	.CATCH_MISALIGN(1'd1),
	.ENABLE_COUNTERS(1'd1),
	.ENABLE_COUNTERS64(1'd1),
	.ENABLE_DIV(1'd1),
	.ENABLE_FAST_MUL(1'd0),
	.ENABLE_IRQ(1'd1),
	.ENABLE_IRQ_QREGS(1'd1),
	.ENABLE_IRQ_TIMER(1'd1),
	.ENABLE_MUL(1'd1),
	.ENABLE_PCPI(1'd0),
	.ENABLE_REGS_16_31(1'd1),
	.ENABLE_REGS_DUALPORT(1'd1),
	.ENABLE_TRACE(1'd0),
	.LATCHED_IRQ(32'd4294967295),
	.LATCHED_MEM_RDATA(1'd0),
	.MASKED_IRQ(1'd0),
	.PROGADDR_IRQ(5'd16),
	.PROGADDR_RESET(1'd0),
	.STACKADDR(32'd4294967295),
	.TWO_CYCLE_ALU(1'd0),
	.TWO_CYCLE_COMPARE(1'd0),
	.TWO_STAGE_SHIFT(1'd1)
) picorv32 (
	.clk(sys_clk),
	.irq(picorv32_interrupt),
	.mem_rdata(picorv32_mem_rdata),
	.mem_ready(picorv32_mem_ready),
	.pcpi_rd(1'd0),
	.pcpi_ready(1'd0),
	.pcpi_wait(1'd0),
	.pcpi_wr(1'd0),
	.resetn((~(sys_rst | picorv32_reset))),
	.eoi(picorv329),
	.mem_addr(picorv32_mem_addr),
	.mem_instr(picorv32_mem_instr),
	.mem_la_addr(picorv322),
	.mem_la_read(picorv320),
	.mem_la_wdata(picorv323),
	.mem_la_write(picorv321),
	.mem_la_wstrb(picorv324),
	.mem_valid(picorv32_mem_valid),
	.mem_wdata(picorv32_mem_wdata),
	.mem_wstrb(picorv32_mem_wstrb),
	.pcpi_insn(picorv326),
	.pcpi_rs1(picorv327),
	.pcpi_rs2(picorv328),
	.pcpi_valid(picorv325),
	.trap(picorv32_trap)
);

endmodule
