Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 16 11:01:08 2024
| Host         : LR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controller_control_sets_placed.rpt
| Design       : Controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           11 |
| Yes          | No                    | No                     |             256 |          211 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             208 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------+---------------------------+------------------+----------------+--------------+
|              Clock Signal              |             Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                         | fsm/R_E2_out                          | dbncReset/reset_signal_en |                1 |              1 |         1.00 |
|  divider/inst_counter/oCount_reg[10]_0 |                                       |                           |                1 |              1 |         1.00 |
|  divider/clk_d                         |                                       |                           |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                         | fsm/s[3]_i_1_n_0                      | dbncReset/reset_signal_en |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                         | fsm/array_size                        | dbncReset/reset_signal_en |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                         | dbncBtnIn/E[0]                        | dbncReset/reset_signal_en |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                         |                                       | dbncBtnR/sync_/SR[0]      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                         |                                       | dbncReset/sync_/SR[0]     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         |                                       | dbncBtnIn/sync_/SR[0]     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         |                                       | dbncBtnL/sync_/SR[0]      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         | fsm/array[5][15]_i_1_n_0              |                           |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                         | fsm/array[6][15]_i_1_n_0              |                           |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                         | fsm/array[7][15]_i_1_n_0              |                           |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                         | fsm/array[8][15]_i_1_n_0              |                           |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG                         | fsm/array[9][15]_i_1_n_0              |                           |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG                         | dbncBtnR/E[0]                         | dbncReset/reset_signal_en |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                         | dbncBtnIn/FSM_sequential_state_reg[0] | dbncReset/reset_signal_en |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                         | NUMBER[31]_i_1_n_0                    | dbncReset/reset_signal_en |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                         | fsm/array[10][15]_i_1_n_0             |                           |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                         | fsm/array[0][15]_i_1_n_0              |                           |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG                         | fsm/array[11][15]_i_1_n_0             |                           |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG                         | fsm/array[12][15]_i_1_n_0             |                           |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG                         | fsm/array[13][15]_i_1_n_0             |                           |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                         | fsm/array[14][15]_i_1_n_0             |                           |               15 |             16 |         1.07 |
|  clk_IBUF_BUFG                         | fsm/array[1][15]_i_1_n_0              |                           |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                         | fsm/array[15][15]_i_1_n_0             |                           |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG                         | fsm/array[2][15]_i_1_n_0              |                           |               16 |             16 |         1.00 |
|  clk_IBUF_BUFG                         | fsm/array[3][15]_i_1_n_0              |                           |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG                         | fsm/array[4][15]_i_1_n_0              |                           |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                         | NUMBER[15]_i_1_n_0                    | dbncReset/reset_signal_en |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                         | fsm/state__1[0]                       | dbncReset/reset_signal_en |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG                         | fsm/j[31]_i_1_n_0                     | dbncReset/reset_signal_en |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                         | fsm/position[0]_i_1_n_0               | dbncReset/reset_signal_en |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                         | first                                 | dbncReset/reset_signal_en |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG                         |                                       |                           |               14 |             34 |         2.43 |
+----------------------------------------+---------------------------------------+---------------------------+------------------+----------------+--------------+


