$date
	Fri May 16 17:43:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
1"
#20
0"
1$
#25
1!
1"
#30
0"
0$
#35
1"
#40
0"
1$
#45
0!
1"
#50
0"
0$
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
