$date
	Sun Oct 23 08:07:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#871381
b1011 !
1"
#871382
b1011 &
b1011 %
1$
#871383
0"
#871386
b100010 &
b100010 %
#871390
b10001 &
b10001 %
#871394
b110100 &
b110100 %
#871398
b11010 &
b11010 %
#871402
b1101 &
b1101 %
#871406
b101000 &
b101000 %
#871410
b10100 &
b10100 %
#871414
b1010 &
b1010 %
#871418
b101 &
b101 %
#871422
b10000 &
b10000 %
#871426
b1000 &
b1000 %
#871430
b100 &
b100 %
#871434
b10 &
b10 %
#871438
b1 &
1#
b1 %
#871442
b0 &
b0 %
0#
0$
#1873860
b10100 !
1"
#1873862
b10100 &
b10100 %
1$
#1873863
0"
#1873866
b1010 &
b1010 %
#1873870
b101 &
b101 %
#1873874
b10000 &
b10000 %
#1873878
b1000 &
b1000 %
#1873882
b100 &
b100 %
#1873886
b10 &
b10 %
#1873890
b1 &
b1 %
1#
#1873894
b0 &
0#
b0 %
0$
#2799393
b11000 !
1"
#2799394
b11000 &
b11000 %
1$
#2799395
0"
#2799398
b1100 &
b1100 %
#2799402
b110 &
b110 %
#2799406
b11 &
b11 %
#2799410
b1010 &
b1010 %
#2799414
b101 &
b101 %
#2799418
b10000 &
b10000 %
#2799422
b1000 &
b1000 %
#2799426
b100 &
b100 %
#2799430
b10 &
b10 %
#2799434
b1 &
b1 %
1#
#2799438
b0 &
0#
b0 %
0$
#4500012
