// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln2,
        hw_S_3_i,
        hw_S_3_o,
        hw_S_3_o_ap_vld,
        hw_S_5_i,
        hw_S_5_o,
        hw_S_5_o_ap_vld,
        hw_S_0_i,
        hw_S_0_o,
        hw_S_0_o_ap_vld,
        hw_M_0_address0,
        hw_M_0_ce0,
        hw_M_0_q0,
        hw_C_0_address0,
        hw_C_0_ce0,
        hw_C_0_we0,
        hw_C_0_d0,
        hw_S_4_i,
        hw_S_4_o,
        hw_S_4_o_ap_vld,
        hw_S_6_i,
        hw_S_6_o,
        hw_S_6_o_ap_vld,
        hw_S_2_i,
        hw_S_2_o,
        hw_S_2_o_ap_vld,
        hw_M_1_address0,
        hw_M_1_ce0,
        hw_M_1_q0,
        hw_C_1_address0,
        hw_C_1_ce0,
        hw_C_1_we0,
        hw_C_1_d0,
        hw_S_1_i,
        hw_S_1_o,
        hw_S_1_o_ap_vld,
        grp_hw_AES_fu_955_p_din1,
        grp_hw_AES_fu_955_p_din2,
        grp_hw_AES_fu_955_p_dout0,
        grp_hw_AES_fu_955_p_ready,
        grp_hw_AES_fu_960_p_din1,
        grp_hw_AES_fu_960_p_din2,
        grp_hw_AES_fu_960_p_dout0,
        grp_hw_AES_fu_960_p_ready,
        tmp_13_hw_AES_fu_965_p_din1,
        tmp_13_hw_AES_fu_965_p_din2,
        tmp_13_hw_AES_fu_965_p_dout0,
        tmp_13_hw_AES_fu_965_p_ready,
        tmp_s_hw_AES_fu_970_p_din1,
        tmp_s_hw_AES_fu_970_p_din2,
        tmp_s_hw_AES_fu_970_p_dout0,
        tmp_s_hw_AES_fu_970_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [120:0] trunc_ln2;
input  [127:0] hw_S_3_i;
output  [127:0] hw_S_3_o;
output   hw_S_3_o_ap_vld;
input  [127:0] hw_S_5_i;
output  [127:0] hw_S_5_o;
output   hw_S_5_o_ap_vld;
input  [127:0] hw_S_0_i;
output  [127:0] hw_S_0_o;
output   hw_S_0_o_ap_vld;
output  [7:0] hw_M_0_address0;
output   hw_M_0_ce0;
input  [127:0] hw_M_0_q0;
output  [7:0] hw_C_0_address0;
output   hw_C_0_ce0;
output   hw_C_0_we0;
output  [127:0] hw_C_0_d0;
input  [127:0] hw_S_4_i;
output  [127:0] hw_S_4_o;
output   hw_S_4_o_ap_vld;
input  [127:0] hw_S_6_i;
output  [127:0] hw_S_6_o;
output   hw_S_6_o_ap_vld;
input  [127:0] hw_S_2_i;
output  [127:0] hw_S_2_o;
output   hw_S_2_o_ap_vld;
output  [7:0] hw_M_1_address0;
output   hw_M_1_ce0;
input  [127:0] hw_M_1_q0;
output  [7:0] hw_C_1_address0;
output   hw_C_1_ce0;
output   hw_C_1_we0;
output  [127:0] hw_C_1_d0;
input  [127:0] hw_S_1_i;
output  [127:0] hw_S_1_o;
output   hw_S_1_o_ap_vld;
output  [127:0] grp_hw_AES_fu_955_p_din1;
output  [127:0] grp_hw_AES_fu_955_p_din2;
input  [127:0] grp_hw_AES_fu_955_p_dout0;
input   grp_hw_AES_fu_955_p_ready;
output  [127:0] grp_hw_AES_fu_960_p_din1;
output  [127:0] grp_hw_AES_fu_960_p_din2;
input  [127:0] grp_hw_AES_fu_960_p_dout0;
input   grp_hw_AES_fu_960_p_ready;
output  [127:0] tmp_13_hw_AES_fu_965_p_din1;
output  [127:0] tmp_13_hw_AES_fu_965_p_din2;
input  [127:0] tmp_13_hw_AES_fu_965_p_dout0;
input   tmp_13_hw_AES_fu_965_p_ready;
output  [127:0] tmp_s_hw_AES_fu_970_p_din1;
output  [127:0] tmp_s_hw_AES_fu_970_p_din2;
input  [127:0] tmp_s_hw_AES_fu_970_p_dout0;
input   tmp_s_hw_AES_fu_970_p_ready;

reg ap_idle;
reg[127:0] hw_S_3_o;
reg hw_S_3_o_ap_vld;
reg[127:0] hw_S_5_o;
reg hw_S_5_o_ap_vld;
reg[127:0] hw_S_0_o;
reg hw_S_0_o_ap_vld;
reg hw_M_0_ce0;
reg hw_C_0_ce0;
reg hw_C_0_we0;
reg[127:0] hw_S_4_o;
reg hw_S_4_o_ap_vld;
reg[127:0] hw_S_6_o;
reg hw_S_6_o_ap_vld;
reg[127:0] hw_S_2_o;
reg hw_S_2_o_ap_vld;
reg hw_M_1_ce0;
reg hw_C_1_ce0;
reg hw_C_1_we0;
reg[127:0] hw_S_1_o;
reg hw_S_1_o_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln298_fu_279_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [127:0] tmp_s_reg_230;
wire    ap_block_pp0_stage1_11001;
reg   [127:0] tmp_16_reg_234;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [127:0] hw_S_3_load_reg_436;
reg   [127:0] hw_S_5_load_reg_442;
reg   [127:0] hw_S_0_load_reg_447;
wire   [63:0] zext_ln303_fu_315_p1;
reg   [63:0] zext_ln303_reg_452;
reg   [127:0] hw_S_4_load_reg_463;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg   [127:0] grp_hw_AES_fu_126_state;
reg   [127:0] grp_hw_AES_fu_126_key;
reg   [127:0] grp_hw_AES_fu_127_state;
reg   [127:0] grp_hw_AES_fu_127_key;
reg   [127:0] grp_hw_AES_fu_128_state;
reg   [127:0] grp_hw_AES_fu_128_key;
reg   [127:0] grp_hw_AES_fu_129_state;
reg   [127:0] grp_hw_AES_fu_129_key;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0;
wire   [127:0] xor_ln303_fu_292_p2;
wire   [127:0] xor_ln304_fu_330_p2;
wire   [127:0] xor_ln234_fu_348_p2;
reg   [63:0] i_7_fu_64;
wire   [63:0] add_ln298_fu_372_p2;
wire    ap_loop_init;
wire   [120:0] zext_ln298_fu_275_p1;
wire   [7:0] lshr_ln2_fu_305_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_7_fu_64 <= 64'd0;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_7_fu_64 <= add_ln298_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_0_load_reg_447 <= hw_S_0_i;
        hw_S_3_load_reg_436 <= hw_S_3_i;
        hw_S_4_load_reg_463 <= hw_S_4_i;
        hw_S_5_load_reg_442 <= hw_S_5_i;
        zext_ln303_reg_452[7 : 0] <= zext_ln303_fu_315_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_16_reg_234 <= tmp_s_hw_AES_fu_970_p_dout0;
        tmp_s_reg_230 <= grp_hw_AES_fu_960_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_126_key = hw_S_3_load_reg_436;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_126_key = hw_S_0_i;
    end else begin
        grp_hw_AES_fu_126_key = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_126_state = hw_S_4_load_reg_463;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_126_state = hw_S_1_i;
    end else begin
        grp_hw_AES_fu_126_state = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_127_key = hw_M_0_q0;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_127_key = hw_S_0_i;
    end else begin
        grp_hw_AES_fu_127_key = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_127_state = hw_S_0_load_reg_447;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_127_state = xor_ln303_fu_292_p2;
    end else begin
        grp_hw_AES_fu_127_state = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_128_key = hw_S_4_load_reg_463;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_128_key = hw_S_6_i;
    end else begin
        grp_hw_AES_fu_128_key = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_128_state = hw_S_5_load_reg_442;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_128_state = hw_S_2_i;
    end else begin
        grp_hw_AES_fu_128_state = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_129_key = hw_M_1_q0;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_129_key = hw_S_2_i;
    end else begin
        grp_hw_AES_fu_129_key = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_hw_AES_fu_129_state = hw_S_3_load_reg_436;
    end else if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_hw_AES_fu_129_state = xor_ln304_fu_330_p2;
    end else begin
        grp_hw_AES_fu_129_state = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_0_ce0 = 1'b1;
    end else begin
        hw_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_0_we0 = 1'b1;
    end else begin
        hw_C_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_1_ce0 = 1'b1;
    end else begin
        hw_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_1_we0 = 1'b1;
    end else begin
        hw_C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_M_0_ce0 = 1'b1;
    end else begin
        hw_M_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_M_1_ce0 = 1'b1;
    end else begin
        hw_M_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_0_o = xor_ln234_fu_348_p2;
    end else begin
        hw_S_0_o = hw_S_0_i;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_0_o_ap_vld = 1'b1;
    end else begin
        hw_S_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_1_o = grp_hw_AES_fu_960_p_dout0;
    end else begin
        hw_S_1_o = hw_S_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_1_o_ap_vld = 1'b1;
    end else begin
        hw_S_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_2_o = grp_hw_AES_fu_955_p_dout0;
    end else begin
        hw_S_2_o = hw_S_2_i;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_2_o_ap_vld = 1'b1;
    end else begin
        hw_S_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_3_o = tmp_13_hw_AES_fu_965_p_dout0;
    end else begin
        hw_S_3_o = hw_S_3_i;
    end
end

always @ (*) begin
    if (((icmp_ln298_fu_279_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        hw_S_3_o_ap_vld = 1'b1;
    end else begin
        hw_S_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_4_o = tmp_s_hw_AES_fu_970_p_dout0;
    end else begin
        hw_S_4_o = hw_S_4_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_4_o_ap_vld = 1'b1;
    end else begin
        hw_S_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_5_o = grp_hw_AES_fu_955_p_dout0;
    end else begin
        hw_S_5_o = hw_S_5_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_5_o_ap_vld = 1'b1;
    end else begin
        hw_S_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_6_o = tmp_13_hw_AES_fu_965_p_dout0;
    end else begin
        hw_S_6_o = hw_S_6_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_S_6_o_ap_vld = 1'b1;
    end else begin
        hw_S_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln298_fu_372_p2 = (i_7_fu_64 + 64'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign grp_hw_AES_fu_955_p_din1 = grp_hw_AES_fu_126_state;

assign grp_hw_AES_fu_955_p_din2 = grp_hw_AES_fu_126_key;

assign grp_hw_AES_fu_960_p_din1 = grp_hw_AES_fu_127_state;

assign grp_hw_AES_fu_960_p_din2 = grp_hw_AES_fu_127_key;

assign hw_C_0_address0 = zext_ln303_reg_452;

assign hw_C_0_d0 = (tmp_s_reg_230 ^ hw_M_0_q0);

assign hw_C_1_address0 = zext_ln303_reg_452;

assign hw_C_1_d0 = (tmp_16_reg_234 ^ hw_M_1_q0);

assign hw_M_0_address0 = zext_ln303_fu_315_p1;

assign hw_M_1_address0 = zext_ln303_fu_315_p1;

assign icmp_ln298_fu_279_p2 = ((trunc_ln2 > zext_ln298_fu_275_p1) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_305_p4 = {{i_7_fu_64[8:1]}};

assign tmp_13_hw_AES_fu_965_p_din1 = grp_hw_AES_fu_128_state;

assign tmp_13_hw_AES_fu_965_p_din2 = grp_hw_AES_fu_128_key;

assign tmp_s_hw_AES_fu_970_p_din1 = grp_hw_AES_fu_129_state;

assign tmp_s_hw_AES_fu_970_p_din2 = grp_hw_AES_fu_129_key;

assign xor_ln234_fu_348_p2 = (hw_S_6_i ^ hw_S_1_i);

assign xor_ln303_fu_292_p2 = (hw_S_5_i ^ hw_S_3_i);

assign xor_ln304_fu_330_p2 = (hw_S_6_i ^ hw_S_4_i);

assign zext_ln298_fu_275_p1 = i_7_fu_64;

assign zext_ln303_fu_315_p1 = lshr_ln2_fu_305_p4;

always @ (posedge ap_clk) begin
    zext_ln303_reg_452[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_298_1
