/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [22:0] _03_;
  wire [29:0] _04_;
  wire [5:0] _05_;
  wire [14:0] _06_;
  reg [10:0] _07_;
  reg [7:0] _08_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_26z;
  wire [29:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[1] ? celloutsig_0_2z[4] : _01_;
  assign celloutsig_0_18z = celloutsig_0_6z ? celloutsig_0_9z : celloutsig_0_0z[1];
  assign celloutsig_0_32z = ~(celloutsig_0_18z | celloutsig_0_27z[29]);
  assign celloutsig_0_35z = ~(_02_ | celloutsig_0_32z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[1] | celloutsig_1_12z[0]);
  assign celloutsig_0_12z = celloutsig_0_8z[4] ^ celloutsig_0_5z[5];
  assign celloutsig_0_29z = celloutsig_0_16z ^ celloutsig_0_27z[16];
  assign celloutsig_0_33z = { celloutsig_0_26z[12:8], celloutsig_0_10z } + { celloutsig_0_5z[10:6], celloutsig_0_29z };
  assign celloutsig_0_27z = { _04_[29], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_10z } + { in_data[20:19], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_7z };
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _18_ <= 4'h0;
    else _18_ <= in_data[122:119];
  assign { _03_[4], _00_, _03_[2:1] } = _18_;
  reg [14:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 15'h0000;
    else _19_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_, _06_[13:10], _02_, _06_[8:0] } = _19_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 11'h000;
    else _07_ <= celloutsig_0_5z[10:0];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 8'h00;
    else _08_ <= { _04_[29], _05_[4:2], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_16z };
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_1z, celloutsig_0_1z };
  assign { _04_[29], _05_[4:0] } = _22_;
  assign celloutsig_0_0z = in_data[57:55] & in_data[92:90];
  assign celloutsig_1_12z = { in_data[99:97], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_11z } / { 1'h1, celloutsig_1_8z };
  assign celloutsig_0_5z = { _06_[7:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, _06_[2:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _02_, _06_[8:2] } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_4z[2], celloutsig_1_12z, celloutsig_1_12z } <= { in_data[174], _03_[4], _00_, _03_[2:1], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_8z <= { _04_[29], _05_[4:2], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[174:173], celloutsig_1_7z } && { _03_[4], _00_, _03_[2] };
  assign celloutsig_0_11z = { celloutsig_0_1z[2:1], celloutsig_0_9z, celloutsig_0_1z } && { celloutsig_0_8z[7:3], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[172] & ~(in_data[113]);
  assign celloutsig_0_7z = celloutsig_0_5z[6:2] != celloutsig_0_5z[4:0];
  assign celloutsig_0_9z = { celloutsig_0_2z[5:4], celloutsig_0_7z } != in_data[81:79];
  assign celloutsig_1_2z = ~ in_data[173:171];
  assign celloutsig_1_8z = ~ { celloutsig_1_7z, _03_[4], _00_, _03_[2:1] };
  assign celloutsig_0_1z = ~ celloutsig_0_0z;
  assign celloutsig_0_26z = ~ celloutsig_0_21z[12:0];
  assign celloutsig_0_37z = celloutsig_0_29z & celloutsig_0_35z;
  assign celloutsig_1_19z = celloutsig_1_8z[4] & celloutsig_1_13z;
  assign celloutsig_0_14z = celloutsig_0_8z[5] & celloutsig_0_1z[0];
  assign celloutsig_0_36z = | { celloutsig_0_35z, _08_, _07_, celloutsig_0_9z, celloutsig_0_1z[1] };
  assign celloutsig_1_11z = | { _03_[4], _03_[2:1], celloutsig_1_5z[4:2], _00_, celloutsig_1_0z };
  assign celloutsig_0_10z = | { celloutsig_0_9z, in_data[91:86], celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_16z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z[0] };
  assign celloutsig_1_7z = ~^ { in_data[136:116], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_38z = { celloutsig_0_5z[3:2], celloutsig_0_26z } ^ { celloutsig_0_26z[9:2], celloutsig_0_33z, celloutsig_0_36z };
  assign celloutsig_1_4z = { in_data[190:184], celloutsig_1_2z } ^ { _03_[1], _03_[4], _00_, _03_[2:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z ^ { _03_[4], _00_, celloutsig_1_2z, _03_[4], _00_, _03_[2:1], celloutsig_1_0z };
  assign celloutsig_0_20z = { in_data[50:36], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_6z } ^ { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_21z = { in_data[14:9], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } ^ { celloutsig_0_9z, _01_, _06_[13:10], _02_, _06_[8:0], celloutsig_0_18z };
  assign { _03_[22:16], _03_[9:5], _03_[3], _03_[0] } = { celloutsig_1_4z[9:3], celloutsig_1_8z, _00_, celloutsig_1_7z };
  assign _04_[28:0] = { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_10z };
  assign _05_[5] = _04_[29];
  assign { _06_[14], _06_[9] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
