# Reading C:/intelFPGA/17.0/modelsim_ae/tcl/vsim/pref.tcl
# do avalon_sim_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/elliotsaive/Desktop/fpga_subsystem_simple_simulation/qsys_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:41 on Aug 17,2020
# vcom -reportprogress 300 -93 -work work C:/Users/elliotsaive/Desktop/fpga_subsystem_simple_simulation/qsys_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity qsys_interface
# -- Compiling architecture rtl of qsys_interface
# End time: 21:17:41 on Aug 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/elliotsaive/Desktop/fpga_subsystem_simple_simulation/qsys_interface_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:41 on Aug 17,2020
# vcom -reportprogress 300 -93 -work work C:/Users/elliotsaive/Desktop/fpga_subsystem_simple_simulation/qsys_interface_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity qsys_interface_tb
# -- Compiling architecture rtl of qsys_interface_tb
# End time: 21:17:41 on Aug 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  qsys_interface_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" qsys_interface_tb 
# Start time: 21:17:41 on Aug 17,2020
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.qsys_interface_tb(rtl)
# Loading work.qsys_interface(rtl)
# ** Warning: (vsim-3473) Component instance "avalon_sim_port_map : avalon_sim" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /qsys_interface_tb File: C:/Users/elliotsaive/Desktop/fpga_subsystem_simple_simulation/qsys_interface_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 21:18:22 on Aug 17,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 1
