{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401462268176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.2 Build 173 01/15/2014 SJ Full Version " "Version 13.1.2 Build 173 01/15/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401462268181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:04:27 2014 " "Processing started: Fri May 30 16:04:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401462268181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401462268181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TempoReacao -c TempoReacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off TempoReacao -c TempoReacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401462268181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1401462269658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7Decoder.vhd" "" { Text "Z:/ProjetoReacao/Bin7Decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462270634 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7Decoder.vhd" "" { Text "Z:/ProjetoReacao/Bin7Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462270634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401462270634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reactiontimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReactionTimer-Shell " "Found design unit 1: ReactionTimer-Shell" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462270889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReactionTimer " "Found entity 1: ReactionTimer" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462270889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401462270889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lightcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighcontrol-Behavioral " "Found design unit 1: lighcontrol-Behavioral" {  } { { "lightcontrol.vhd" "" { Text "Z:/ProjetoReacao/lightcontrol.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271050 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighcontrol " "Found entity 1: lighcontrol" {  } { { "lightcontrol.vhd" "" { Text "Z:/ProjetoReacao/lightcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401462271050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivFreq-RTL " "Found design unit 1: DivFreq-RTL" {  } { { "DivFreq.vhd" "" { Text "Z:/ProjetoReacao/DivFreq.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271219 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.vhd" "" { Text "Z:/ProjetoReacao/DivFreq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401462271219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aleatorio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aleatorio-Behavioral " "Found design unit 1: aleatorio-Behavioral" {  } { { "aleatorio.vhd" "" { Text "Z:/ProjetoReacao/aleatorio.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271389 ""} { "Info" "ISGN_ENTITY_NAME" "1 aleatorio " "Found entity 1: aleatorio" {  } { { "aleatorio.vhd" "" { Text "Z:/ProjetoReacao/aleatorio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401462271389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401462271389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTimer " "Elaborating entity \"ReactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401462272756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ReactionTimer.vhd(43) " "VHDL Process Statement warning at ReactionTimer.vhd(43): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401462272759 "|ReactionTimer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "waittime ReactionTimer.vhd(43) " "VHDL Process Statement warning at ReactionTimer.vhd(43): signal \"waittime\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1401462272759 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[0\] ReactionTimer.vhd(43) " "HDL error at ReactionTimer.vhd(43): can't infer register for \"counter\[0\]\" because its behavior does not match any supported register model" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1401462272762 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] ReactionTimer.vhd(41) " "Inferred latch for \"counter\[0\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272763 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[1\] ReactionTimer.vhd(43) " "HDL error at ReactionTimer.vhd(43): can't infer register for \"counter\[1\]\" because its behavior does not match any supported register model" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1401462272763 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] ReactionTimer.vhd(41) " "Inferred latch for \"counter\[1\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272763 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[2\] ReactionTimer.vhd(43) " "HDL error at ReactionTimer.vhd(43): can't infer register for \"counter\[2\]\" because its behavior does not match any supported register model" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1401462272768 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] ReactionTimer.vhd(41) " "Inferred latch for \"counter\[2\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272768 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[3\] ReactionTimer.vhd(43) " "HDL error at ReactionTimer.vhd(43): can't infer register for \"counter\[3\]\" because its behavior does not match any supported register model" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1401462272768 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] ReactionTimer.vhd(41) " "Inferred latch for \"counter\[3\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272768 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "counter\[4\] ReactionTimer.vhd(43) " "HDL error at ReactionTimer.vhd(43): can't infer register for \"counter\[4\]\" because its behavior does not match any supported register model" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 43 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1401462272769 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] ReactionTimer.vhd(41) " "Inferred latch for \"counter\[4\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272769 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ligth ReactionTimer.vhd(46) " "Can't infer register for \"ligth\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272769 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ligth ReactionTimer.vhd(41) " "Inferred latch for \"ligth\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272769 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[0\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[0\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272770 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[0\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272770 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[1\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[1\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272775 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[1\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272775 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[2\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[2\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272775 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[2\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272775 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[3\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[3\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272775 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[3\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272775 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[4\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[4\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272775 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[4\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272776 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[5\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[5\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272776 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[5\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272776 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[6\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[6\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272776 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[6\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272780 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "LEDG\[7\] ReactionTimer.vhd(46) " "Can't infer register for \"LEDG\[7\]\" at ReactionTimer.vhd(46) because it does not hold its value outside the clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1401462272780 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] ReactionTimer.vhd(41) " "Inferred latch for \"LEDG\[7\]\" at ReactionTimer.vhd(41)" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401462272780 "|ReactionTimer"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ReactionTimer.vhd(46) " "HDL error at ReactionTimer.vhd(46): couldn't implement registers for assignments on this clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 46 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1401462272781 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ReactionTimer.vhd(58) " "HDL error at ReactionTimer.vhd(58): couldn't implement registers for assignments on this clock edge" {  } { { "ReactionTimer.vhd" "" { Text "Z:/ProjetoReacao/ReactionTimer.vhd" 58 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1401462272781 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1401462272782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 17 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401462273454 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 30 16:04:33 2014 " "Processing ended: Fri May 30 16:04:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401462273454 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401462273454 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401462273454 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401462273454 ""}
