<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class ScheduleDAGInstrs: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageF24CC7F36059FD9F"><span>class ScheduleDAGInstrs</span></a></li></ul></nav><main class="content"><h1>class ScheduleDAGInstrs</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class ScheduleDAGInstrs : public ScheduleDAG { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>A ScheduleDAG for scheduling lists of MachineInstr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L119">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:119</a></p><p>Inherits from: <a href="r16AE015C49DE23F4.html">ScheduleDAG</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_MLI">protected  const <a href="rCA5D0A5FB498827F.html">llvm::MachineLoopInfo</a>* <b>MLI</b></dt><dt class="is-family-code" id="var_MFI">protected  const <a href="r739FFB7B3BD3AE79.html">llvm::MachineFrameInfo</a>&amp; <b>MFI</b></dt><dt class="is-family-code" id="var_SchedModel">protected  <a href="r8994228CE2DFC5C6.html">llvm::TargetSchedModel</a> <b>SchedModel</b></dt><dd>TargetSchedModel provides an interface to the machine model.</dd><dt class="is-family-code" id="var_RemoveKillFlags">protected  bool <b>RemoveKillFlags</b></dt><dd>True if the DAG builder should remove kill flags (in preparation for rescheduling).</dd><dt class="is-family-code" id="var_CanHandleTerminators">protected  bool <b>CanHandleTerminators</b> = false</dt><dd>The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. A specialized scheduler can override TargetInstrInfo::isSchedulingBoundary then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly.</dd><dt class="is-family-code" id="var_TrackLaneMasks">protected  bool <b>TrackLaneMasks</b> = false</dt><dd>Whether lane masks should get tracked.</dd><dt class="is-family-code" id="var_BB">protected  <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* <b>BB</b></dt><dd>The block in which to insert instructions</dd><dt class="is-family-code" id="var_RegionBegin">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>RegionBegin</b></dt><dd>The beginning of the range to be scheduled.</dd><dt class="is-family-code" id="var_RegionEnd">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>RegionEnd</b></dt><dd>The end of the range to be scheduled.</dd><dt class="is-family-code" id="var_NumRegionInstrs">protected  unsigned int <b>NumRegionInstrs</b></dt><dd>Instructions in this region (distance(RegionBegin, RegionEnd)).</dd><dt class="is-family-code" id="var_MISUnitMap">protected  <a href="rC2880C7E8E458B54.html">DenseMap</a>&lt;llvm::MachineInstr*, llvm::SUnit*&gt; <b>MISUnitMap</b></dt><dd>After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an SUnit.</dd><dt class="is-family-code" id="var_Defs">protected  <a href="rCB70612AEE277D95.html">llvm::Reg2SUnitsMap</a> <b>Defs</b></dt><dd>Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block.</dd><dt class="is-family-code" id="var_Uses">protected  <a href="rCB70612AEE277D95.html">llvm::Reg2SUnitsMap</a> <b>Uses</b></dt><dt class="is-family-code" id="var_CurrentVRegDefs">protected  <a href="rCB70612AEE277D95.html">llvm::VReg2SUnitMultiMap</a> <b>CurrentVRegDefs</b></dt><dd>Tracks the last instruction(s) in this region defining each virtual register. There may be multiple current definitions for a register with disjunct lanemasks.</dd><dt class="is-family-code" id="var_CurrentVRegUses">protected  <a href="rCB70612AEE277D95.html">llvm::VReg2SUnitOperIdxMultiMap</a> <b>CurrentVRegUses</b></dt><dd>Tracks the last instructions in this region using each virtual register.</dd><dt class="is-family-code" id="var_AAForDep">protected  <a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>* <b>AAForDep</b> = nullptr</dt><dt class="is-family-code" id="var_BarrierChain">protected  <a href="r797825A51C914642.html">llvm::SUnit</a>* <b>BarrierChain</b> = nullptr</dt><dd>Remember a generic side-effecting instruction as we proceed. No other SU ever gets scheduled around it (except in the special case of a huge region that gets reduced).</dd><dt class="is-family-code" id="var_UnknownValue">protected  <a href="rEBD3CA44C3F331F7.html">llvm::UndefValue</a>* <b>UnknownValue</b></dt><dd>For an unanalyzable memory access, this Value is used in maps.</dd><dt class="is-family-code" id="var_Topo">protected  <a href="r3B2ECDAE51DE4A07.html">llvm::ScheduleDAGTopologicalSort</a> <b>Topo</b></dt><dd>Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.</dd><dt class="is-family-code" id="var_DbgValues">protected  llvm::ScheduleDAGInstrs::DbgValueVector <b>DbgValues</b></dt><dd>Remember instruction that precedes DBG_VALUE. These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule.</dd><dt class="is-family-code" id="var_FirstDbgValue">protected  <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* <b>FirstDbgValue</b> = nullptr</dt><dt class="is-family-code" id="var_LiveRegs">protected  <a href="r0E1DB0A94E795B43.html">llvm::LivePhysRegs</a> <b>LiveRegs</b></dt><dd>Set of live physical registers for updating kill flags.</dd></dl><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><dl><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TM">public <b>TM</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TII">public <b>TII</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TRI">public <b>TRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MF">public <b>MF</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MRI">public <b>MRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_SUnits">public <b>SUnits</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_EntrySU">public <b>EntrySU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_ExitSU">public <b>ExitSU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_StressSched">public <b>StressSched</b></a></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#D381A4C083A066E3"><b>ScheduleDAGInstrs</b></a>(llvm::MachineFunction &amp; mf, const llvm::MachineLoopInfo * mli, bool RemoveKillFlags = false)</li><li class="is-family-code">protected void  <a href="#00C852789D1824A1"><b>addBarrierChain</b></a>(llvm::ScheduleDAGInstrs::Value2SUsMap &amp; map)</li><li class="is-family-code">protected void  <a href="#056E83BC9AF4ECE0"><b>addChainDependencies</b></a>(llvm::SUnit * SU, llvm::ScheduleDAGInstrs::SUList &amp; SUs, unsigned int Latency)</li><li class="is-family-code">protected void  <a href="#473A1789B516CF24"><b>addChainDependencies</b></a>(llvm::SUnit * SU, llvm::ScheduleDAGInstrs::Value2SUsMap &amp; Val2SUsMap)</li><li class="is-family-code">protected void  <a href="#799D5BEE9E23EA08"><b>addChainDependencies</b></a>(llvm::SUnit * SU, llvm::ScheduleDAGInstrs::Value2SUsMap &amp; Val2SUsMap, llvm::ValueType V)</li><li class="is-family-code">protected void  <a href="#0EE3DFBFB5A92F3B"><b>addChainDependency</b></a>(llvm::SUnit * SUa, llvm::SUnit * SUb, unsigned int Latency = 0)</li><li class="is-family-code">public bool  <a href="#EFEE78312FD69AFC"><b>addEdge</b></a>(llvm::SUnit * SuccSU, const llvm::SDep &amp; PredDep)</li><li class="is-family-code">protected void  <a href="#76867054B15274CD"><b>addPhysRegDataDeps</b></a>(llvm::SUnit * SU, unsigned int OperIdx)</li><li class="is-family-code">protected void  <a href="#8443C894B5EB177E"><b>addPhysRegDeps</b></a>(llvm::SUnit * SU, unsigned int OperIdx)</li><li class="is-family-code">public void  <a href="#9FA80FA9A5011204"><b>addSchedBarrierDeps</b></a>()</li><li class="is-family-code">protected void  <a href="#D1D12DF01AAB3D3B"><b>addVRegDefDeps</b></a>(llvm::SUnit * SU, unsigned int OperIdx)</li><li class="is-family-code">protected void  <a href="#BC261BC7E3C1487B"><b>addVRegUseDeps</b></a>(llvm::SUnit * SU, unsigned int OperIdx)</li><li class="is-family-code">public MachineBasicBlock::iterator  <a href="#154C70CFBD015EDD"><b>begin</b></a>() const</li><li class="is-family-code">public void  <a href="#7BD3F5528A6F8804"><b>buildSchedGraph</b></a>(llvm::AAResults * AA, llvm::RegPressureTracker * RPTracker = nullptr, llvm::PressureDiffs * PDiffs = nullptr, llvm::LiveIntervals * LIS = nullptr, bool TrackLaneMasks = false)</li><li class="is-family-code">public bool  <a href="#3D6D609AB9207BE5"><b>canAddEdge</b></a>(llvm::SUnit * SuccSU, llvm::SUnit * PredSU)</li><li class="is-family-code">protected bool  <a href="#5B028AE8972D6AF3"><b>deadDefHasNoUse</b></a>(const llvm::MachineOperand &amp; MO)</li><li class="is-family-code">public virtual bool  <a href="#D0EE9BEC96F58217"><b>doMBBSchedRegionsTopDown</b></a>() const</li><li class="is-family-code">public void  <a href="#C830E38C00ACE9D5"><b>dump</b></a>() const</li><li class="is-family-code">public void  <a href="#13B866477B7F9A7B"><b>dumpNode</b></a>(const llvm::SUnit &amp; SU) const</li><li class="is-family-code">public MachineBasicBlock::iterator  <a href="#6A6F2BC83B107758"><b>end</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#568F383146A7ADB3"><b>enterRegion</b></a>(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)</li><li class="is-family-code">public virtual void  <a href="#4D9764FD30F50B94"><b>exitRegion</b></a>()</li><li class="is-family-code">public virtual void  <a href="#043AA07DA741DA76"><b>finalizeSchedule</b></a>()</li><li class="is-family-code">public virtual void  <a href="#1997CDE261BF37BF"><b>finishBlock</b></a>()</li><li class="is-family-code">public void  <a href="#D7F0D542B856E30E"><b>fixupKills</b></a>(llvm::MachineBasicBlock &amp; MBB)</li><li class="is-family-code">public std::string  <a href="#99F2E929AC831EF2"><b>getDAGName</b></a>() const</li><li class="is-family-code">public std::string  <a href="#DF8EEEEB7B2E7D0C"><b>getGraphNodeLabel</b></a>(const llvm::SUnit * SU) const</li><li class="is-family-code">protected llvm::LaneBitmask  <a href="#D6DF364BA2F23EEB"><b>getLaneMaskForMO</b></a>(const llvm::MachineOperand &amp; MO) const</li><li class="is-family-code">public llvm::SUnit *  <a href="#15DA037612247472"><b>getSUnit</b></a>(llvm::MachineInstr * MI) const</li><li class="is-family-code">public const llvm::MCSchedClassDesc *  <a href="#4E62DFE94FC81FF6"><b>getSchedClass</b></a>(llvm::SUnit * SU) const</li><li class="is-family-code">public const llvm::TargetSchedModel *  <a href="#C9725CF1C3096BDD"><b>getSchedModel</b></a>() const</li><li class="is-family-code">protected void  <a href="#9F5820D8958FFE71"><b>initSUnits</b></a>()</li><li class="is-family-code">protected void  <a href="#3A5395CD5822E9A9"><b>insertBarrierChain</b></a>(llvm::ScheduleDAGInstrs::Value2SUsMap &amp; map)</li><li class="is-family-code">public llvm::SUnit *  <a href="#73D3AE26C336A13C"><b>newSUnit</b></a>(llvm::MachineInstr * MI)</li><li class="is-family-code">protected void  <a href="#3141A970A8E856FF"><b>reduceHugeMemNodeMaps</b></a>(llvm::ScheduleDAGInstrs::Value2SUsMap &amp; stores, llvm::ScheduleDAGInstrs::Value2SUsMap &amp; loads, unsigned int N)</li><li class="is-family-code">public virtual void  <a href="#1657E44D043E80D1"><b>schedule</b></a>()</li><li class="is-family-code">public virtual void  <a href="#94A36E8EB900AD74"><b>startBlock</b></a>(llvm::MachineBasicBlock * BB)</li><li class="is-family-code">protected void  <a href="#66F21190883C681C"><b>startBlockForKills</b></a>(llvm::MachineBasicBlock * BB)</li><li class="is-family-code">protected void  <a href="#5601BEC09B62CAD2"><b>toggleKillFlag</b></a>(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; MO)</li><li class="is-family-code">public  <a href="#149208B170519DFF"><b>~ScheduleDAGInstrs</b></a>()</li></ul><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><ul><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2689C703AC86BDF">public <b>VerifyScheduledDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1EA151D70FDDD1BA">public <b>addCustomGraphFeatures</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#075C63D98D6F9EFE">public <b>clearDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#55DB913F4735424F">public <b>dump</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#760FBD9912BB26D0">public <b>dumpNode</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#9A540F2448584C46">protected <b>dumpNodeAll</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#8155C160BCFCF4D6">public <b>dumpNodeName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#F51185BF78D2B59A">public <b>getDAGName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1C4F82F03802B925">public <b>getGraphNodeLabel</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2ED2B12059B399A">public <b>getInstrDesc</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#78B8406FA7D3C1B3">public <b>viewGraph</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#2872BA9EBAABFB69">public <b>viewGraph</b></a></li></ul><h2>Methods</h2><h3 id="D381A4C083A066E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D381A4C083A066E3">¶</a><code class="hdoc-function-code language-cpp">ScheduleDAGInstrs(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; mf,
    const <a href="rCA5D0A5FB498827F.html">llvm::MachineLoopInfo</a>* mli,
    bool RemoveKillFlags = false)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L255">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:255</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> mf</b></dt><dt class="is-family-code">const <a href="rCA5D0A5FB498827F.html">llvm::MachineLoopInfo</a>*<b> mli</b></dt><dt class="is-family-code">bool<b> RemoveKillFlags</b> = false</dt></dl><h3 id="00C852789D1824A1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#00C852789D1824A1">¶</a><code class="hdoc-function-code language-cpp">void addBarrierChain(
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp; map)</code></pre></h3><h4>Description</h4><p>Adds barrier chain edges from all SUs in map, and then clear the map. This is equivalent to insertBarrierChain(), but optimized for the common case where the new BarrierChain (a global memory object) has a higher NodeNum than all SUs in map. It is assumed BarrierChain has been set before calling this.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L227">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:227</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> map</b></dt></dl><h3 id="056E83BC9AF4ECE0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#056E83BC9AF4ECE0">¶</a><code class="hdoc-function-code language-cpp">void addChainDependencies(
    <a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
    llvm::ScheduleDAGInstrs::SUList&amp; SUs,
    unsigned int Latency)</code></pre></h3><h4>Description</h4><p>Adds dependencies as needed from all SUs in list to SU.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L210">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:210</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">llvm::ScheduleDAGInstrs::SUList&amp;<b> SUs</b></dt><dt class="is-family-code">unsigned int<b> Latency</b></dt></dl><h3 id="473A1789B516CF24"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#473A1789B516CF24">¶</a><code class="hdoc-function-code language-cpp">void addChainDependencies(
    <a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;
        Val2SUsMap)</code></pre></h3><h4>Description</h4><p>Adds dependencies as needed from all SUs in map, to SU.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L216">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:216</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> Val2SUsMap</b></dt></dl><h3 id="799D5BEE9E23EA08"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#799D5BEE9E23EA08">¶</a><code class="hdoc-function-code language-cpp">void addChainDependencies(
    <a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;
        Val2SUsMap,
    <a href="rAE56DA4A37A44819.html">llvm::ValueType</a> V)</code></pre></h3><h4>Description</h4><p>Adds dependencies as needed to SU, from all SUs mapped to V.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L219">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:219</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> Val2SUsMap</b></dt><dt class="is-family-code"><a href="rAE56DA4A37A44819.html">llvm::ValueType</a><b> V</b></dt></dl><h3 id="0EE3DFBFB5A92F3B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0EE3DFBFB5A92F3B">¶</a><code class="hdoc-function-code language-cpp">void addChainDependency(<a href="r797825A51C914642.html">llvm::SUnit</a>* SUa,
                        <a href="r797825A51C914642.html">llvm::SUnit</a>* SUb,
                        unsigned int Latency = 0)</code></pre></h3><h4>Description</h4><p>Adds a chain edge between SUa and SUb, but only if both AAResults and Target fail to deny the dependency.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L206">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:206</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SUa</b></dt><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SUb</b></dt><dt class="is-family-code">unsigned int<b> Latency</b> = 0</dt></dl><h3 id="EFEE78312FD69AFC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EFEE78312FD69AFC">¶</a><code class="hdoc-function-code language-cpp">bool addEdge(<a href="r797825A51C914642.html">llvm::SUnit</a>* SuccSU,
             const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp; PredDep)</code></pre></h3><h4>Description</h4><p>Add a DAG edge to the given SU with the given predecessor dependence data.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L356">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:356</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SuccSU</b></dt><dt class="is-family-code">const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp;<b> PredDep</b></dt></dl><h4>Returns</h4><p>true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure).</p><h3 id="76867054B15274CD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#76867054B15274CD">¶</a><code class="hdoc-function-code language-cpp">void addPhysRegDataDeps(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                        unsigned int OperIdx)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L360">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:360</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">unsigned int<b> OperIdx</b></dt></dl><h3 id="8443C894B5EB177E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8443C894B5EB177E">¶</a><code class="hdoc-function-code language-cpp">void addPhysRegDeps(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                    unsigned int OperIdx)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L361">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:361</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">unsigned int<b> OperIdx</b></dt></dl><h3 id="9FA80FA9A5011204"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9FA80FA9A5011204">¶</a><code class="hdoc-function-code language-cpp">void addSchedBarrierDeps()</code></pre></h3><h4>Description</h4><p>Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L323">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:323</a></p><h3 id="D1D12DF01AAB3D3B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D1D12DF01AAB3D3B">¶</a><code class="hdoc-function-code language-cpp">void addVRegDefDeps(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                    unsigned int OperIdx)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L362">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:362</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">unsigned int<b> OperIdx</b></dt></dl><h3 id="BC261BC7E3C1487B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BC261BC7E3C1487B">¶</a><code class="hdoc-function-code language-cpp">void addVRegUseDeps(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                    unsigned int OperIdx)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L363">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">unsigned int<b> OperIdx</b></dt></dl><h3 id="154C70CFBD015EDD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#154C70CFBD015EDD">¶</a><code class="hdoc-function-code language-cpp"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> begin() const</code></pre></h3><h4>Description</h4><p>Returns an iterator to the top of the current scheduling region.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L272">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:272</a></p><h3 id="7BD3F5528A6F8804"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7BD3F5528A6F8804">¶</a><code class="hdoc-function-code language-cpp">void buildSchedGraph(
    <a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>* AA,
    <a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a>* RPTracker = nullptr,
    <a href="r360D5EBA08859ED8.html">llvm::PressureDiffs</a>* PDiffs = nullptr,
    <a href="r43A712DB60885334.html">llvm::LiveIntervals</a>* LIS = nullptr,
    bool TrackLaneMasks = false)</code></pre></h3><h4>Description</h4><p>Builds SUnits for the current region. If \p RPTracker is non-null, compute register pressure as a side effect. The DAG builder is an efficient place to do it because it already visits operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L310">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:310</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rCA1ED98E6FDF5F7E.html">llvm::AAResults</a>*<b> AA</b></dt><dt class="is-family-code"><a href="r03BC44E353FF5F8D.html">llvm::RegPressureTracker</a>*<b> RPTracker</b> = nullptr</dt><dt class="is-family-code"><a href="r360D5EBA08859ED8.html">llvm::PressureDiffs</a>*<b> PDiffs</b> = nullptr</dt><dt class="is-family-code"><a href="r43A712DB60885334.html">llvm::LiveIntervals</a>*<b> LIS</b> = nullptr</dt><dt class="is-family-code">bool<b> TrackLaneMasks</b> = false</dt></dl><h3 id="3D6D609AB9207BE5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3D6D609AB9207BE5">¶</a><code class="hdoc-function-code language-cpp">bool canAddEdge(<a href="r797825A51C914642.html">llvm::SUnit</a>* SuccSU,
                <a href="r797825A51C914642.html">llvm::SUnit</a>* PredSU)</code></pre></h3><h4>Description</h4><p>True if an edge can be added from PredSU to SuccSU without creating a cycle.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L349">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:349</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SuccSU</b></dt><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> PredSU</b></dt></dl><h3 id="5B028AE8972D6AF3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5B028AE8972D6AF3">¶</a><code class="hdoc-function-code language-cpp">bool deadDefHasNoUse(
    const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; MO)</code></pre></h3><h4>Description</h4><p>Returns true if the def register in \p MO has no uses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L380">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:380</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> MO</b></dt></dl><h3 id="D0EE9BEC96F58217"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D0EE9BEC96F58217">¶</a><code class="hdoc-function-code language-cpp">virtual bool doMBBSchedRegionsTopDown() const</code></pre></h3><h4>Description</h4><p>If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L286">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:286</a></p><h3 id="C830E38C00ACE9D5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C830E38C00ACE9D5">¶</a><code class="hdoc-function-code language-cpp">void dump() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L336">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:336</a></p><h3 id="13B866477B7F9A7B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#13B866477B7F9A7B">¶</a><code class="hdoc-function-code language-cpp">void dumpNode(const <a href="r797825A51C914642.html">llvm::SUnit</a>&amp; SU) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L335">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:335</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r797825A51C914642.html">llvm::SUnit</a>&amp;<b> SU</b></dt></dl><h3 id="6A6F2BC83B107758"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6A6F2BC83B107758">¶</a><code class="hdoc-function-code language-cpp"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> end() const</code></pre></h3><h4>Description</h4><p>Returns an iterator to the bottom of the current scheduling region.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L275">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:275</a></p><h3 id="568F383146A7ADB3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#568F383146A7ADB3">¶</a><code class="hdoc-function-code language-cpp">virtual void enterRegion(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* bb,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> begin,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> end,
    unsigned int regioninstrs)</code></pre></h3><h4>Description</h4><p>Initialize the DAG and common scheduler state for a new scheduling region. This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L298">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:298</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> bb</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> begin</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> end</b></dt><dt class="is-family-code">unsigned int<b> regioninstrs</b></dt></dl><h3 id="4D9764FD30F50B94"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D9764FD30F50B94">¶</a><code class="hdoc-function-code language-cpp">virtual void exitRegion()</code></pre></h3><h4>Description</h4><p>Called when the scheduler has finished scheduling the current region.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L304">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:304</a></p><h3 id="043AA07DA741DA76"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#043AA07DA741DA76">¶</a><code class="hdoc-function-code language-cpp">virtual void finalizeSchedule()</code></pre></h3><h4>Description</h4><p>Allow targets to perform final scheduling actions at the level of the whole MachineFunction. By default does nothing.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L333">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:333</a></p><h3 id="1997CDE261BF37BF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1997CDE261BF37BF">¶</a><code class="hdoc-function-code language-cpp">virtual void finishBlock()</code></pre></h3><h4>Description</h4><p>Cleans up after scheduling in the given block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L292">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:292</a></p><h3 id="D7F0D542B856E30E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D7F0D542B856E30E">¶</a><code class="hdoc-function-code language-cpp">void fixupKills(<a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp; MBB)</code></pre></h3><h4>Description</h4><p>Fixes register kill flags that scheduling has made invalid.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L345">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:345</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>&amp;<b> MBB</b></dt></dl><h3 id="99F2E929AC831EF2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#99F2E929AC831EF2">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a> getDAGName() const</code></pre></h3><h4>Description</h4><p>Returns a label for the region of code covered by the DAG.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L342">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:342</a></p><h3 id="DF8EEEEB7B2E7D0C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DF8EEEEB7B2E7D0C">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a> getGraphNodeLabel(
    const <a href="r797825A51C914642.html">llvm::SUnit</a>* SU) const</code></pre></h3><h4>Description</h4><p>Returns a label for a DAG node that points to an instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L339">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:339</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="D6DF364BA2F23EEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D6DF364BA2F23EEB">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> getLaneMaskForMO(
    const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; MO) const</code></pre></h3><h4>Description</h4><p>Returns a mask for which lanes get read/written by the given (register) machine operand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L377">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:377</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> MO</b></dt></dl><h3 id="15DA037612247472"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#15DA037612247472">¶</a><code class="hdoc-function-code language-cpp"><a href="r797825A51C914642.html">llvm::SUnit</a>* getSUnit(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI) const</code></pre></h3><h4>Description</h4><p>Returns an existing SUnit for this MI, or nullptr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L281">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:281</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt></dl><h3 id="4E62DFE94FC81FF6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4E62DFE94FC81FF6">¶</a><code class="hdoc-function-code language-cpp">const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>* getSchedClass(
    <a href="r797825A51C914642.html">llvm::SUnit</a>* SU) const</code></pre></h3><h4>Description</h4><p>Resolves and cache a resolved scheduling class for an SUnit.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L265">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:265</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="C9725CF1C3096BDD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C9725CF1C3096BDD">¶</a><code class="hdoc-function-code language-cpp">const <a href="r8994228CE2DFC5C6.html">llvm::TargetSchedModel</a>* getSchedModel()
    const</code></pre></h3><h4>Description</h4><p>Gets the machine model for instruction scheduling.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L262">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:262</a></p><h3 id="9F5820D8958FFE71"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9F5820D8958FFE71">¶</a><code class="hdoc-function-code language-cpp">void initSUnits()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L359">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:359</a></p><h3 id="3A5395CD5822E9A9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3A5395CD5822E9A9">¶</a><code class="hdoc-function-code language-cpp">void insertBarrierChain(
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp; map)</code></pre></h3><h4>Description</h4><p>Inserts a barrier chain in a huge region, far below current SU. Adds barrier chain edges from all SUs in map with higher NodeNums than this new BarrierChain, and remove them from map. It is assumed BarrierChain has been set before calling this.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L233">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:233</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> map</b></dt></dl><h3 id="73D3AE26C336A13C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73D3AE26C336A13C">¶</a><code class="hdoc-function-code language-cpp"><a href="r797825A51C914642.html">llvm::SUnit</a>* newSUnit(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI)</code></pre></h3><h4>Description</h4><p>Creates a new SUnit and return a ptr to it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L278">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:278</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt></dl><h3 id="3141A970A8E856FF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3141A970A8E856FF">¶</a><code class="hdoc-function-code language-cpp">void reduceHugeMemNodeMaps(
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp; stores,
    <a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp; loads,
    unsigned int N)</code></pre></h3><h4>Description</h4><p>Reduces maps in FIFO order, by N SUs. This is better than turning every Nth memory SU into BarrierChain in buildSchedGraph(), since it avoids unnecessary edges between seen SUs above the new BarrierChain, and those below it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L201">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:201</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> stores</b></dt><dt class="is-family-code"><a href="rB4E8EDBE00871CE2.html">llvm::ScheduleDAGInstrs::Value2SUsMap</a>&amp;<b> loads</b></dt><dt class="is-family-code">unsigned int<b> N</b></dt></dl><h3 id="1657E44D043E80D1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1657E44D043E80D1">¶</a><code class="hdoc-function-code language-cpp">virtual void schedule()</code></pre></h3><h4>Description</h4><p>Orders nodes according to selected style. Typically, a scheduling algorithm will implement schedule() without overriding enterRegion() or exitRegion().</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L329">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:329</a></p><h3 id="94A36E8EB900AD74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#94A36E8EB900AD74">¶</a><code class="hdoc-function-code language-cpp">virtual void startBlock(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* BB)</code></pre></h3><h4>Description</h4><p>Prepares to perform scheduling in the given block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L289">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:289</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> BB</b></dt></dl><h3 id="66F21190883C681C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#66F21190883C681C">¶</a><code class="hdoc-function-code language-cpp">void startBlockForKills(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* BB)</code></pre></h3><h4>Description</h4><p>Initializes register live-range state for updating kills. PostRA helper for rewriting kill flags.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L367">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:367</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> BB</b></dt></dl><h3 id="5601BEC09B62CAD2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5601BEC09B62CAD2">¶</a><code class="hdoc-function-code language-cpp">void toggleKillFlag(<a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
                    <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp; MO)</code></pre></h3><h4>Description</h4><p>Toggles a register operand kill flag. Other adjustments may be made to the instruction if necessary. Return true if the operand has been deleted, false if not.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L373">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:373</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>&amp;<b> MO</b></dt></dl><h3 id="149208B170519DFF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#149208B170519DFF">¶</a><code class="hdoc-function-code language-cpp">~ScheduleDAGInstrs()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h#L259">llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h:259</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>