INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lab/Desktop/Gengchen_stuff/super_gaus_noise/super_gaus_noise.srcs/sources_1/new/gng_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_top
INFO: [VRFC 10-311] analyzing module delay_one_clk
INFO: [VRFC 10-311] analyzing module lzd
INFO: [VRFC 10-311] analyzing module seg_mem
INFO: [VRFC 10-311] analyzing module coef_mem
INFO: [VRFC 10-311] analyzing module delay_one_bit
INFO: [VRFC 10-311] analyzing module offset_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lab/Desktop/Gengchen_stuff/super_gaus_noise/super_gaus_noise.srcs/sim_1/new/gng_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lab/Desktop/Gengchen_stuff/super_gaus_noise/super_gaus_noise.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lab/Desktop/Gengchen_stuff/super_gaus_noise/super_gaus_noise.srcs/sources_1/ip/super_mult/sim/super_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity super_mult
