Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /var/local/xilinx-local/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 7fe53f79ee1a487ea60aea4dce032fb8 --debug typical --relax --mt 8 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot char_rec_tb_behav xil_defaultlib.char_rec_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max_score
Compiling module xil_defaultlib.char_rec
Compiling module xil_defaultlib.char_rec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot char_rec_tb_behav
