T_1\r\nF_1 ( T_2 * V_1 , T_3 * * V_2 , T_4 * V_3 , unsigned * V_4 , unsigned * V_5 )\r\n{\r\nunsigned int V_6 ;\r\nconst T_5 * V_7 ;\r\nT_6 * V_8 ;\r\nT_3 * V_9 = NULL ;\r\nT_1 V_10 ;\r\nT_1 V_11 = 0 ;\r\nif ( ( V_1 -> V_12 == NULL ) || ( V_1 -> V_13 -> V_14 == 0 ) ) {\r\nreturn 0 ;\r\n}\r\nV_6 = V_1 -> V_13 -> V_15 ;\r\nV_8 = ( T_6 * ) F_2 ( V_3 , F_3 ( V_6 ) ) ;\r\nif ( ! V_8 ) {\r\nV_8 = F_4 ( T_6 , 1 ) ;\r\nV_8 -> V_16 = NULL ;\r\nV_8 -> V_17 = NULL ;\r\nif ( V_1 -> V_13 -> V_18 && F_5 ( V_1 -> V_13 -> V_18 ) ) {\r\nV_7 = V_1 -> V_13 -> V_18 ;\r\n} else {\r\nV_7 = F_6 ( V_6 , & V_19 ) ;\r\n}\r\nif ( V_7 ) {\r\nV_8 -> V_16 = F_5 ( V_7 ) ;\r\nif ( V_8 -> V_16 )\r\nV_8 -> V_17 = F_7 ( V_8 -> V_16 ) ;\r\n}\r\nF_8 ( V_3 , F_3 ( V_6 ) , V_8 ) ;\r\n}\r\nif ( V_8 -> V_16 ) {\r\nV_10 = F_9 ( V_8 -> V_16 , V_8 -> V_17 , V_1 -> V_12 , V_1 -> V_13 -> V_14 , NULL , NULL ) ;\r\nV_9 = ( T_3 * ) F_10 ( V_10 ) ;\r\nV_11 = F_9 ( V_8 -> V_16 , V_8 -> V_17 , V_1 -> V_12 , V_1 -> V_13 -> V_14 , V_9 , & V_10 ) ;\r\n* V_2 = V_9 ;\r\nif ( V_4 ) {\r\n* V_4 = F_11 ( V_8 -> V_16 , V_8 -> V_17 ) ;\r\n}\r\nif ( V_5 ) {\r\n* V_5 = F_12 ( V_8 -> V_16 , V_8 -> V_17 ) ;\r\n}\r\nreturn V_11 ;\r\n}\r\n* V_2 = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_13 ( T_7 V_20 )\r\n{\r\nT_6 * V_21 = ( T_6 * ) V_20 ;\r\nif ( V_21 -> V_16 )\r\nF_14 ( V_21 -> V_16 , V_21 -> V_17 ) ;\r\nF_15 ( V_20 ) ;\r\n}\r\nT_4 * F_16 ( void )\r\n{\r\nreturn F_17 ( V_22 , V_23 , NULL , F_13 ) ;\r\n}
