{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636474826852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636474826859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:20:26 2021 " "Processing started: Tue Nov 09 16:20:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636474826859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636474826859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lRot_8bit_2_3 -c lRot_8bit_2_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lRot_8bit_2_3 -c lRot_8bit_2_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636474826859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636474827612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636474827612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lrot_8bit_2_3.vhd 12 6 " "Found 12 design units, including 6 entities, in source file lrot_8bit_2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateInv-logicFunction " "Found design unit 1: gateInv-logicFunction" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateAnd2-logicFunction " "Found design unit 2: gateAnd2-logicFunction" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr2-logicFunction " "Found design unit 3: gateOr2-logicFunction" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mult2to1-structure " "Found design unit 4: mult2to1-structure" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 blk8of2to1mult-structure " "Found design unit 5: blk8of2to1mult-structure" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 lRot_8bit_2_3-structure " "Found design unit 6: lRot_8bit_2_3-structure" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateInv " "Found entity 1: gateInv" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateAnd2 " "Found entity 2: gateAnd2" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr2 " "Found entity 3: gateOr2" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult2to1 " "Found entity 4: mult2to1" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "5 blk8of2to1mult " "Found entity 5: blk8of2to1mult" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""} { "Info" "ISGN_ENTITY_NAME" "6 lRot_8bit_2_3 " "Found entity 6: lRot_8bit_2_3" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636474838002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636474838002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lRot_8bit_2_3 " "Elaborating entity \"lRot_8bit_2_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636474838052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blk8of2to1mult blk8of2to1mult:blk0 " "Elaborating entity \"blk8of2to1mult\" for hierarchy \"blk8of2to1mult:blk0\"" {  } { { "lRot_8bit_2_3.vhd" "blk0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474838063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2to1 blk8of2to1mult:blk0\|mult2to1:mult0 " "Elaborating entity \"mult2to1\" for hierarchy \"blk8of2to1mult:blk0\|mult2to1:mult0\"" {  } { { "lRot_8bit_2_3.vhd" "mult0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474838070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateInv blk8of2to1mult:blk0\|mult2to1:mult0\|gateInv:inv0 " "Elaborating entity \"gateInv\" for hierarchy \"blk8of2to1mult:blk0\|mult2to1:mult0\|gateInv:inv0\"" {  } { { "lRot_8bit_2_3.vhd" "inv0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474838076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 blk8of2to1mult:blk0\|mult2to1:mult0\|gateAnd2:and0 " "Elaborating entity \"gateAnd2\" for hierarchy \"blk8of2to1mult:blk0\|mult2to1:mult0\|gateAnd2:and0\"" {  } { { "lRot_8bit_2_3.vhd" "and0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474838083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 blk8of2to1mult:blk0\|mult2to1:mult0\|gateOr2:or0 " "Elaborating entity \"gateOr2\" for hierarchy \"blk8of2to1mult:blk0\|mult2to1:mult0\|gateOr2:or0\"" {  } { { "lRot_8bit_2_3.vhd" "or0" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474838089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636474838656 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636474839012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636474839012 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "lRot_8bit_2_3.vhd" "" { Text "C:/Academico/UA/4 ano/1 semestre/AAD/Pratica/VHDL/Guiao5/ex2_3/lRot_8bit_2_3.vhd" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1636474839038 "|lRot_8bit_2_3|sel[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1636474839038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636474839039 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636474839039 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636474839039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636474839039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636474839051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:20:39 2021 " "Processing ended: Tue Nov 09 16:20:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636474839051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636474839051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636474839051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636474839051 ""}
