# and_gate_verilog-
and_gate implemented in Verilog HDL using Xilinx Vivado 
