[Inputs]
reset
sysclk
clk
rd
wr
RX
=addr[31:0]=
=wdata[31:0]=
=switch[7:0]=
[Outputs]
TX
=rdata[31:0]=
=led[7:0]=
=digi[11:0]=
=irqout[1:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Peripheral

