Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: submarin.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "submarin.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "submarin"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : submarin
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/My_Designs/submarin20/dmux1_16.vhd" in Library work.
Architecture dmux of Entity dmux is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/packagetypes.vhd" in Library work.
Compiling vhdl file "C:/My_Designs/submarin20/mux16_1.vhd" in Library work.
Architecture mux of Entity mux is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/counter.vhd" in Library work.
Architecture counter of Entity counter is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/mux_input.vhd" in Library work.
Architecture mux_input_architecture of Entity mux_input is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/add.vhd" in Library work.
Architecture add_architecture of Entity add is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/addcy.vhd" in Library work.
Architecture addcy_architecture of Entity addcy is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/and.vhd" in Library work.
Architecture andd_architecture of Entity andd is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/or.vhd" in Library work.
Architecture orr_architecture of Entity orr is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sub.vhd" in Library work.
Architecture sub_architecture of Entity sub is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/subcy.vhd" in Library work.
Architecture subcy_architecture of Entity subcy is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/xor.vhd" in Library work.
Architecture xorr_architecture of Entity xorr is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sr0.vhd" in Library work.
Architecture sr0_architecture of Entity sr0 is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sr1.vhd" in Library work.
Architecture sr1_architecture of Entity sr1 is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/srx.vhd" in Library work.
Architecture srx_architecture of Entity srx is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sra.vhd" in Library work.
Architecture sraa_architecture of Entity sraa is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/rr.vhd" in Library work.
Architecture rr_architecture of Entity rr is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sl0.vhd" in Library work.
Architecture sl0_architecture of Entity sl0 is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sl1.vhd" in Library work.
Architecture sl1_architecture of Entity sl1 is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/slx.vhd" in Library work.
Architecture slx_architecture of Entity slx is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/sla.vhd" in Library work.
Architecture slaa_architecture of Entity slaa is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/rl.vhd" in Library work.
Architecture rl_architecture of Entity rl is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/load.vhd" in Library work.
Architecture load_architecture of Entity load is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/mux_flags.vhd" in Library work.
Architecture mux_flags_architecture of Entity mux_flags is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/mux_iesire.vhd" in Library work.
Architecture mux_output_architecture of Entity mux_output is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/ram.vhd" in Library work.
Package <type_r> compiled.
Entity <ram> compiled.
Entity <ram> (Architecture <ram>) compiled.
Compiling vhdl file "C:/My_Designs/submarin20/p_counter.vhd" in Library work.
Architecture p_counter of Entity p_counter is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/decoder.vhd" in Library work.
Architecture decoder of Entity decoder is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/alu_black_box.vhd" in Library work.
Architecture alu_black_box_architecture of Entity alu_black_box is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/registers_black_box.vhd" in Library work.
Architecture registers_black_box_architecture of Entity registers_black_box is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/stack16.vhd" in Library work.
Architecture stack of Entity stack is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/flow_control.vhd" in Library work.
Architecture f_ctrl of Entity f_ctrl is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/clk_divider.vhd" in Library work.
Architecture clk_divider_architecture of Entity clk_divider is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/test.vhd" in Library work.
Architecture test01 of Entity test01 is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/afisor.vhd" in Library work.
Architecture afisor of Entity afisor is up to date.
Compiling vhdl file "C:/My_Designs/submarin20/test_placa.vhd" in Library work.
Architecture mux_sub of Entity mux_sub is up to date.
Architecture submarin of Entity submarin is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <submarin> in library <work> (architecture <submarin>).

Analyzing hierarchy for entity <test01> in library <work> (architecture <test01>).

Analyzing hierarchy for entity <mux_sub> in library <work> (architecture <mux_sub>).

Analyzing hierarchy for entity <afisor> in library <work> (architecture <afisor>).

Analyzing hierarchy for entity <ram> in library <work> (architecture <ram>).

Analyzing hierarchy for entity <p_counter> in library <work> (architecture <p_counter>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <decoder>).

Analyzing hierarchy for entity <ALU_BLACK_BOX> in library <work> (architecture <alu_black_box_architecture>) with generics.
	INPUT_MUX_SEL_NUMBER = 2
	NR_BITS = 8
	OUTPUT_MUX_SEL_NUMBER = 18

Analyzing hierarchy for entity <REGISTERS_BLACK_BOX> in library <work> (architecture <registers_black_box_architecture>) with generics.
	NR_BITS = 8
	NR_OF_REGISTERS = 16

Analyzing hierarchy for entity <stack> in library <work> (architecture <stack>).

Analyzing hierarchy for entity <f_ctrl> in library <work> (architecture <f_ctrl>).

Analyzing hierarchy for entity <CLK_DIVIDER> in library <work> (architecture <clk_divider_architecture>).

Analyzing hierarchy for entity <MUX_INPUT> in library <work> (architecture <mux_input_architecture>) with generics.
	NR_BITS = 8
	NR_INPUTS = 2

Analyzing hierarchy for entity <ADD> in library <work> (architecture <add_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <ADDCY> in library <work> (architecture <addcy_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <ANDD> in library <work> (architecture <andd_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <ORR> in library <work> (architecture <orr_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SUB> in library <work> (architecture <sub_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SUBCY> in library <work> (architecture <subcy_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <XORR> in library <work> (architecture <xorr_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SR0> in library <work> (architecture <sr0_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SR1> in library <work> (architecture <sr1_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SRX> in library <work> (architecture <srx_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SRAA> in library <work> (architecture <sraa_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <RR> in library <work> (architecture <rr_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SL0> in library <work> (architecture <sl0_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SL1> in library <work> (architecture <sl1_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SLX> in library <work> (architecture <slx_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <SLAA> in library <work> (architecture <slaa_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <RL> in library <work> (architecture <rl_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <LOAD> in library <work> (architecture <load_architecture>) with generics.
	NR_BITS = 8

Analyzing hierarchy for entity <MUX_FLAGS> in library <work> (architecture <mux_flags_architecture>) with generics.
	NR_BITS = 1
	NR_INPUTS = 18

Analyzing hierarchy for entity <MUX_OUTPUT> in library <work> (architecture <mux_output_architecture>) with generics.
	NR_BITS = 8
	NR_INPUTS = 18

Analyzing hierarchy for entity <dmux> in library <work> (architecture <dmux>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <mux>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <counter>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <submarin> in library <work> (Architecture <submarin>).
Entity <submarin> analyzed. Unit <submarin> generated.

Analyzing Entity <test01> in library <work> (Architecture <test01>).
Entity <test01> analyzed. Unit <test01> generated.

Analyzing Entity <ram> in library <work> (Architecture <ram>).
Entity <ram> analyzed. Unit <ram> generated.

Analyzing Entity <p_counter> in library <work> (Architecture <p_counter>).
WARNING:Xst:819 - "C:/My_Designs/submarin20/p_counter.vhd" line 14: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Entity <p_counter> analyzed. Unit <p_counter> generated.

Analyzing Entity <decoder> in library <work> (Architecture <decoder>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing generic Entity <ALU_BLACK_BOX> in library <work> (Architecture <alu_black_box_architecture>).
	INPUT_MUX_SEL_NUMBER = 2
	NR_BITS = 8
	OUTPUT_MUX_SEL_NUMBER = 18
Entity <ALU_BLACK_BOX> analyzed. Unit <ALU_BLACK_BOX> generated.

Analyzing generic Entity <MUX_INPUT> in library <work> (Architecture <mux_input_architecture>).
	NR_BITS = 8
	NR_INPUTS = 2
Entity <MUX_INPUT> analyzed. Unit <MUX_INPUT> generated.

Analyzing generic Entity <ADD> in library <work> (Architecture <add_architecture>).
	NR_BITS = 8
WARNING:Xst:819 - "C:/My_Designs/submarin20/add.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INTERMEDIAR_RESULT>
Entity <ADD> analyzed. Unit <ADD> generated.

Analyzing generic Entity <ADDCY> in library <work> (Architecture <addcy_architecture>).
	NR_BITS = 8
Entity <ADDCY> analyzed. Unit <ADDCY> generated.

Analyzing generic Entity <ANDD> in library <work> (Architecture <andd_architecture>).
	NR_BITS = 8
Entity <ANDD> analyzed. Unit <ANDD> generated.

Analyzing generic Entity <ORR> in library <work> (Architecture <orr_architecture>).
	NR_BITS = 8
Entity <ORR> analyzed. Unit <ORR> generated.

Analyzing generic Entity <SUB> in library <work> (Architecture <sub_architecture>).
	NR_BITS = 8
WARNING:Xst:819 - "C:/My_Designs/submarin20/sub.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <INTERMEDIAR_RESULT>
Entity <SUB> analyzed. Unit <SUB> generated.

Analyzing generic Entity <SUBCY> in library <work> (Architecture <subcy_architecture>).
	NR_BITS = 8
Entity <SUBCY> analyzed. Unit <SUBCY> generated.

Analyzing generic Entity <XORR> in library <work> (Architecture <xorr_architecture>).
	NR_BITS = 8
Entity <XORR> analyzed. Unit <XORR> generated.

Analyzing generic Entity <SR0> in library <work> (Architecture <sr0_architecture>).
	NR_BITS = 8
Entity <SR0> analyzed. Unit <SR0> generated.

Analyzing generic Entity <SR1> in library <work> (Architecture <sr1_architecture>).
	NR_BITS = 8
Entity <SR1> analyzed. Unit <SR1> generated.

Analyzing generic Entity <SRX> in library <work> (Architecture <srx_architecture>).
	NR_BITS = 8
Entity <SRX> analyzed. Unit <SRX> generated.

Analyzing generic Entity <SRAA> in library <work> (Architecture <sraa_architecture>).
	NR_BITS = 8
WARNING:Xst:819 - "C:/My_Designs/submarin20/sra.vhd" line 20: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CARRY_IN>
Entity <SRAA> analyzed. Unit <SRAA> generated.

Analyzing generic Entity <RR> in library <work> (Architecture <rr_architecture>).
	NR_BITS = 8
Entity <RR> analyzed. Unit <RR> generated.

Analyzing generic Entity <SL0> in library <work> (Architecture <sl0_architecture>).
	NR_BITS = 8
Entity <SL0> analyzed. Unit <SL0> generated.

Analyzing generic Entity <SL1> in library <work> (Architecture <sl1_architecture>).
	NR_BITS = 8
Entity <SL1> analyzed. Unit <SL1> generated.

Analyzing generic Entity <SLX> in library <work> (Architecture <slx_architecture>).
	NR_BITS = 8
Entity <SLX> analyzed. Unit <SLX> generated.

Analyzing generic Entity <SLAA> in library <work> (Architecture <slaa_architecture>).
	NR_BITS = 8
WARNING:Xst:819 - "C:/My_Designs/submarin20/sla.vhd" line 20: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CARRY_IN>
Entity <SLAA> analyzed. Unit <SLAA> generated.

Analyzing generic Entity <RL> in library <work> (Architecture <rl_architecture>).
	NR_BITS = 8
Entity <RL> analyzed. Unit <RL> generated.

Analyzing generic Entity <LOAD> in library <work> (Architecture <load_architecture>).
	NR_BITS = 8
Entity <LOAD> analyzed. Unit <LOAD> generated.

Analyzing generic Entity <MUX_FLAGS> in library <work> (Architecture <mux_flags_architecture>).
	NR_BITS = 1
	NR_INPUTS = 18
Entity <MUX_FLAGS> analyzed. Unit <MUX_FLAGS> generated.

Analyzing generic Entity <MUX_OUTPUT> in library <work> (Architecture <mux_output_architecture>).
	NR_BITS = 8
	NR_INPUTS = 18
Entity <MUX_OUTPUT> analyzed. Unit <MUX_OUTPUT> generated.

Analyzing generic Entity <REGISTERS_BLACK_BOX> in library <work> (Architecture <registers_black_box_architecture>).
	NR_BITS = 8
	NR_OF_REGISTERS = 16
INFO:Xst:1432 - Contents of array <REGISTERS_MATRIX> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <REGISTERS_MATRIX> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <REGISTERS_MATRIX> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <REGISTERS_MATRIX> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <REGISTERS_MATRIX> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <REGISTERS_MATRIX> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/My_Designs/submarin20/registers_black_box.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <REGISTERS_MATRIX>
Entity <REGISTERS_BLACK_BOX> analyzed. Unit <REGISTERS_BLACK_BOX> generated.

Analyzing Entity <stack> in library <work> (Architecture <stack>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <dmux> in library <work> (Architecture <dmux>).
Entity <dmux> analyzed. Unit <dmux> generated.

Analyzing Entity <mux> in library <work> (Architecture <mux>).
WARNING:Xst:819 - "C:/My_Designs/submarin20/mux16_1.vhd" line 11: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DWN>
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <counter> in library <work> (Architecture <counter>).
WARNING:Xst:819 - "C:/My_Designs/submarin20/counter.vhd" line 13: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <FULL>, <EMPTY>
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <f_ctrl> in library <work> (Architecture <f_ctrl>).
INFO:Xst:2679 - Register <UP> in unit <f_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DOWN> in unit <f_ctrl> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <f_ctrl> analyzed. Unit <f_ctrl> generated.

Analyzing Entity <CLK_DIVIDER> in library <work> (Architecture <clk_divider_architecture>).
Entity <CLK_DIVIDER> analyzed. Unit <CLK_DIVIDER> generated.

Analyzing Entity <mux_sub> in library <work> (Architecture <mux_sub>).
Entity <mux_sub> analyzed. Unit <mux_sub> generated.

Analyzing Entity <afisor> in library <work> (Architecture <afisor>).
WARNING:Xst:819 - "C:/My_Designs/submarin20/afisor.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <OUTPUT>
Entity <afisor> analyzed. Unit <afisor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_sub>.
    Related source file is "C:/My_Designs/submarin20/test_placa.vhd".
    Found 8-bit 16-to-1 multiplexer for signal <B>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux_sub> synthesized.


Synthesizing Unit <afisor>.
    Related source file is "C:/My_Designs/submarin20/afisor.vhd".
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <anod>.
    Found 32-bit up counter for signal <c>.
    Found 7-bit register for signal <catod>.
    Found 1-bit register for signal <clk>.
    Found 32-bit adder for signal <clk$add0000> created at line 49.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <afisor> synthesized.


Synthesizing Unit <ram>.
    Related source file is "C:/My_Designs/submarin20/ram.vhd".
WARNING:Xst:1781 - Signal <data> is used but never assigned. Tied to default value.
    Found 256x16-bit ROM for signal <OUTPUT>.
    Summary:
	inferred   1 ROM(s).
Unit <ram> synthesized.


Synthesizing Unit <p_counter>.
    Related source file is "C:/My_Designs/submarin20/p_counter.vhd".
    Found 9-bit up counter for signal <data>.
    Summary:
	inferred   1 Counter(s).
Unit <p_counter> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/My_Designs/submarin20/decoder.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 4-bit latch for signal <S_ALU>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <S_FC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <REGISTER_SECOND_NUMBER>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <ALU_OUTPUT_SEL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <REGISTER_FIRST_NUMBER>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <S_SHIFT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <SEL1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <SEL2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <S_MUX>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <CONST>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit adder for signal <REGISTER_FIRST_NUMBER$add0000> created at line 43.
    Found 4-bit adder for signal <REGISTER_SECOND_NUMBER$add0000> created at line 43.
    Found 2-bit adder for signal <rez$addsub0000> created at line 37.
    Found 3-bit adder for signal <rez$addsub0001> created at line 40.
    Found 2-bit adder for signal <rez0$addsub0000> created at line 37.
    Found 3-bit adder for signal <rez0$addsub0001> created at line 40.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <decoder> synthesized.


Synthesizing Unit <REGISTERS_BLACK_BOX>.
    Related source file is "C:/My_Designs/submarin20/registers_black_box.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <SECOND_REGISTER_OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <FIRST_REGISTER_OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 62.
    Found 8-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 59.
    Found 128-bit register for signal <REGISTERS_MATRIX>.
    Found 32-bit comparator greatequal for signal <REGISTERS_MATRIX_0$cmp_ge0000> created at line 86.
    Found 32-bit comparator less for signal <REGISTERS_MATRIX_0$cmp_lt0000> created at line 86.
    Found 32-bit comparator greatequal for signal <SECOND_REGISTER_OUT$cmp_ge0000> created at line 61.
    Found 32-bit comparator less for signal <SECOND_REGISTER_OUT$cmp_lt0000> created at line 61.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <REGISTERS_BLACK_BOX> synthesized.


Synthesizing Unit <f_ctrl>.
    Related source file is "C:/My_Designs/submarin20/flow_control.vhd".
    Found 1-bit register for signal <LOAD>.
    Found 8-bit register for signal <OUTP>.
    Found 8-bit adder for signal <OUTP$share0000> created at line 124.
    Found 8-bit adder for signal <rez$addsub0000> created at line 33.
    Found 8-bit adder for signal <rez$addsub0001> created at line 36.
    Found 8-bit adder for signal <rez$addsub0002> created at line 39.
    Found 8-bit adder for signal <rez$addsub0003> created at line 42.
    Found 8-bit adder for signal <rez$addsub0004> created at line 45.
    Found 8-bit adder for signal <rez$addsub0005> created at line 48.
    Found 8-bit adder for signal <rez$addsub0006> created at line 51.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <f_ctrl> synthesized.


Synthesizing Unit <CLK_DIVIDER>.
    Related source file is "C:/My_Designs/submarin20/clk_divider.vhd".
    Using one-hot encoding for signal <STATUS>.
    Found 1-bit register for signal <CLK_REGISTER>.
    Found 1-bit register for signal <CLK_COUNTER>.
    Found 1-bit register for signal <CLK_FLOW>.
    Found 2-bit register for signal <STATUS>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <CLK_DIVIDER> synthesized.


Synthesizing Unit <MUX_INPUT>.
    Related source file is "C:/My_Designs/submarin20/mux_input.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <OUTPUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greatequal for signal <OUTPUT$cmp_ge0000> created at line 22.
    Found 32-bit comparator less for signal <OUTPUT$cmp_lt0000> created at line 22.
    Summary:
	inferred   2 Comparator(s).
Unit <MUX_INPUT> synthesized.


Synthesizing Unit <ADD>.
    Related source file is "C:/My_Designs/submarin20/add.vhd".
    Found 9-bit adder for signal <INTERMEDIAR_RESULT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADD> synthesized.


Synthesizing Unit <ADDCY>.
    Related source file is "C:/My_Designs/submarin20/addcy.vhd".
WARNING:Xst:1305 - Output <ZERO_FLAG> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FIRST_NUMBER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SECOND_NUMBER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <INTERMEDIAR_RESULT> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
Unit <ADDCY> synthesized.


Synthesizing Unit <ANDD>.
    Related source file is "C:/My_Designs/submarin20/and.vhd".
Unit <ANDD> synthesized.


Synthesizing Unit <ORR>.
    Related source file is "C:/My_Designs/submarin20/or.vhd".
Unit <ORR> synthesized.


Synthesizing Unit <SUB>.
    Related source file is "C:/My_Designs/submarin20/sub.vhd".
    Found 9-bit subtractor for signal <INTERMEDIAR_RESULT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <SUB> synthesized.


Synthesizing Unit <SUBCY>.
    Related source file is "C:/My_Designs/submarin20/subcy.vhd".
WARNING:Xst:1305 - Output <ZERO_FLAG> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FIRST_NUMBER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SECOND_NUMBER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <INTERMEDIAR_RESULT> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
Unit <SUBCY> synthesized.


Synthesizing Unit <XORR>.
    Related source file is "C:/My_Designs/submarin20/xor.vhd".
    Found 8-bit xor2 for signal <RESULT>.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0000> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0001> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0002> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0003> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0004> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0005> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0006> created at line 25.
    Found 1-bit xor2 for signal <ZERO_FLAG$xor0007> created at line 25.
Unit <XORR> synthesized.


Synthesizing Unit <SR0>.
    Related source file is "C:/My_Designs/submarin20/sr0.vhd".
Unit <SR0> synthesized.


Synthesizing Unit <SR1>.
    Related source file is "C:/My_Designs/submarin20/sr1.vhd".
Unit <SR1> synthesized.


Synthesizing Unit <SRX>.
    Related source file is "C:/My_Designs/submarin20/srx.vhd".
Unit <SRX> synthesized.


Synthesizing Unit <SRAA>.
    Related source file is "C:/My_Designs/submarin20/sra.vhd".
Unit <SRAA> synthesized.


Synthesizing Unit <RR>.
    Related source file is "C:/My_Designs/submarin20/rr.vhd".
Unit <RR> synthesized.


Synthesizing Unit <SL0>.
    Related source file is "C:/My_Designs/submarin20/sl0.vhd".
Unit <SL0> synthesized.


Synthesizing Unit <SL1>.
    Related source file is "C:/My_Designs/submarin20/sl1.vhd".
Unit <SL1> synthesized.


Synthesizing Unit <SLX>.
    Related source file is "C:/My_Designs/submarin20/slx.vhd".
Unit <SLX> synthesized.


Synthesizing Unit <SLAA>.
    Related source file is "C:/My_Designs/submarin20/sla.vhd".
Unit <SLAA> synthesized.


Synthesizing Unit <RL>.
    Related source file is "C:/My_Designs/submarin20/rl.vhd".
Unit <RL> synthesized.


Synthesizing Unit <LOAD>.
    Related source file is "C:/My_Designs/submarin20/load.vhd".
Unit <LOAD> synthesized.


Synthesizing Unit <MUX_FLAGS>.
    Related source file is "C:/My_Designs/submarin20/mux_flags.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <OUTPUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greatequal for signal <OUTPUT$cmp_ge0000> created at line 23.
    Found 32-bit comparator less for signal <OUTPUT$cmp_lt0000> created at line 23.
    Found 1-bit 18-to-1 multiplexer for signal <OUTPUT$mux0000> created at line 24.
    Summary:
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <MUX_FLAGS> synthesized.


Synthesizing Unit <MUX_OUTPUT>.
    Related source file is "C:/My_Designs/submarin20/mux_iesire.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <OUTPUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greatequal for signal <OUTPUT$cmp_ge0000> created at line 23.
    Found 32-bit comparator less for signal <OUTPUT$cmp_lt0000> created at line 23.
    Found 8-bit 18-to-1 multiplexer for signal <OUTPUT$mux0000> created at line 24.
    Summary:
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <MUX_OUTPUT> synthesized.


Synthesizing Unit <dmux>.
    Related source file is "C:/My_Designs/submarin20/dmux1_16.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <B_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <B_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <dmux> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/My_Designs/submarin20/mux16_1.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 16-to-1 multiplexer for signal <B$mux0000> created at line 14.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <counter>.
    Related source file is "C:/My_Designs/submarin20/counter.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <EMPTY>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <Y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 5-bit latch for signal <num>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <FULL>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit subtractor for signal <EMPTY$sub0000> created at line 24.
    Found 5-bit adder for signal <FULL$add0000> created at line 17.
    Found 4-bit addsub for signal <Y$mux0001>.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <counter> synthesized.


Synthesizing Unit <ALU_BLACK_BOX>.
    Related source file is "C:/My_Designs/submarin20/alu_black_box.vhd".
WARNING:Xst:1780 - Signal <XOR_CARRY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OR_CARRY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LOAD_CARRY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AND_CARRY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU_BLACK_BOX> synthesized.


Synthesizing Unit <stack>.
    Related source file is "C:/My_Designs/submarin20/stack16.vhd".
Unit <stack> synthesized.


Synthesizing Unit <test01>.
    Related source file is "C:/My_Designs/submarin20/test.vhd".
Unit <test01> synthesized.


Synthesizing Unit <submarin>.
    Related source file is "C:/My_Designs/submarin20/test_placa.vhd".
Unit <submarin> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 20
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 8
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 1-bit register                                        : 5
 2-bit register                                        : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 17
# Latches                                              : 37
 1-bit latch                                           : 4
 3-bit latch                                           : 1
 32-bit latch                                          : 4
 4-bit latch                                           : 4
 5-bit latch                                           : 1
 8-bit latch                                           : 23
# Comparators                                          : 12
 32-bit comparator greatequal                          : 6
 32-bit comparator less                                : 6
# Multiplexers                                         : 7
 1-bit 18-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 4
 8-bit 18-to-1 multiplexer                             : 1
# Xors                                                 : 9
 1-bit xor2                                            : 8
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <L3/count/FSM> on signal <count[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <STATUS_1> of sequential type is unconnected in block <L6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.
WARNING:Xst:2677 - Node <STATUS_1> of sequential type is unconnected in block <CLK_DIVIDER>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 20
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 8
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 153
 Flip-Flops                                            : 153
# Latches                                              : 37
 1-bit latch                                           : 4
 3-bit latch                                           : 1
 32-bit latch                                          : 4
 4-bit latch                                           : 4
 5-bit latch                                           : 1
 8-bit latch                                           : 23
# Comparators                                          : 12
 32-bit comparator greatequal                          : 6
 32-bit comparator less                                : 6
# Multiplexers                                         : 7
 1-bit 18-to-1 multiplexer                             : 2
 8-bit 16-to-1 multiplexer                             : 4
 8-bit 18-to-1 multiplexer                             : 1
# Xors                                                 : 9
 1-bit xor2                                            : 8
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_30> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_29> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_28> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_27> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_26> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_25> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_24> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_23> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_22> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_21> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_20> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_19> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_18> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_17> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_16> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_15> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_14> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_13> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_12> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_11> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_10> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_9> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_8> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_7> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_6> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_5> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_31> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_30> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_31> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_30> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_29> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_28> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_27> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_26> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_25> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_24> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_23> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_22> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_21> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_20> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_19> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_18> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_17> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_16> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_15> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_14> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_13> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_12> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_11> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_10> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_9> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_8> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_7> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_6> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_5> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_SECOND_NUMBER_4> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ALU_OUTPUT_SEL_31> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_28> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_27> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_26> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_25> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_24> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_23> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_22> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_21> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_20> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_19> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_18> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_17> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_16> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_15> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_14> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_13> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_12> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_11> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_10> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_9> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_8> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_7> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_6> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_5> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_4> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_3> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_2> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_1> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_29> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_28> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_27> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_26> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_25> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_24> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_23> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_22> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_21> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_20> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_19> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_18> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_17> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_16> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_15> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_14> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_13> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_12> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_11> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_10> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_9> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_8> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_7> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_6> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_5> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REGISTER_FIRST_NUMBER_4> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_31> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_30> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <S_MUX_29> (without init value) has a constant value of 0 in block <decoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SEL1_3> in Unit <decoder> is equivalent to the following FF/Latch, which will be removed : <REGISTER_FIRST_NUMBER_3> 

Optimizing unit <submarin> ...

Optimizing unit <f_ctrl> ...

Optimizing unit <afisor> ...

Optimizing unit <decoder> ...
INFO:Xst:2261 - The FF/Latch <SEL1_1> in Unit <decoder> is equivalent to the following FF/Latch, which will be removed : <REGISTER_FIRST_NUMBER_1> 
INFO:Xst:2261 - The FF/Latch <SEL1_2> in Unit <decoder> is equivalent to the following FF/Latch, which will be removed : <REGISTER_FIRST_NUMBER_2> 
INFO:Xst:2261 - The FF/Latch <SEL1_0> in Unit <decoder> is equivalent to the following FF/Latch, which will be removed : <REGISTER_FIRST_NUMBER_0> 

Optimizing unit <REGISTERS_BLACK_BOX> ...

Optimizing unit <MUX_INPUT> ...

Optimizing unit <dmux> ...

Optimizing unit <counter> ...

Optimizing unit <ALU_BLACK_BOX> ...

Optimizing unit <test01> ...
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL2_0> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL2_1> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL2_2> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL2_3> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/S_FC_1> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL1_1> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/SEL1_3> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/CONST_4> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/CONST_5> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/REGISTER_SECOND_NUMBER_3> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/REGISTER_SECOND_NUMBER_2> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/REGISTER_SECOND_NUMBER_1> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/REGISTER_SECOND_NUMBER_0> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/S_SHIFT_7> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/S_SHIFT_6> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/S_SHIFT_5> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/S_SHIFT_4> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/CONST_7> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <L1/L3/CONST_6> (without init value) has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_14_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_9_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_8_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_7_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_10_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_2_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_3_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_15_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_13_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_6_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_4> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_3> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_2> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_1> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_11_0> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_7> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_6> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <L1/L8/REGISTERS_MATRIX_12_5> has a constant value of 0 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_0> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_1> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_2> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_3> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_4> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_5> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_6> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/SECOND_MUX_TAG/OUTPUT_7> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_7> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_6> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_5> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_4> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_3> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_2> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_1> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L7/FIRST_MUX_TAG/OUTPUT_0> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_7> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_6> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_5> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_4> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_3> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_2> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_1> is equivalent to a wire in block <submarin>.
WARNING:Xst:1294 - Latch <L1/L4/l2/B_0> is equivalent to a wire in block <submarin>.
WARNING:Xst:2677 - Node <L1/L7/CARRY_MUX_TAG/OUTPUT> of sequential type is unconnected in block <submarin>.

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <L1/L3/S_MUX_0> (without init value) has a constant value of 1 in block <submarin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_7> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_6> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_5> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_4> is unconnected in block <submarin>.
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_0> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_1> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_2> is unconnected in block <submarin>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <L1/L8/SECOND_REGISTER_OUT_3> is unconnected in block <submarin>.
INFO:Xst:2261 - The FF/Latch <L1/L4/l4/num_1> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L4/l4/Y_1> 
INFO:Xst:2261 - The FF/Latch <L1/L4/l4/num_0> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L4/l4/Y_0> 
INFO:Xst:2261 - The FF/Latch <L1/L3/S_FC_0> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L3/S_FC_2> 
INFO:Xst:2261 - The FF/Latch <L1/L4/l4/num_2> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L4/l4/Y_2> 
INFO:Xst:2261 - The FF/Latch <L1/L4/l4/num_3> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L4/l4/Y_3> 
INFO:Xst:2261 - The FF/Latch <L1/L6/STATUS_0> in Unit <submarin> is equivalent to the following FF/Latch, which will be removed : <L1/L6/CLK_COUNTER> 
Found area constraint ratio of 100 (+ 5) on block submarin, actual ratio is 35.
WARNING:Xst:2677 - Node <L1/L4/l4/FULL> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/EMPTY> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/num_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/num_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/num_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/num_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l4/num_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_0_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_15_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_14_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_13_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_12_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_11_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_10_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_9_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_8_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_7_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_6_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_5_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_4_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_3_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_2_7> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_0> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_1> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_2> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_3> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_4> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_5> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_6> of sequential type is unconnected in block <submarin>.
WARNING:Xst:2677 - Node <L1/L4/l1/B_1_7> of sequential type is unconnected in block <submarin>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : submarin.ngr
Top Level Output File Name         : submarin
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 672
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 68
#      LUT2                        : 51
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 84
#      LUT3_L                      : 1
#      LUT4                        : 158
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 103
#      MUXF5                       : 71
#      MUXF6                       : 17
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 89
# FlipFlops/Latches                : 127
#      FD                          : 1
#      FDC                         : 42
#      FDCE                        : 32
#      FDE                         : 9
#      FDP                         : 6
#      FDR                         : 11
#      FDR_1                       : 1
#      LD                          : 15
#      LDE                         : 10
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      229  out of    960    23%  
 Number of Slice Flip Flops:            127  out of   1920     6%  
 Number of 4 input LUTs:                382  out of   1920    19%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)              | Load  |
---------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
CLK                                                                                                            | BUFGP                              | 33    |
L3/clk                                                                                                         | NONE(L3/catod_0)                   | 16    |
L1/L7/CARRY_MUX_TAG/Mcompar_OUTPUT_cmp_ge0000_cy<10>1(L1/L7/CARRY_MUX_TAG/Mcompar_OUTPUT_cmp_ge0000_cy<10>_0:O)| NONE(*)(L1/L7/ZERO_MUX_TAG/OUTPUT) | 1     |
L1/L6/CLK_REGISTER1                                                                                            | BUFG                               | 32    |
L1/DECODER_REG_ENABLE(L1/L3/REG_ENABLE1:O)                                                                     | NONE(*)(L1/L8/FIRST_REGISTER_OUT_0)| 19    |
L1/DECODER_ALU_INPUT_SEL<0>                                                                                    | NONE(L1/L3/CONST_0)                | 4     |
L1/L6/CLK_FLOW                                                                                                 | NONE(L1/L5/LOAD)                   | 9     |
L1/L6/STATUS_0                                                                                                 | NONE(L1/L2/data_8)                 | 9     |
CLK_switch                                                                                                     | BUFGP                              | 3     |
L1/DECODER_ALU_INPUT_SEL<1>(L1/instruction1<10>1:O)                                                            | NONE(*)(L1/L3/S_FC_0)              | 1     |
---------------------------------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 80    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.573ns (Maximum Frequency: 116.651MHz)
   Minimum input arrival time before clock: 8.681ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.573ns (frequency: 116.651MHz)
  Total number of paths / destination ports: 17953 / 34
-------------------------------------------------------------------------
Delay:               8.573ns (Levels of Logic = 35)
  Source:            L3/c_1 (FF)
  Destination:       L3/clk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: L3/c_1 to L3/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  L3/c_1 (L3/c_1)
     LUT1:I0->O            1   0.612   0.000  L3/Madd_clk_add0000_cy<1>_rt (L3/Madd_clk_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  L3/Madd_clk_add0000_cy<1> (L3/Madd_clk_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<2> (L3/Madd_clk_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<3> (L3/Madd_clk_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<4> (L3/Madd_clk_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<5> (L3/Madd_clk_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<6> (L3/Madd_clk_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<7> (L3/Madd_clk_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<8> (L3/Madd_clk_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<9> (L3/Madd_clk_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<10> (L3/Madd_clk_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<11> (L3/Madd_clk_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<12> (L3/Madd_clk_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<13> (L3/Madd_clk_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<14> (L3/Madd_clk_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<15> (L3/Madd_clk_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<16> (L3/Madd_clk_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<17> (L3/Madd_clk_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<18> (L3/Madd_clk_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<19> (L3/Madd_clk_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<20> (L3/Madd_clk_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<21> (L3/Madd_clk_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<22> (L3/Madd_clk_add0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<23> (L3/Madd_clk_add0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<24> (L3/Madd_clk_add0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<25> (L3/Madd_clk_add0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<26> (L3/Madd_clk_add0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<27> (L3/Madd_clk_add0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<28> (L3/Madd_clk_add0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  L3/Madd_clk_add0000_cy<29> (L3/Madd_clk_add0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  L3/Madd_clk_add0000_cy<30> (L3/Madd_clk_add0000_cy<30>)
     XORCY:CI->O           1   0.699   0.360  L3/Madd_clk_add0000_xor<31> (L3/clk_add0000<31>)
     LUT4:I3->O            1   0.612   0.000  L3/c_cmp_eq0000_wg_lut<7> (L3/c_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           33   0.752   1.142  L3/c_cmp_eq0000_wg_cy<7> (L3/c_cmp_eq0000)
     LUT2:I1->O            1   0.612   0.357  L3/clk_and00001 (L3/clk_and0000)
     FDE:CE                    0.483          L3/clk
    ----------------------------------------
    Total                      8.573ns (6.182ns logic, 2.391ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'L3/clk'
  Clock period: 5.828ns (frequency: 171.591MHz)
  Total number of paths / destination ports: 107 / 15
-------------------------------------------------------------------------
Delay:               5.828ns (Levels of Logic = 5)
  Source:            L3/count_FSM_FFd2 (FF)
  Destination:       L3/catod_1 (FF)
  Source Clock:      L3/clk rising
  Destination Clock: L3/clk rising

  Data Path: L3/count_FSM_FFd2 to L3/catod_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.514   0.911  L3/count_FSM_FFd2 (L3/count_FSM_FFd2)
     LUT4_L:I3->LO         1   0.612   0.103  L3/catod_mux0000<1>347_SW0 (N75)
     LUT4:I3->O            1   0.612   0.509  L3/catod_mux0000<1>347 (L3/catod_mux0000<1>347)
     LUT3:I0->O            1   0.612   0.360  L3/catod_mux0000<1>87 (L3/catod_mux0000<1>87)
     LUT4_L:I3->LO         1   0.612   0.103  L3/catod_mux0000<1>160 (L3/catod_mux0000<1>160)
     LUT4:I3->O            1   0.612   0.000  L3/catod_mux0000<1>175 (L3/catod_mux0000<1>)
     FDC:D                     0.268          L3/catod_1
    ----------------------------------------
    Total                      5.828ns (3.842ns logic, 1.986ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'L1/DECODER_REG_ENABLE'
  Clock period: 4.327ns (frequency: 231.107MHz)
  Total number of paths / destination ports: 72 / 19
-------------------------------------------------------------------------
Delay:               4.327ns (Levels of Logic = 3)
  Source:            L1/L3/S_ALU_1 (LATCH)
  Destination:       L1/L3/ALU_OUTPUT_SEL_3 (LATCH)
  Source Clock:      L1/DECODER_REG_ENABLE falling
  Destination Clock: L1/DECODER_REG_ENABLE falling

  Data Path: L1/L3/S_ALU_1 to L1/L3/ALU_OUTPUT_SEL_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.509  L1/L3/S_ALU_1 (L1/L3/S_ALU_1)
     LUT4:I0->O            9   0.612   0.700  L1/L3/S_ALU_mux0000<1>1 (L1/L3/S_ALU_mux0000<1>)
     LUT4:I3->O            1   0.612   0.426  L1/L3/ALU_OUTPUT_SEL_mux0001<28>55 (L1/L3/ALU_OUTPUT_SEL_mux0001<28>55)
     LUT4:I1->O            1   0.612   0.000  L1/L3/ALU_OUTPUT_SEL_mux0001<28>67 (L1/L3/ALU_OUTPUT_SEL_mux0001<28>)
     LD:D                      0.268          L1/L3/ALU_OUTPUT_SEL_3
    ----------------------------------------
    Total                      4.327ns (2.692ns logic, 1.635ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'L1/L6/CLK_FLOW'
  Clock period: 1.926ns (frequency: 519.224MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.926ns (Levels of Logic = 1)
  Source:            L1/L5/OUTP_5 (FF)
  Destination:       L1/L5/OUTP_5 (FF)
  Source Clock:      L1/L6/CLK_FLOW rising
  Destination Clock: L1/L6/CLK_FLOW rising

  Data Path: L1/L5/OUTP_5 to L1/L5/OUTP_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  L1/L5/OUTP_5 (L1/L5/OUTP_5)
     LUT3:I0->O            1   0.612   0.000  L1/L5/OUTP_mux0000<5> (L1/L5/OUTP_mux0000<5>)
     FDE:D                     0.268          L1/L5/OUTP_5
    ----------------------------------------
    Total                      1.926ns (1.394ns logic, 0.532ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'L1/L6/STATUS_0'
  Clock period: 5.712ns (frequency: 175.067MHz)
  Total number of paths / destination ports: 126 / 18
-------------------------------------------------------------------------
Delay:               5.712ns (Levels of Logic = 3)
  Source:            L1/L2/data_5 (FF)
  Destination:       L1/L2/data_8 (FF)
  Source Clock:      L1/L6/STATUS_0 rising
  Destination Clock: L1/L6/STATUS_0 rising

  Data Path: L1/L2/data_5 to L1/L2/data_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.514   0.945  L1/L2/data_5 (L1/L2/data_5)
     LUT2_L:I0->LO         1   0.612   0.103  L1/L2/data_cmp_eq00001_SW0 (N30)
     LUT4:I3->O           11   0.612   0.793  L1/L2/data_cmp_eq00001 (L1/N4)
     MUXF5:S->O            9   0.641   0.697  L1/L2/data_cmp_eq0000_f5 (L1/L2/data_cmp_eq0000)
     FDR:R                     0.795          L1/L2/data_0
    ----------------------------------------
    Total                      5.712ns (3.174ns logic, 2.538ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_switch'
  Clock period: 4.252ns (frequency: 235.200MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.126ns (Levels of Logic = 0)
  Source:            L1/L6/STATUS_0 (FF)
  Destination:       L1/L6/CLK_FLOW (FF)
  Source Clock:      CLK_switch rising
  Destination Clock: CLK_switch falling

  Data Path: L1/L6/STATUS_0 to L1/L6/CLK_FLOW
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.817  L1/L6/STATUS_0 (L1/L6/STATUS_0)
     FDR_1:R                   0.795          L1/L6/CLK_FLOW
    ----------------------------------------
    Total                      2.126ns (1.309ns logic, 0.817ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'L3/clk'
  Total number of paths / destination ports: 606 / 7
-------------------------------------------------------------------------
Offset:              8.681ns (Levels of Logic = 9)
  Source:            data_in<0> (PAD)
  Destination:       L3/catod_5 (FF)
  Destination Clock: L3/clk rising

  Data Path: data_in<0> to L3/catod_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.106   1.031  data_in_0_IBUF (data_in_0_IBUF)
     LUT3:I0->O            1   0.612   0.000  L2/Mmux_B_722 (L2/Mmux_B_722)
     MUXF5:I0->O           1   0.278   0.000  L2/Mmux_B_5_f5_14 (L2/Mmux_B_5_f515)
     MUXF6:I1->O           1   0.451   0.000  L2/Mmux_B_4_f6_6 (L2/Mmux_B_4_f67)
     MUXF7:I0->O           9   0.451   0.849  L2/Mmux_B_2_f7_6 (data<7>)
     LUT4:I0->O            1   0.612   0.426  L3/catod_mux0000<4>256 (L3/catod_mux0000<4>256)
     LUT4_D:I1->LO         1   0.612   0.252  L3/catod_mux0000<4>258 (N123)
     LUT4:I0->O            1   0.612   0.509  L3/catod_mux0000<5>121 (L3/catod_mux0000<5>121)
     LUT4:I0->O            1   0.612   0.000  L3/catod_mux0000<5>246 (L3/catod_mux0000<5>)
     FDC:D                     0.268          L3/catod_5
    ----------------------------------------
    Total                      8.681ns (5.614ns logic, 3.067ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.796ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       L3/clk (FF)
  Destination Clock: CLK rising

  Data Path: RESET to L3/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            81   1.106   1.238  RESET_IBUF (RESET_IBUF)
     LUT2:I0->O            1   0.612   0.357  L3/clk_and00001 (L3/clk_and0000)
     FDE:CE                    0.483          L3/clk
    ----------------------------------------
    Total                      3.796ns (2.201ns logic, 1.595ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'L3/clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            L3/anod_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      L3/clk rising

  Data Path: L3/anod_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.514   0.380  L3/anod_3 (L3/anod_3)
     OBUF:I->O                 3.169          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.44 secs
 
--> 

Total memory usage is 271324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  523 (   0 filtered)
Number of infos    :   22 (   0 filtered)

