<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 12 18:57:15 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>959</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>975</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>11</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>n2140_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2140_s8/F </td>
</tr>
<tr>
<td>4</td>
<td>n2143_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2143_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>141.242(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>171.260(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n2140_15!</h4>
<h4>No timing paths to get frequency of n2143_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2140_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2140_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2143_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2143_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.756</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2140_15:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>3.148</td>
</tr>
<tr>
<td>2</td>
<td>2.171</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2140_15:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.733</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2140_15:[F]</td>
<td>5.000</td>
<td>-0.003</td>
<td>2.589</td>
</tr>
<tr>
<td>4</td>
<td>3.968</td>
<td>rotateState_1_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2143_13:[F]</td>
<td>5.000</td>
<td>-0.278</td>
<td>1.211</td>
</tr>
<tr>
<td>5</td>
<td>4.087</td>
<td>rotateState_1_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2143_13:[F]</td>
<td>5.000</td>
<td>-0.276</td>
<td>1.090</td>
</tr>
<tr>
<td>6</td>
<td>4.087</td>
<td>rotateState_1_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2143_13:[F]</td>
<td>5.000</td>
<td>-0.276</td>
<td>1.090</td>
</tr>
<tr>
<td>7</td>
<td>4.161</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_7_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>5.767</td>
</tr>
<tr>
<td>8</td>
<td>4.206</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>5.721</td>
</tr>
<tr>
<td>9</td>
<td>4.316</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_13_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>5.612</td>
</tr>
<tr>
<td>10</td>
<td>4.359</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_14_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.577</td>
</tr>
<tr>
<td>11</td>
<td>4.411</td>
<td>processCounter_2_s0/Q</td>
<td>DIN_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>5.211</td>
</tr>
<tr>
<td>12</td>
<td>4.486</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_5_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>5.449</td>
</tr>
<tr>
<td>13</td>
<td>4.547</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>5.381</td>
</tr>
<tr>
<td>14</td>
<td>4.556</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_12_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>5.372</td>
</tr>
<tr>
<td>15</td>
<td>4.577</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_11_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>5.361</td>
</tr>
<tr>
<td>16</td>
<td>4.584</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_10_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.352</td>
</tr>
<tr>
<td>17</td>
<td>4.586</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_4_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>5.349</td>
</tr>
<tr>
<td>18</td>
<td>4.594</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_6_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>5.340</td>
</tr>
<tr>
<td>19</td>
<td>4.612</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_0_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>5.326</td>
</tr>
<tr>
<td>20</td>
<td>4.628</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_8_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>5.299</td>
</tr>
<tr>
<td>21</td>
<td>4.702</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>5.236</td>
</tr>
<tr>
<td>22</td>
<td>4.704</td>
<td>n191_s0/DOUT[9]</td>
<td>engine_rev_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>5.236</td>
</tr>
<tr>
<td>23</td>
<td>4.768</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>5.170</td>
</tr>
<tr>
<td>24</td>
<td>4.801</td>
<td>processCounter_0_s0/Q</td>
<td>ele120_time_15_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.011</td>
<td>5.124</td>
</tr>
<tr>
<td>25</td>
<td>4.801</td>
<td>processCounter_2_s0/Q</td>
<td>CS_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.004</td>
<td>5.139</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.179</td>
<td>engine_rev_9_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.514</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.179</td>
<td>engine_rev_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.514</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.176</td>
<td>engine_rev_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.511</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.171</td>
<td>engine_rev_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.507</td>
<td>0.383</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.107</td>
<td>engine_rev_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.506</td>
<td>0.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.095</td>
<td>vehicle_speed_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.525</td>
<td>0.490</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.086</td>
<td>engine_rev_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.503</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.086</td>
<td>engine_rev_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.503</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.074</td>
<td>engine_rev_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.505</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.071</td>
<td>engine_rev_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.503</td>
<td>0.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.005</td>
<td>vehicle_speed_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.495</td>
<td>0.538</td>
</tr>
<tr>
<td>12</td>
<td>0.001</td>
<td>vehicle_speed_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.495</td>
<td>0.544</td>
</tr>
<tr>
<td>13</td>
<td>0.001</td>
<td>vehicle_speed_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.495</td>
<td>0.544</td>
</tr>
<tr>
<td>14</td>
<td>0.045</td>
<td>engine_rev_11_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.499</td>
<td>0.592</td>
</tr>
<tr>
<td>15</td>
<td>0.051</td>
<td>engine_rev_10_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.499</td>
<td>0.598</td>
</tr>
<tr>
<td>16</td>
<td>0.068</td>
<td>vehicle_speed_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.517</td>
<td>0.633</td>
</tr>
<tr>
<td>17</td>
<td>0.093</td>
<td>vehicle_speed_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.493</td>
<td>0.634</td>
</tr>
<tr>
<td>18</td>
<td>0.093</td>
<td>vehicle_speed_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.493</td>
<td>0.634</td>
</tr>
<tr>
<td>19</td>
<td>0.095</td>
<td>vehicle_speed_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.497</td>
<td>0.640</td>
</tr>
<tr>
<td>20</td>
<td>0.105</td>
<td>engine_rev_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.503</td>
<td>0.656</td>
</tr>
<tr>
<td>21</td>
<td>0.136</td>
<td>vehicle_speed_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.499</td>
<td>0.695</td>
</tr>
<tr>
<td>22</td>
<td>0.176</td>
<td>accel_8_s0/Q</td>
<td>duty_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.508</td>
<td>0.732</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.600</td>
<td>3.600</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>n191_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.699</td>
<td>3.699</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>n191_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.339</td>
<td>3.589</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>vehicle_speed_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.339</td>
<td>3.589</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>vehicle_speed_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.339</td>
<td>3.589</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>vehicle_speed_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.339</td>
<td>3.589</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>vehicle_speed_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.339</td>
<td>3.589</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.340</td>
<td>3.590</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.341</td>
<td>3.591</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.341</td>
<td>3.591</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2140_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R21C45[2][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.835</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>n2129_s7/I0</td>
</tr>
<tr>
<td>3.361</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">n2129_s7/F</td>
</tr>
<tr>
<td>5.435</td>
<td>2.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2140_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R20C46[2][A]</td>
<td>n2140_s8/F</td>
</tr>
<tr>
<td>7.290</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>7.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>7.191</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 16.720%; route: 2.239, 71.128%; tC2Q: 0.382, 12.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2140_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>n2127_s8/I0</td>
</tr>
<tr>
<td>3.394</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" background: #97FFFF;">n2127_s8/F</td>
</tr>
<tr>
<td>5.020</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2140_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R20C46[2][A]</td>
<td>n2140_s8/F</td>
</tr>
<tr>
<td>7.290</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>7.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>7.191</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 19.076%; route: 1.829, 66.926%; tC2Q: 0.382, 13.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2140_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>n2131_s7/I0</td>
</tr>
<tr>
<td>3.394</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" background: #97FFFF;">n2131_s7/F</td>
</tr>
<tr>
<td>4.876</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2140_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R20C46[2][A]</td>
<td>n2140_s8/F</td>
</tr>
<tr>
<td>7.290</td>
<td>2.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>7.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>7.191</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 20.135%; route: 1.685, 65.089%; tC2Q: 0.382, 14.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2143_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>0.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>n2132_s8/I1</td>
</tr>
<tr>
<td>3.499</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">n2132_s8/F</td>
</tr>
<tr>
<td>3.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2143_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R21C46[3][A]</td>
<td>n2143_s8/F</td>
</tr>
<tr>
<td>7.566</td>
<td>2.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>7.531</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>7.467</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 43.447%; route: 0.303, 24.974%; tC2Q: 0.382, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.566, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2143_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>n2128_s8/I1</td>
</tr>
<tr>
<td>3.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td style=" background: #97FFFF;">n2128_s8/F</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2143_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R21C46[3][A]</td>
<td>n2143_s8/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>7.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>7.464</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.280%; route: 0.181, 16.628%; tC2Q: 0.382, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.563, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.464</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2143_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.287</td>
<td>2.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.670</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>n2130_s8/I1</td>
</tr>
<tr>
<td>3.378</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">n2130_s8/F</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2143_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R21C46[3][A]</td>
<td>n2143_s8/F</td>
</tr>
<tr>
<td>7.563</td>
<td>2.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>7.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>7.464</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.276</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.287, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.280%; route: 0.181, 16.628%; tC2Q: 0.382, 35.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.563, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td>n353_s1/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[3][B]</td>
<td style=" background: #97FFFF;">n353_s1/F</td>
</tr>
<tr>
<td>7.568</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>n353_s0/I0</td>
</tr>
<tr>
<td>8.029</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">n353_s0/F</td>
</tr>
<tr>
<td>8.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" font-weight:bold;">ele120_time_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.253</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>ele120_time_7_s0/CLK</td>
</tr>
<tr>
<td>12.190</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[2][B]</td>
<td>ele120_time_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.143, 37.148%; route: 3.257, 56.480%; tC2Q: 0.368, 6.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.608</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>n351_s2/I2</td>
</tr>
<tr>
<td>7.129</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">n351_s2/F</td>
</tr>
<tr>
<td>7.456</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>n351_s0/I1</td>
</tr>
<tr>
<td>7.983</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" background: #97FFFF;">n351_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">ele120_time_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.252</td>
<td>2.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>ele120_time_9_s0/CLK</td>
</tr>
<tr>
<td>12.188</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>ele120_time_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.314, 40.441%; route: 3.040, 53.135%; tC2Q: 0.368, 6.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.252, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>n347_s1/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">n347_s1/F</td>
</tr>
<tr>
<td>7.413</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>n347_s0/I0</td>
</tr>
<tr>
<td>7.874</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">n347_s0/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" font-weight:bold;">ele120_time_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>2.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>ele120_time_13_s0/CLK</td>
</tr>
<tr>
<td>12.190</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>ele120_time_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.143, 38.174%; route: 3.102, 55.278%; tC2Q: 0.368, 6.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.254, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>n346_s1/I2</td>
</tr>
<tr>
<td>6.923</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">n346_s1/F</td>
</tr>
<tr>
<td>7.378</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>n346_s0/I0</td>
</tr>
<tr>
<td>7.839</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">n346_s0/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" font-weight:bold;">ele120_time_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>ele120_time_14_s0/CLK</td>
</tr>
<tr>
<td>12.197</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>ele120_time_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.143, 38.413%; route: 3.067, 54.998%; tC2Q: 0.368, 6.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DIN_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.646</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R17C44[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.618</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>n457_s1/I2</td>
</tr>
<tr>
<td>4.134</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>n457_s0/I2</td>
</tr>
<tr>
<td>5.193</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td style=" background: #97FFFF;">n457_s0/F</td>
</tr>
<tr>
<td>7.474</td>
<td>2.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td style=" font-weight:bold;">DIN_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.257</td>
<td>2.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2/CLK</td>
</tr>
<tr>
<td>11.885</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[B]</td>
<td>DIN_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.033, 19.813%; route: 3.796, 72.847%; tC2Q: 0.382, 7.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.257, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>n355_s1/I2</td>
</tr>
<tr>
<td>6.801</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">n355_s1/F</td>
</tr>
<tr>
<td>7.184</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>n355_s0/I0</td>
</tr>
<tr>
<td>7.710</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">n355_s0/F</td>
</tr>
<tr>
<td>7.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" font-weight:bold;">ele120_time_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>ele120_time_5_s0/CLK</td>
</tr>
<tr>
<td>12.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>ele120_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.314, 42.464%; route: 2.767, 50.791%; tC2Q: 0.368, 6.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>n357_s2/I2</td>
</tr>
<tr>
<td>6.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" background: #97FFFF;">n357_s2/F</td>
</tr>
<tr>
<td>7.126</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n357_s0/I1</td>
</tr>
<tr>
<td>7.643</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n357_s0/F</td>
</tr>
<tr>
<td>7.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">ele120_time_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.253</td>
<td>2.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>ele120_time_3_s0/CLK</td>
</tr>
<tr>
<td>12.190</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>ele120_time_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.244, 41.696%; route: 2.770, 51.475%; tC2Q: 0.368, 6.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.253, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.120</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[3][B]</td>
<td>n348_s1/I2</td>
</tr>
<tr>
<td>6.535</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[3][B]</td>
<td style=" background: #97FFFF;">n348_s1/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>n348_s0/I0</td>
</tr>
<tr>
<td>7.634</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">n348_s0/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">ele120_time_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>2.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>ele120_time_12_s0/CLK</td>
</tr>
<tr>
<td>12.190</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>ele120_time_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.207, 41.089%; route: 2.797, 52.071%; tC2Q: 0.368, 6.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.254, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.315</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td>n349_s1/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C44[3][B]</td>
<td style=" background: #97FFFF;">n349_s1/F</td>
</tr>
<tr>
<td>7.096</td>
<td>0.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>n349_s0/I0</td>
</tr>
<tr>
<td>7.623</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">n349_s0/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" font-weight:bold;">ele120_time_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>ele120_time_11_s0/CLK</td>
</tr>
<tr>
<td>12.199</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>ele120_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.082, 38.844%; route: 2.911, 54.302%; tC2Q: 0.368, 6.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.315</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>n350_s1/I2</td>
</tr>
<tr>
<td>6.580</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">n350_s1/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>n350_s0/I0</td>
</tr>
<tr>
<td>7.614</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">n350_s0/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">ele120_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>ele120_time_10_s0/CLK</td>
</tr>
<tr>
<td>12.197</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>ele120_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.048, 38.253%; route: 2.937, 54.881%; tC2Q: 0.368, 6.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][B]</td>
<td>n356_s1/I2</td>
</tr>
<tr>
<td>6.801</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][B]</td>
<td style=" background: #97FFFF;">n356_s1/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>n356_s0/I0</td>
</tr>
<tr>
<td>7.610</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">n356_s0/F</td>
</tr>
<tr>
<td>7.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" font-weight:bold;">ele120_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>ele120_time_4_s0/CLK</td>
</tr>
<tr>
<td>12.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>ele120_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 42.043%; route: 2.732, 51.087%; tC2Q: 0.368, 6.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.280</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>n354_s2/I2</td>
</tr>
<tr>
<td>6.801</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">n354_s2/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>n354_s0/I1</td>
</tr>
<tr>
<td>7.601</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">n354_s0/F</td>
</tr>
<tr>
<td>7.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">ele120_time_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.259</td>
<td>2.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>ele120_time_6_s0/CLK</td>
</tr>
<tr>
<td>12.196</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>ele120_time_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.050, 38.390%; route: 2.922, 54.728%; tC2Q: 0.368, 6.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.259, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>n360_s1/I2</td>
</tr>
<tr>
<td>6.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" background: #97FFFF;">n360_s1/F</td>
</tr>
<tr>
<td>7.126</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>n360_s3/I0</td>
</tr>
<tr>
<td>7.588</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">n360_s3/F</td>
</tr>
<tr>
<td>7.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">ele120_time_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>ele120_time_0_s2/CLK</td>
</tr>
<tr>
<td>12.199</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>ele120_time_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.189, 41.094%; route: 2.770, 52.007%; tC2Q: 0.368, 6.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.473</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>n352_s1/I2</td>
</tr>
<tr>
<td>6.970</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">n352_s1/F</td>
</tr>
<tr>
<td>7.298</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>n352_s0/I0</td>
</tr>
<tr>
<td>7.560</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" background: #97FFFF;">n352_s0/F</td>
</tr>
<tr>
<td>7.560</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">ele120_time_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.252</td>
<td>2.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>ele120_time_8_s0/CLK</td>
</tr>
<tr>
<td>12.188</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>ele120_time_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.026, 38.240%; route: 2.905, 54.824%; tC2Q: 0.368, 6.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.252, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.508</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>n359_s1/I2</td>
</tr>
<tr>
<td>6.969</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">n359_s1/F</td>
</tr>
<tr>
<td>6.971</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>n359_s0/I0</td>
</tr>
<tr>
<td>7.498</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td style=" background: #97FFFF;">n359_s0/F</td>
</tr>
<tr>
<td>7.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td style=" font-weight:bold;">ele120_time_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>ele120_time_1_s0/CLK</td>
</tr>
<tr>
<td>12.199</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>ele120_time_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.254, 43.041%; route: 2.615, 49.940%; tC2Q: 0.368, 7.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.276</td>
<td>2.276</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.359</td>
<td>4.083</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[9]</td>
</tr>
<tr>
<td>7.512</td>
<td>1.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.280</td>
<td>2.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>12.216</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>engine_rev_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.276, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.152, 22.013%; tC2Q: 4.083, 77.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.280, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>6.470</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>n358_s1/I2</td>
</tr>
<tr>
<td>6.968</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">n358_s1/F</td>
</tr>
<tr>
<td>6.970</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td>n358_s0/I0</td>
</tr>
<tr>
<td>7.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td style=" background: #97FFFF;">n358_s0/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td style=" font-weight:bold;">ele120_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td>ele120_time_2_s0/CLK</td>
</tr>
<tr>
<td>12.199</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[2][A]</td>
<td>ele120_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.225, 43.037%; route: 2.577, 49.855%; tC2Q: 0.368, 7.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ele120_time_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.261</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>processCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.629</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">processCounter_0_s0/Q</td>
</tr>
<tr>
<td>4.403</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>n231_s32/CIN</td>
</tr>
<tr>
<td>4.453</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">n231_s32/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][B]</td>
<td>n231_s33/CIN</td>
</tr>
<tr>
<td>4.503</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][B]</td>
<td style=" background: #97FFFF;">n231_s33/COUT</td>
</tr>
<tr>
<td>4.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>n231_s34/CIN</td>
</tr>
<tr>
<td>4.553</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">n231_s34/COUT</td>
</tr>
<tr>
<td>4.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][B]</td>
<td>n231_s35/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">n231_s35/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][A]</td>
<td>n231_s36/CIN</td>
</tr>
<tr>
<td>4.653</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">n231_s36/COUT</td>
</tr>
<tr>
<td>4.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[2][B]</td>
<td>n231_s37/CIN</td>
</tr>
<tr>
<td>4.703</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][B]</td>
<td style=" background: #97FFFF;">n231_s37/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][A]</td>
<td>n231_s38/CIN</td>
</tr>
<tr>
<td>4.753</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" background: #97FFFF;">n231_s38/COUT</td>
</tr>
<tr>
<td>4.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[0][B]</td>
<td>n231_s39/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">n231_s39/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][A]</td>
<td>n231_s40/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">n231_s40/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[1][B]</td>
<td>n231_s41/CIN</td>
</tr>
<tr>
<td>4.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" background: #97FFFF;">n231_s41/COUT</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][A]</td>
<td>n231_s42/CIN</td>
</tr>
<tr>
<td>4.953</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][A]</td>
<td style=" background: #97FFFF;">n231_s42/COUT</td>
</tr>
<tr>
<td>4.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C45[2][B]</td>
<td>n231_s43/CIN</td>
</tr>
<tr>
<td>5.003</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">n231_s43/COUT</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td>n231_s44/CIN</td>
</tr>
<tr>
<td>5.053</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">n231_s44/COUT</td>
</tr>
<tr>
<td>5.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][B]</td>
<td>n231_s45/CIN</td>
</tr>
<tr>
<td>5.103</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" background: #97FFFF;">n231_s45/COUT</td>
</tr>
<tr>
<td>5.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C46[1][A]</td>
<td>n231_s46/CIN</td>
</tr>
<tr>
<td>5.153</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">n231_s46/COUT</td>
</tr>
<tr>
<td>5.401</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>n345_s3/I0</td>
</tr>
<tr>
<td>5.918</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R15C46[2][A]</td>
<td style=" background: #97FFFF;">n345_s3/F</td>
</tr>
<tr>
<td>5.925</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td>n345_s1/I2</td>
</tr>
<tr>
<td>6.386</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][B]</td>
<td style=" background: #97FFFF;">n345_s1/F</td>
</tr>
<tr>
<td>6.924</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>n345_s0/I0</td>
</tr>
<tr>
<td>7.385</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" background: #97FFFF;">n345_s0/F</td>
</tr>
<tr>
<td>7.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" font-weight:bold;">ele120_time_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.250</td>
<td>2.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>ele120_time_15_s0/CLK</td>
</tr>
<tr>
<td>12.186</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>ele120_time_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.189, 42.718%; route: 2.567, 50.110%; tC2Q: 0.368, 7.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.250, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CS_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.263</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][B]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.646</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R17C44[0][B]</td>
<td style=" font-weight:bold;">processCounter_2_s0/Q</td>
</tr>
<tr>
<td>3.618</td>
<td>0.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>n457_s1/I2</td>
</tr>
<tr>
<td>4.134</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">n457_s1/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>n1793_s1/I0</td>
</tr>
<tr>
<td>5.193</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">n1793_s1/F</td>
</tr>
<tr>
<td>7.402</td>
<td>2.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">CS_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.267</td>
<td>2.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2/CLK</td>
</tr>
<tr>
<td>12.203</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>CS_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.263, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.033, 20.092%; route: 3.724, 72.464%; tC2Q: 0.382, 7.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.267, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.885</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>21.029</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/Q</td>
</tr>
<tr>
<td>21.268</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/CLK</td>
</tr>
<tr>
<td>21.434</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td>21.447</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C46[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.450</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
<tr>
<td>21.032</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" font-weight:bold;">engine_rev_3_s0/Q</td>
</tr>
<tr>
<td>21.271</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/CLK</td>
</tr>
<tr>
<td>21.437</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td>21.450</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.888</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
<tr>
<td>21.032</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][A]</td>
<td style=" font-weight:bold;">engine_rev_2_s0/Q</td>
</tr>
<tr>
<td>21.271</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>21.434</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td>21.447</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.892</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
<tr>
<td>21.036</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td style=" font-weight:bold;">engine_rev_7_s0/Q</td>
</tr>
<tr>
<td>21.275</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>21.434</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td>21.447</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.892, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td style=" font-weight:bold;">engine_rev_5_s0/Q</td>
</tr>
<tr>
<td>21.341</td>
<td>0.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.506</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.303, 67.785%; tC2Q: 0.144, 32.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.459</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td>vehicle_speed_0_s0/CLK</td>
</tr>
<tr>
<td>21.015</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C42[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_0_s0/Q</td>
</tr>
<tr>
<td>21.364</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/CLK</td>
</tr>
<tr>
<td>21.434</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td>21.459</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 71.224%; tC2Q: 0.141, 28.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" font-weight:bold;">engine_rev_6_s0/Q</td>
</tr>
<tr>
<td>21.358</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/CLK</td>
</tr>
<tr>
<td>21.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td>21.445</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>engine_rev_4_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" font-weight:bold;">engine_rev_4_s0/Q</td>
</tr>
<tr>
<td>21.358</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>21.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td>21.445</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.894</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">engine_rev_1_s0/Q</td>
</tr>
<tr>
<td>21.373</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/CLK</td>
</tr>
<tr>
<td>21.434</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td>21.447</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.505</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.894, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">engine_rev_0_s0/Q</td>
</tr>
<tr>
<td>21.373</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>21.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td>21.445</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
<tr>
<td>21.044</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_5_s0/Q</td>
</tr>
<tr>
<td>21.438</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 73.234%; tC2Q: 0.144, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
<tr>
<td>21.044</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_2_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
<tr>
<td>21.044</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_8_s0/Q</td>
</tr>
<tr>
<td>21.444</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.495</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">engine_rev_11_s0/Q</td>
</tr>
<tr>
<td>21.486</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">engine_rev_10_s0/Q</td>
</tr>
<tr>
<td>21.493</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 75.920%; tC2Q: 0.144, 24.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.878</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>vehicle_speed_6_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_6_s0/Q</td>
</tr>
<tr>
<td>21.511</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 77.251%; tC2Q: 0.144, 22.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
<tr>
<td>21.044</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">vehicle_speed_1_s0/Q</td>
</tr>
<tr>
<td>21.534</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.490, 77.287%; tC2Q: 0.144, 22.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.900</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
<tr>
<td>21.044</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">vehicle_speed_3_s0/Q</td>
</tr>
<tr>
<td>21.534</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.490, 77.287%; tC2Q: 0.144, 22.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>vehicle_speed_4_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td style=" font-weight:bold;">vehicle_speed_4_s0/Q</td>
</tr>
<tr>
<td>21.536</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.497</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.496, 77.500%; tC2Q: 0.144, 22.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.895</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][A]</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
<tr>
<td>21.038</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[3][A]</td>
<td style=" font-weight:bold;">engine_rev_8_s0/Q</td>
</tr>
<tr>
<td>21.550</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/CLK</td>
</tr>
<tr>
<td>21.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td>21.445</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.895, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 78.049%; tC2Q: 0.144, 21.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>vehicle_speed_7_s0/CLK</td>
</tr>
<tr>
<td>21.037</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td style=" font-weight:bold;">vehicle_speed_7_s0/Q</td>
</tr>
<tr>
<td>21.591</td>
<td>0.554</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td>21.455</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 79.712%; tC2Q: 0.141, 20.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.452</td>
</tr>
<tr>
<td class="label">From</td>
<td>accel_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>duty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>R20C41[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.896</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>accel_8_s0/CLK</td>
</tr>
<tr>
<td>21.040</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">accel_8_s0/Q</td>
</tr>
<tr>
<td>21.133</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C42[2][A]</td>
<td>n2256_s16/I0</td>
</tr>
<tr>
<td>21.314</td>
<td>0.181</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][A]</td>
<td style=" background: #97FFFF;">n2256_s16/COUT</td>
</tr>
<tr>
<td>21.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C42[2][B]</td>
<td>n2256_s17/CIN</td>
</tr>
<tr>
<td>21.334</td>
<td>0.020</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">n2256_s17/COUT</td>
</tr>
<tr>
<td>21.628</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td style=" font-weight:bold;">duty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.404</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>duty_s0/CLK</td>
</tr>
<tr>
<td>21.439</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>duty_s0</td>
</tr>
<tr>
<td>21.452</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[1][B]</td>
<td>duty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.201, 27.459%; route: 0.387, 52.869%; tC2Q: 0.144, 19.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.113%; route: 0.729, 51.887%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.527</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>can_controller_i/can_sender_i/n597_s6/I3</td>
</tr>
<tr>
<td>1.680</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n597_s6/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.380</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.940%; route: 0.705, 51.060%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s10/I1</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_4_s10/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>can_controller_i/can_sender_i/n1297_s3/I0</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1297_s3/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.600</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.600</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n191_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.276</td>
<td>2.276</td>
<td>tNET</td>
<td>RR</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.876</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.699</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.699</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n191_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>7.180</td>
<td>2.180</td>
<td>tNET</td>
<td>FF</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.879</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vehicle_speed_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vehicle_speed_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vehicle_speed_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vehicle_speed_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vehicle_speed_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.898</td>
<td>tNET</td>
<td>FF</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.590</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.304</td>
<td>2.304</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.894</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.591</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.301</td>
<td>2.301</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.892</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.591</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.301</td>
<td>2.301</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.892</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>12.920</td>
<td>1.982</td>
</tr>
<tr>
<td>133</td>
<td>AD_CLK_d</td>
<td>1.756</td>
<td>2.422</td>
</tr>
<tr>
<td>40</td>
<td>n576_4</td>
<td>13.569</td>
<td>1.289</td>
</tr>
<tr>
<td>35</td>
<td>n166_7</td>
<td>4.817</td>
<td>1.061</td>
</tr>
<tr>
<td>32</td>
<td>id_reg_0_15</td>
<td>13.352</td>
<td>1.217</td>
</tr>
<tr>
<td>29</td>
<td>n219_2</td>
<td>6.397</td>
<td>1.229</td>
</tr>
<tr>
<td>28</td>
<td>send_frame_counter[0]</td>
<td>15.092</td>
<td>0.915</td>
</tr>
<tr>
<td>24</td>
<td>tseg2_cycle_decrement_4_9</td>
<td>15.108</td>
<td>0.912</td>
</tr>
<tr>
<td>21</td>
<td>send_frame_counter[1]</td>
<td>15.451</td>
<td>0.690</td>
</tr>
<tr>
<td>20</td>
<td>processCounter[1]</td>
<td>4.877</td>
<td>1.402</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C52</td>
<td>55.56%</td>
</tr>
<tr>
<td>R20C48</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C49</td>
<td>43.06%</td>
</tr>
<tr>
<td>R22C50</td>
<td>41.67%</td>
</tr>
<tr>
<td>R20C49</td>
<td>41.67%</td>
</tr>
<tr>
<td>R23C50</td>
<td>40.28%</td>
</tr>
<tr>
<td>R15C43</td>
<td>40.28%</td>
</tr>
<tr>
<td>R16C48</td>
<td>40.28%</td>
</tr>
<tr>
<td>R22C51</td>
<td>38.89%</td>
</tr>
<tr>
<td>R15C44</td>
<td>38.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
