// Seed: 1103208694
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_0(); id_4(
      .id_0((1 == {1, id_2})), .id_1(1)
  );
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_2 = 1;
  assign id_2 = 1;
  nor (id_0, id_1, id_3, id_4);
  module_0();
endmodule
module module_3 (
    output logic id_0,
    output wand  id_1,
    output uwire id_2
);
  initial begin
    id_0 <= id_4;
    id_0 <= id_4;
    id_1 = 1;
  end
  module_0();
endmodule
