Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 26 14:38:03 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_drc -file top_SCPU_drc_routed.rpt -pb top_SCPU_drc_routed.pb -rpx top_SCPU_drc_routed.rpx
| Design       : top_SCPU
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+-------------+----------+-----------------------------------------------------+------------+
| Rule        | Severity | Description                                         | Violations |
+-------------+----------+-----------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PLBUFGOPT-1 | Warning  | Non-Optimal connections to BUFG                     | 2          |
| RTSTAT-10   | Warning  | No routable loads                                   | 1          |
+-------------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PLBUFGOPT-1#1 Warning
Non-Optimal connections to BUFG  
A non-muxed BUFG U6_SSeg7/clk_IBUF_BUFG_inst is driven by another global buffer clk_IBUF_BUFG_inst. Remove non-muxed BUFG if it is not desired
Related violations: <none>

PLBUFGOPT-1#2 Warning
Non-Optimal connections to BUFG  
A non-muxed BUFG U7_SPIO/clk_IBUF_BUFG_inst is driven by another global buffer IO_clk_i_BUFG_inst. Remove non-muxed BUFG if it is not desired
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
205 net(s) have no routable loads. The problem bus(es) and/or net(s) are U1_SCPU/U_EXT/C_reg[0]_i_11_n_4, U1_SCPU/U_EXT/C_reg[0]_i_11_n_5, U1_SCPU/U_EXT/C_reg[0]_i_11_n_6, U1_SCPU/U_RF/C_reg[0]_i_14_n_4, U1_SCPU/U_RF/C_reg[0]_i_14_n_5, U1_SCPU/U_RF/C_reg[0]_i_14_n_6, U1_SCPU/U_EXT/C_reg[0]_i_15_n_4, U1_SCPU/U_EXT/C_reg[0]_i_15_n_5, U1_SCPU/U_EXT/C_reg[0]_i_15_n_6, U1_SCPU/U_EXT/C_reg[0]_i_16_n_5, U1_SCPU/U_EXT/C_reg[0]_i_16_n_6, U1_SCPU/U_EXT/C_reg[0]_i_20_n_4, U1_SCPU/U_EXT/C_reg[0]_i_20_n_5, U1_SCPU/U_EXT/C_reg[0]_i_20_n_6, U1_SCPU/U_RF/C_reg[0]_i_30_n_4 (the first 15 of 192 listed).
Related violations: <none>


