INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_triangular/sim/blk_mem_triangular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_triangular
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_square/sim/blk_mem_square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_square
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_cos/sim/blk_mem_cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_cos
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_sin/sim/blk_mem_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/DA_5428.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DA_5428
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/Mux_DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_top
WARNING: [VRFC 10-1315] redeclaration of ansi port mux is not allowed [H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/dds_design.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sim_1/new/dds_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_sim
