[2025-09-16 22:04:06] START suite=cs trace=classification_phase3_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3528204 heartbeat IPC: 2.834 cumulative IPC: 2.834 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5665857 heartbeat IPC: 4.678 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5665857 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5665857 cumulative IPC: 3.53 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 16797748 heartbeat IPC: 0.8983 cumulative IPC: 0.8983 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 29047738 heartbeat IPC: 0.8163 cumulative IPC: 0.8554 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 41919218 heartbeat IPC: 0.7769 cumulative IPC: 0.8275 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 55026117 heartbeat IPC: 0.763 cumulative IPC: 0.8104 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 68494434 heartbeat IPC: 0.7425 cumulative IPC: 0.7958 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 82213756 heartbeat IPC: 0.7289 cumulative IPC: 0.7838 (Simulation time: 00 hr 08 min 57 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 94401548 heartbeat IPC: 0.8205 cumulative IPC: 0.7889 (Simulation time: 00 hr 10 min 14 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000013 cycles: 108058008 heartbeat IPC: 0.7323 cumulative IPC: 0.7813 (Simulation time: 00 hr 11 min 33 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 123057469 heartbeat IPC: 0.6667 cumulative IPC: 0.7667 (Simulation time: 00 hr 12 min 47 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 131778537 cumulative IPC: 0.7588 (Simulation time: 00 hr 14 min 02 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 131778537 cumulative IPC: 0.7588 (Simulation time: 00 hr 14 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7588 instructions: 100000003 cycles: 131778537
CPU 0 Branch Prediction Accuracy: 99.85% MPKI: 0.00411 Average ROB Occupancy at Mispredict: 4.954e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00146
BRANCH_INDIRECT: 0.0022
BRANCH_CONDITIONAL: 0.00045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 456951
LQ_STALL: 6093
SQ_STALL: 251657


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 280.95706
REPLAY_LOAD: 83.20599
NON_REPLAY_LOAD: 15.265275

== Total ==
ADDR_TRANS: 91592
REPLAY_LOAD: 86035
NON_REPLAY_LOAD: 279324

== Counts ==
ADDR_TRANS: 326
REPLAY_LOAD: 1034
NON_REPLAY_LOAD: 18298

cpu0->cpu0_STLB TOTAL        ACCESS:     669101 HIT:     483907 MISS:     185194 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     669101 HIT:     483907 MISS:     185194 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1269088 HIT:     372566 MISS:     896522 MSHR_MERGE:          1
cpu0->cpu0_L2C LOAD         ACCESS:     722773 HIT:     171059 MISS:     551714 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      60665 HIT:      39782 MISS:      20883 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76844 HIT:      76640 MISS:        204 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     408806 HIT:      85085 MISS:     323721 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 74.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6423702 HIT:    6409318 MISS:      14384 MSHR_MERGE:       5003
cpu0->cpu0_L1I LOAD         ACCESS:    6423702 HIT:    6409318 MISS:      14384 MSHR_MERGE:       5003
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 94.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11346331 HIT:    9690230 MISS:    1656101 MSHR_MERGE:     473236
cpu0->cpu0_L1D LOAD         ACCESS:    9248617 HIT:    8207654 MISS:    1040963 MSHR_MERGE:     327570
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1665169 HIT:    1459081 MISS:     206088 MSHR_MERGE:     145422
cpu0->cpu0_L1D TRANSLATION  ACCESS:     432545 HIT:      23495 MISS:     409050 MSHR_MERGE:        244
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 63.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5191270 HIT:    5187765 MISS:       3505 MSHR_MERGE:       2074
cpu0->cpu0_ITLB LOAD         ACCESS:    5191270 HIT:    5187765 MISS:       3505 MSHR_MERGE:       2074
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 190.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10853244 HIT:    9946108 MISS:     907136 MSHR_MERGE:     239466
cpu0->cpu0_DTLB LOAD         ACCESS:   10853244 HIT:    9946108 MISS:     907136 MSHR_MERGE:     239466
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 45.78 cycles
cpu0->LLC TOTAL        ACCESS:     926838 HIT:     382541 MISS:     544297 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     551713 HIT:     212958 MISS:     338755 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20883 HIT:        129 MISS:      20754 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      30521 HIT:      30383 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     323721 HIT:     139071 MISS:     184650 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11763
  ROW_BUFFER_MISS:     532390
  AVG DBUS CONGESTED CYCLE: 7.049
Channel 0 WQ ROW_BUFFER_HIT:       6751
  ROW_BUFFER_MISS:      22740
  FULL:          0
Channel 0 REFRESHES ISSUED:      10981

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       451394        39645        60457        56036
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1039         6915        14654        29353
  STLB miss resolved @ L2C                0         2743        23428        37708        77104
  STLB miss resolved @ LLC                0         2609        20147        60508       102815
  STLB miss resolved @ MEM                0          941        12288        84327       144019

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1121           52          504           73          466
---------------------------------------------------------------
  STLB miss resolved @ L1D               23            2            2           16          218
  STLB miss resolved @ L2C                3            0            4            2           35
  STLB miss resolved @ LLC               57            8            1           48          112
  STLB miss resolved @ MEM              126           10           18          144         1133
[2025-09-16 22:18:08] END   suite=cs trace=classification_phase3_core2 (rc=0)
