
*** Running vivado
    with args -log topLevelVGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topLevelVGA.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source topLevelVGA.tcl -notrace
Command: synth_design -top topLevelVGA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 371.730 ; gain = 98.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topLevelVGA' [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/new/topLevelVGA.vhd:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_divider' of component 'clk_wiz_0' [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/new/topLevelVGA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'VGA' [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:30]
INFO: [Synth 8-638] synthesizing module 'circle' [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/new/circle.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'circle' (2#1) [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/new/circle.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'topLevelVGA' (3#1) [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/new/topLevelVGA.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.059 ; gain = 150.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 424.059 ; gain = 150.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk_divider'
Finished Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk_divider'
Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.srcs/constrs_1/imports/new/basys3vga.xdc]
Finished Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.srcs/constrs_1/imports/new/basys3vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/programmeerbareHardware1/VGABall/VGABall.srcs/constrs_1/imports/new/basys3vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topLevelVGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topLevelVGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 760.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/.Xil/Vivado-17880-DESKTOP-24KCCOQ/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_divider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:38]
INFO: [Synth 8-5546] ROM "xstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ystate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ystate" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 11    
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "circle_sprite/xstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "circle_sprite/ystate" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga_controller/hcount_reg was removed.  [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element vga_controller/vcount_reg was removed.  [F:/programmeerbareHardware1/VGABall/VGABall.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:38]
INFO: [Synth 8-3886] merging instance 'circle_sprite/green_reg[0]' (FDR) to 'circle_sprite/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/green_reg[1]' (FDR) to 'circle_sprite/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/green_reg[2]' (FDR) to 'circle_sprite/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/blue_reg[0]' (FDS) to 'circle_sprite/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/blue_reg[1]' (FDS) to 'circle_sprite/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/blue_reg[2]' (FDS) to 'circle_sprite/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/red_reg[0]' (FD) to 'circle_sprite/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/red_reg[1]' (FD) to 'circle_sprite/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/red_reg[2]' (FD) to 'circle_sprite/red_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\circle_sprite/red_reg[3] )
INFO: [Synth 8-3886] merging instance 'vga_controller/greenOut_reg[0]' (FD) to 'vga_controller/greenOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_controller/greenOut_reg[1]' (FD) to 'vga_controller/greenOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_controller/greenOut_reg[2]' (FD) to 'vga_controller/greenOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_controller/blueOut_reg[0]' (FD) to 'vga_controller/blueOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_controller/blueOut_reg[1]' (FD) to 'vga_controller/blueOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_controller/blueOut_reg[2]' (FD) to 'vga_controller/blueOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'circle_sprite/red_reg[3]' (FD) to 'vga_controller/redOut_reg[0]'
INFO: [Synth 8-3886] merging instance 'vga_controller/redOut_reg[0]' (FD) to 'vga_controller/redOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_controller/redOut_reg[1]' (FD) to 'vga_controller/redOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_controller/redOut_reg[2]' (FD) to 'vga_controller/redOut_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_controller/redOut_reg[3] )
WARNING: [Synth 8-3332] Sequential element (vga_controller/redOut_reg[3]) is unused and will be removed from module topLevelVGA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_divider/clk25' to pin 'clk_divider/bbstub_clk25/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 760.816 ; gain = 487.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 776.949 ; gain = 503.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     8|
|3     |LUT1             |     4|
|4     |LUT2             |    12|
|5     |LUT3             |     8|
|6     |LUT4             |    53|
|7     |LUT5             |    31|
|8     |LUT6             |    54|
|9     |FDRE             |    68|
|10    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-------+------+
|      |Instance         |Module |Cells |
+------+-----------------+-------+------+
|1     |top              |       |   253|
|2     |  circle_sprite  |circle |   110|
|3     |  vga_controller |VGA    |   128|
+------+-----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 785.566 ; gain = 175.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 785.566 ; gain = 512.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 785.566 ; gain = 523.508
INFO: [Common 17-1381] The checkpoint 'F:/programmeerbareHardware1/VGABall/VGABall.runs/synth_1/topLevelVGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topLevelVGA_utilization_synth.rpt -pb topLevelVGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 785.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 23:01:50 2018...
