verilog xil_defaultlib --include "../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/ec67/hdl" --include "../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/70cf/hdl" --include "../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ip/ZAES_processing_system7_0_0" \
"../../../bd/ZAES/ip/ZAES_processing_system7_0_0/sim/ZAES_processing_system7_0_0.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/AddRoundKey.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/AddRoundKey_expanbkb.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/AES_Full_AES_s_axi.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/InvMixColumns.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/InvMixColumns_decdEe.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/InvSubBytes.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/InvSubBytes_decipcud.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/MixColumns.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/MixColumns_cipher.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/SubBytes.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/SubBytes_cipher.v" \
"../../../../PynqZ1AES.srcs/sources_1/bd/ZAES/ipshared/f298/hdl/verilog/AES_Full.v" \
"../../../bd/ZAES/ip/ZAES_AES_Full_0_0/sim/ZAES_AES_Full_0_0.v" \
"../../../bd/ZAES/sim/ZAES.v" \
"../../../bd/ZAES/ip/ZAES_auto_pc_0/sim/ZAES_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
