// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="knn_vote_cluster0,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.325500,HLS_SYN_LAT=251,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4151,HLS_SYN_LUT=1168,HLS_VERSION=2018_2}" *)

module knn_vote_cluster0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_pp0_stage0 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_state8 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
output  [31:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg[31:0] Output_1_V_V;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] knn_set_59;
reg   [31:0] knn_set_0;
reg   [31:0] knn_set_1;
reg   [31:0] knn_set_2;
reg   [31:0] knn_set_3;
reg   [31:0] knn_set_4;
reg   [31:0] knn_set_5;
reg   [31:0] knn_set_6;
reg   [31:0] knn_set_7;
reg   [31:0] knn_set_8;
reg   [31:0] knn_set_9;
reg   [31:0] knn_set_10;
reg   [31:0] knn_set_11;
reg   [31:0] knn_set_12;
reg   [31:0] knn_set_13;
reg   [31:0] knn_set_14;
reg   [31:0] knn_set_15;
reg   [31:0] knn_set_16;
reg   [31:0] knn_set_17;
reg   [31:0] knn_set_18;
reg   [31:0] knn_set_19;
reg   [31:0] knn_set_20;
reg   [31:0] knn_set_21;
reg   [31:0] knn_set_22;
reg   [31:0] knn_set_23;
reg   [31:0] knn_set_24;
reg   [31:0] knn_set_25;
reg   [31:0] knn_set_26;
reg   [31:0] knn_set_27;
reg   [31:0] knn_set_28;
reg   [31:0] knn_set_29;
reg   [31:0] knn_set_30;
reg   [31:0] knn_set_31;
reg   [31:0] knn_set_32;
reg   [31:0] knn_set_33;
reg   [31:0] knn_set_34;
reg   [31:0] knn_set_35;
reg   [31:0] knn_set_36;
reg   [31:0] knn_set_37;
reg   [31:0] knn_set_38;
reg   [31:0] knn_set_39;
reg   [31:0] knn_set_40;
reg   [31:0] knn_set_41;
reg   [31:0] knn_set_42;
reg   [31:0] knn_set_43;
reg   [31:0] knn_set_44;
reg   [31:0] knn_set_45;
reg   [31:0] knn_set_46;
reg   [31:0] knn_set_47;
reg   [31:0] knn_set_48;
reg   [31:0] knn_set_49;
reg   [31:0] knn_set_50;
reg   [31:0] knn_set_51;
reg   [31:0] knn_set_52;
reg   [31:0] knn_set_53;
reg   [31:0] knn_set_54;
reg   [31:0] knn_set_55;
reg   [31:0] knn_set_56;
reg   [31:0] knn_set_57;
reg   [31:0] knn_set_58;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_597_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond2_fu_969_p2;
reg    Output_1_V_V_blk_n;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond_fu_1540_p2;
wire    ap_CS_fsm_state9;
reg   [5:0] indvar_flatten_reg_356;
reg   [4:0] i3_reg_367;
reg   [31:0] label_list_2_s_reg_378;
reg   [31:0] label_list_2_reg_390;
reg   [31:0] label_list_1_reg_402;
reg   [31:0] min_distance_list_2_7_reg_414;
reg   [31:0] min_distance_list_2_reg_426;
reg   [31:0] min_distance_list_1_reg_438;
reg   [1:0] j_reg_450;
wire   [5:0] i_1_fu_603_p2;
reg   [5:0] i_1_reg_1580;
reg    ap_block_state2;
reg    ap_block_state4;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_block_state4_io;
wire   [5:0] i_2_fu_975_p2;
reg   [31:0] knn_set_59_load_reg_1594;
reg   [31:0] knn_set_0_load_reg_1599;
reg   [31:0] knn_set_1_load_reg_1604;
reg   [31:0] knn_set_2_load_reg_1609;
reg   [31:0] knn_set_3_load_reg_1614;
reg   [31:0] knn_set_4_load_reg_1619;
reg   [31:0] knn_set_5_load_reg_1624;
reg   [31:0] knn_set_6_load_reg_1629;
reg   [31:0] knn_set_7_load_reg_1634;
reg   [31:0] knn_set_8_load_reg_1639;
reg   [31:0] knn_set_9_load_reg_1644;
reg   [31:0] knn_set_10_load_reg_1649;
reg   [31:0] knn_set_11_load_reg_1654;
reg   [31:0] knn_set_12_load_reg_1659;
reg   [31:0] knn_set_13_load_reg_1664;
reg   [31:0] knn_set_14_load_reg_1669;
reg   [31:0] knn_set_15_load_reg_1674;
reg   [31:0] knn_set_16_load_reg_1679;
reg   [31:0] knn_set_17_load_reg_1684;
reg   [31:0] knn_set_18_load_reg_1689;
reg   [31:0] knn_set_19_load_reg_1694;
reg   [31:0] knn_set_20_load_reg_1699;
reg   [31:0] knn_set_21_load_reg_1704;
reg   [31:0] knn_set_22_load_reg_1709;
reg   [31:0] knn_set_23_load_reg_1714;
reg   [31:0] knn_set_24_load_reg_1719;
reg   [31:0] knn_set_25_load_reg_1724;
reg   [31:0] knn_set_26_load_reg_1729;
reg   [31:0] knn_set_27_load_reg_1734;
reg   [31:0] knn_set_28_load_reg_1739;
reg   [31:0] knn_set_29_load_reg_1744;
reg   [31:0] knn_set_30_load_reg_1749;
reg   [31:0] knn_set_31_load_reg_1754;
reg   [31:0] knn_set_32_load_reg_1759;
reg   [31:0] knn_set_33_load_reg_1764;
reg   [31:0] knn_set_34_load_reg_1769;
reg   [31:0] knn_set_35_load_reg_1774;
reg   [31:0] knn_set_36_load_reg_1779;
reg   [31:0] knn_set_37_load_reg_1784;
reg   [31:0] knn_set_38_load_reg_1789;
reg   [31:0] knn_set_39_load_reg_1794;
reg   [31:0] knn_set_40_load_reg_1799;
reg   [31:0] knn_set_41_load_reg_1804;
reg   [31:0] knn_set_42_load_reg_1809;
reg   [31:0] knn_set_43_load_reg_1814;
reg   [31:0] knn_set_44_load_reg_1819;
reg   [31:0] knn_set_45_load_reg_1824;
reg   [31:0] knn_set_46_load_reg_1829;
reg   [31:0] knn_set_47_load_reg_1834;
reg   [31:0] knn_set_48_load_reg_1839;
reg   [31:0] knn_set_49_load_reg_1844;
reg   [31:0] knn_set_50_load_reg_1849;
reg   [31:0] knn_set_51_load_reg_1854;
reg   [31:0] knn_set_52_load_reg_1859;
reg   [31:0] knn_set_53_load_reg_1864;
reg   [31:0] knn_set_54_load_reg_1869;
reg   [31:0] knn_set_55_load_reg_1874;
reg   [31:0] knn_set_56_load_reg_1879;
reg   [31:0] knn_set_57_load_reg_1884;
reg   [31:0] knn_set_58_load_reg_1889;
wire   [0:0] exitcond_flatten_fu_1243_p2;
reg   [0:0] exitcond_flatten_reg_1894;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] indvar_flatten_next_fu_1249_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [4:0] label_list_2_7_mid2_1_fu_1305_p3;
reg   [4:0] label_list_2_7_mid2_1_reg_1903;
reg   [2:0] label_list_2_7_mid2_2_reg_1908;
wire   [5:0] tmp_t_fu_1327_p2;
wire   [1:0] j_1_fu_1333_p2;
wire   [31:0] label_list_2_2_fu_1464_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] min_distance_list_2_2_fu_1472_p3;
wire   [31:0] label_list_2_4_fu_1508_p3;
wire   [31:0] min_distance_list_2_5_fu_1516_p3;
wire   [31:0] label_list_1_1_fu_1524_p3;
wire   [31:0] min_distance_list_1_2_fu_1532_p3;
wire   [1:0] i_3_fu_1546_p2;
reg   [1:0] i_3_reg_1955;
reg    ap_block_state8_io;
wire   [31:0] tmp_V_3_fu_1565_p5;
reg   [31:0] tmp_V_3_reg_1960;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
wire   [5:0] ap_phi_mux_i_phi_fu_338_p4;
reg   [5:0] i_reg_334;
wire    ap_CS_fsm_state3;
reg   [5:0] i1_reg_345;
reg   [4:0] ap_phi_mux_i3_phi_fu_371_p4;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_min_distance_list_2_6_reg_461;
reg   [31:0] ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461;
reg   [1:0] i5_reg_586;
wire    ap_CS_fsm_state7;
wire   [31:0] tmp_V_2_fu_1552_p5;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire   [3:0] tmp_fu_1225_p1;
wire   [5:0] p_shl_fu_1229_p3;
wire   [5:0] i3_cast_fu_1221_p1;
wire   [0:0] exitcond3_fu_1255_p2;
wire   [4:0] i_s_fu_1269_p2;
wire   [3:0] tmp_1_fu_1279_p1;
wire   [5:0] p_shl_mid1_fu_1283_p3;
wire   [5:0] i3_cast_mid1_fu_1275_p1;
wire   [5:0] tmp_7_mid1_fu_1291_p2;
wire   [5:0] tmp_7_fu_1237_p2;
wire   [1:0] j_mid2_fu_1261_p3;
wire   [5:0] tmp_5_fu_1323_p1;
wire   [5:0] tmp_7_mid2_fu_1297_p3;
wire   [0:0] tmp_3_fu_1342_p2;
wire   [0:0] not_tmp_3_fu_1362_p2;
wire   [0:0] tmp_3_1_fu_1356_p2;
wire   [5:0] phitmp_1_cast_cast_fu_1368_p1;
wire   [5:0] pos_1_fu_1348_p3;
wire   [5:0] pos_1_1_fu_1372_p3;
wire   [3:0] tmp_8_fu_1390_p4;
wire   [0:0] icmp_fu_1400_p2;
wire   [1:0] tmp_6_fu_1380_p1;
wire   [1:0] phitmp_2_fu_1406_p3;
wire   [0:0] tmp_3_2_fu_1384_p2;
wire   [5:0] phitmp_2_cast_cast_fu_1414_p1;
wire   [5:0] pos_1_2_fu_1418_p3;
wire   [4:0] tmp_9_fu_1426_p4;
wire   [0:0] tmp_2_fu_1442_p2;
wire   [31:0] label_list_2_7_mid2_fu_1339_p1;
wire   [0:0] icmp1_fu_1436_p2;
wire   [31:0] label_list_2_1_fu_1448_p3;
wire   [31:0] min_distance_list_2_3_fu_1456_p3;
wire   [0:0] tmp_14_1_fu_1486_p2;
wire   [0:0] tmp_10_1_fu_1480_p2;
wire   [31:0] label_list_2_3_fu_1492_p3;
wire   [31:0] min_distance_list_2_4_fu_1500_p3;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_647;
reg    ap_condition_311;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 knn_set_59 = 32'd0;
#0 knn_set_0 = 32'd0;
#0 knn_set_1 = 32'd0;
#0 knn_set_2 = 32'd0;
#0 knn_set_3 = 32'd0;
#0 knn_set_4 = 32'd0;
#0 knn_set_5 = 32'd0;
#0 knn_set_6 = 32'd0;
#0 knn_set_7 = 32'd0;
#0 knn_set_8 = 32'd0;
#0 knn_set_9 = 32'd0;
#0 knn_set_10 = 32'd0;
#0 knn_set_11 = 32'd0;
#0 knn_set_12 = 32'd0;
#0 knn_set_13 = 32'd0;
#0 knn_set_14 = 32'd0;
#0 knn_set_15 = 32'd0;
#0 knn_set_16 = 32'd0;
#0 knn_set_17 = 32'd0;
#0 knn_set_18 = 32'd0;
#0 knn_set_19 = 32'd0;
#0 knn_set_20 = 32'd0;
#0 knn_set_21 = 32'd0;
#0 knn_set_22 = 32'd0;
#0 knn_set_23 = 32'd0;
#0 knn_set_24 = 32'd0;
#0 knn_set_25 = 32'd0;
#0 knn_set_26 = 32'd0;
#0 knn_set_27 = 32'd0;
#0 knn_set_28 = 32'd0;
#0 knn_set_29 = 32'd0;
#0 knn_set_30 = 32'd0;
#0 knn_set_31 = 32'd0;
#0 knn_set_32 = 32'd0;
#0 knn_set_33 = 32'd0;
#0 knn_set_34 = 32'd0;
#0 knn_set_35 = 32'd0;
#0 knn_set_36 = 32'd0;
#0 knn_set_37 = 32'd0;
#0 knn_set_38 = 32'd0;
#0 knn_set_39 = 32'd0;
#0 knn_set_40 = 32'd0;
#0 knn_set_41 = 32'd0;
#0 knn_set_42 = 32'd0;
#0 knn_set_43 = 32'd0;
#0 knn_set_44 = 32'd0;
#0 knn_set_45 = 32'd0;
#0 knn_set_46 = 32'd0;
#0 knn_set_47 = 32'd0;
#0 knn_set_48 = 32'd0;
#0 knn_set_49 = 32'd0;
#0 knn_set_50 = 32'd0;
#0 knn_set_51 = 32'd0;
#0 knn_set_52 = 32'd0;
#0 knn_set_53 = 32'd0;
#0 knn_set_54 = 32'd0;
#0 knn_set_55 = 32'd0;
#0 knn_set_56 = 32'd0;
#0 knn_set_57 = 32'd0;
#0 knn_set_58 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

knn_vote_cluster0bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
knn_vote_cluster0bkb_U1(
    .din0(min_distance_list_1_reg_438),
    .din1(min_distance_list_2_reg_426),
    .din2(min_distance_list_2_7_reg_414),
    .din3(i5_reg_586),
    .dout(tmp_V_2_fu_1552_p5)
);

knn_vote_cluster0bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
knn_vote_cluster0bkb_U2(
    .din0(label_list_1_reg_402),
    .din1(label_list_2_reg_390),
    .din2(label_list_2_s_reg_378),
    .din3(i5_reg_586),
    .dout(tmp_V_3_fu_1565_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state9) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1)) | ((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0)) | (~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
        end else if ((((1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0)) | (~((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0)) & (1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_311)) begin
        if (((tmp_t_fu_1327_p2 == 6'd0) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_0_load_reg_1599;
        end else if ((1'b1 == ap_condition_647)) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_59_load_reg_1594;
        end else if (((tmp_t_fu_1327_p2 == 6'd58) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_58_load_reg_1889;
        end else if (((tmp_t_fu_1327_p2 == 6'd57) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_57_load_reg_1884;
        end else if (((tmp_t_fu_1327_p2 == 6'd56) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_56_load_reg_1879;
        end else if (((tmp_t_fu_1327_p2 == 6'd55) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_55_load_reg_1874;
        end else if (((tmp_t_fu_1327_p2 == 6'd54) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_54_load_reg_1869;
        end else if (((tmp_t_fu_1327_p2 == 6'd53) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_53_load_reg_1864;
        end else if (((tmp_t_fu_1327_p2 == 6'd52) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_52_load_reg_1859;
        end else if (((tmp_t_fu_1327_p2 == 6'd51) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_51_load_reg_1854;
        end else if (((tmp_t_fu_1327_p2 == 6'd50) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_50_load_reg_1849;
        end else if (((tmp_t_fu_1327_p2 == 6'd49) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_49_load_reg_1844;
        end else if (((tmp_t_fu_1327_p2 == 6'd48) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_48_load_reg_1839;
        end else if (((tmp_t_fu_1327_p2 == 6'd47) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_47_load_reg_1834;
        end else if (((tmp_t_fu_1327_p2 == 6'd46) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_46_load_reg_1829;
        end else if (((tmp_t_fu_1327_p2 == 6'd45) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_45_load_reg_1824;
        end else if (((tmp_t_fu_1327_p2 == 6'd44) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_44_load_reg_1819;
        end else if (((tmp_t_fu_1327_p2 == 6'd43) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_43_load_reg_1814;
        end else if (((tmp_t_fu_1327_p2 == 6'd42) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_42_load_reg_1809;
        end else if (((tmp_t_fu_1327_p2 == 6'd41) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_41_load_reg_1804;
        end else if (((tmp_t_fu_1327_p2 == 6'd40) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_40_load_reg_1799;
        end else if (((tmp_t_fu_1327_p2 == 6'd39) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_39_load_reg_1794;
        end else if (((tmp_t_fu_1327_p2 == 6'd38) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_38_load_reg_1789;
        end else if (((tmp_t_fu_1327_p2 == 6'd37) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_37_load_reg_1784;
        end else if (((tmp_t_fu_1327_p2 == 6'd36) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_36_load_reg_1779;
        end else if (((tmp_t_fu_1327_p2 == 6'd35) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_35_load_reg_1774;
        end else if (((tmp_t_fu_1327_p2 == 6'd34) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_34_load_reg_1769;
        end else if (((tmp_t_fu_1327_p2 == 6'd33) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_33_load_reg_1764;
        end else if (((tmp_t_fu_1327_p2 == 6'd32) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_32_load_reg_1759;
        end else if (((tmp_t_fu_1327_p2 == 6'd31) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_31_load_reg_1754;
        end else if (((tmp_t_fu_1327_p2 == 6'd30) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_30_load_reg_1749;
        end else if (((tmp_t_fu_1327_p2 == 6'd29) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_29_load_reg_1744;
        end else if (((tmp_t_fu_1327_p2 == 6'd28) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_28_load_reg_1739;
        end else if (((tmp_t_fu_1327_p2 == 6'd27) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_27_load_reg_1734;
        end else if (((tmp_t_fu_1327_p2 == 6'd26) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_26_load_reg_1729;
        end else if (((tmp_t_fu_1327_p2 == 6'd25) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_25_load_reg_1724;
        end else if (((tmp_t_fu_1327_p2 == 6'd24) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_24_load_reg_1719;
        end else if (((tmp_t_fu_1327_p2 == 6'd23) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_23_load_reg_1714;
        end else if (((tmp_t_fu_1327_p2 == 6'd22) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_22_load_reg_1709;
        end else if (((tmp_t_fu_1327_p2 == 6'd21) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_21_load_reg_1704;
        end else if (((tmp_t_fu_1327_p2 == 6'd20) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_20_load_reg_1699;
        end else if (((tmp_t_fu_1327_p2 == 6'd19) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_19_load_reg_1694;
        end else if (((tmp_t_fu_1327_p2 == 6'd18) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_18_load_reg_1689;
        end else if (((tmp_t_fu_1327_p2 == 6'd17) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_17_load_reg_1684;
        end else if (((tmp_t_fu_1327_p2 == 6'd16) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_16_load_reg_1679;
        end else if (((tmp_t_fu_1327_p2 == 6'd15) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_15_load_reg_1674;
        end else if (((tmp_t_fu_1327_p2 == 6'd14) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_14_load_reg_1669;
        end else if (((tmp_t_fu_1327_p2 == 6'd13) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_13_load_reg_1664;
        end else if (((tmp_t_fu_1327_p2 == 6'd12) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_12_load_reg_1659;
        end else if (((tmp_t_fu_1327_p2 == 6'd11) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_11_load_reg_1654;
        end else if (((tmp_t_fu_1327_p2 == 6'd10) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_10_load_reg_1649;
        end else if (((tmp_t_fu_1327_p2 == 6'd9) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_9_load_reg_1644;
        end else if (((tmp_t_fu_1327_p2 == 6'd8) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_8_load_reg_1639;
        end else if (((tmp_t_fu_1327_p2 == 6'd7) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_7_load_reg_1634;
        end else if (((tmp_t_fu_1327_p2 == 6'd6) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_6_load_reg_1629;
        end else if (((tmp_t_fu_1327_p2 == 6'd5) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_5_load_reg_1624;
        end else if (((tmp_t_fu_1327_p2 == 6'd4) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_4_load_reg_1619;
        end else if (((tmp_t_fu_1327_p2 == 6'd3) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_3_load_reg_1614;
        end else if (((tmp_t_fu_1327_p2 == 6'd2) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_2_load_reg_1609;
        end else if (((tmp_t_fu_1327_p2 == 6'd1) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= knn_set_1_load_reg_1604;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 <= ap_phi_reg_pp0_iter0_min_distance_list_2_6_reg_461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd1))) begin
        i1_reg_345 <= 6'd0;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0))) begin
        i1_reg_345 <= i_2_fu_975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        i3_reg_367 <= label_list_2_7_mid2_1_reg_1903;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        i3_reg_367 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i5_reg_586 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1))) begin
        i5_reg_586 <= i_3_reg_1955;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_334 <= i_1_reg_1580;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_334 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
        indvar_flatten_reg_356 <= indvar_flatten_next_fu_1249_p2;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        indvar_flatten_reg_356 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
        j_reg_450 <= j_1_fu_1333_p2;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        j_reg_450 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        label_list_1_reg_402 <= label_list_1_1_fu_1524_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        label_list_1_reg_402 <= 32'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        label_list_2_reg_390 <= label_list_2_4_fu_1508_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        label_list_2_reg_390 <= 32'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        label_list_2_s_reg_378 <= label_list_2_2_fu_1464_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        label_list_2_s_reg_378 <= 32'd9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        min_distance_list_1_reg_438 <= min_distance_list_1_2_fu_1532_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        min_distance_list_1_reg_438 <= 32'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        min_distance_list_2_7_reg_414 <= min_distance_list_2_2_fu_1472_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        min_distance_list_2_7_reg_414 <= 32'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        min_distance_list_2_reg_426 <= min_distance_list_2_5_fu_1516_p3;
    end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        min_distance_list_2_reg_426 <= 32'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_1894 <= exitcond_flatten_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_1580 <= i_1_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8))) begin
        i_3_reg_1955 <= i_3_fu_1546_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_0 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
        knn_set_0_load_reg_1599 <= knn_set_0;
        knn_set_10_load_reg_1649 <= knn_set_10;
        knn_set_11_load_reg_1654 <= knn_set_11;
        knn_set_12_load_reg_1659 <= knn_set_12;
        knn_set_13_load_reg_1664 <= knn_set_13;
        knn_set_14_load_reg_1669 <= knn_set_14;
        knn_set_15_load_reg_1674 <= knn_set_15;
        knn_set_16_load_reg_1679 <= knn_set_16;
        knn_set_17_load_reg_1684 <= knn_set_17;
        knn_set_18_load_reg_1689 <= knn_set_18;
        knn_set_19_load_reg_1694 <= knn_set_19;
        knn_set_1_load_reg_1604 <= knn_set_1;
        knn_set_20_load_reg_1699 <= knn_set_20;
        knn_set_21_load_reg_1704 <= knn_set_21;
        knn_set_22_load_reg_1709 <= knn_set_22;
        knn_set_23_load_reg_1714 <= knn_set_23;
        knn_set_24_load_reg_1719 <= knn_set_24;
        knn_set_25_load_reg_1724 <= knn_set_25;
        knn_set_26_load_reg_1729 <= knn_set_26;
        knn_set_27_load_reg_1734 <= knn_set_27;
        knn_set_28_load_reg_1739 <= knn_set_28;
        knn_set_29_load_reg_1744 <= knn_set_29;
        knn_set_2_load_reg_1609 <= knn_set_2;
        knn_set_30_load_reg_1749 <= knn_set_30;
        knn_set_31_load_reg_1754 <= knn_set_31;
        knn_set_32_load_reg_1759 <= knn_set_32;
        knn_set_33_load_reg_1764 <= knn_set_33;
        knn_set_34_load_reg_1769 <= knn_set_34;
        knn_set_35_load_reg_1774 <= knn_set_35;
        knn_set_36_load_reg_1779 <= knn_set_36;
        knn_set_37_load_reg_1784 <= knn_set_37;
        knn_set_38_load_reg_1789 <= knn_set_38;
        knn_set_39_load_reg_1794 <= knn_set_39;
        knn_set_3_load_reg_1614 <= knn_set_3;
        knn_set_40_load_reg_1799 <= knn_set_40;
        knn_set_41_load_reg_1804 <= knn_set_41;
        knn_set_42_load_reg_1809 <= knn_set_42;
        knn_set_43_load_reg_1814 <= knn_set_43;
        knn_set_44_load_reg_1819 <= knn_set_44;
        knn_set_45_load_reg_1824 <= knn_set_45;
        knn_set_46_load_reg_1829 <= knn_set_46;
        knn_set_47_load_reg_1834 <= knn_set_47;
        knn_set_48_load_reg_1839 <= knn_set_48;
        knn_set_49_load_reg_1844 <= knn_set_49;
        knn_set_4_load_reg_1619 <= knn_set_4;
        knn_set_50_load_reg_1849 <= knn_set_50;
        knn_set_51_load_reg_1854 <= knn_set_51;
        knn_set_52_load_reg_1859 <= knn_set_52;
        knn_set_53_load_reg_1864 <= knn_set_53;
        knn_set_54_load_reg_1869 <= knn_set_54;
        knn_set_55_load_reg_1874 <= knn_set_55;
        knn_set_56_load_reg_1879 <= knn_set_56;
        knn_set_57_load_reg_1884 <= knn_set_57;
        knn_set_58_load_reg_1889 <= knn_set_58;
        knn_set_59_load_reg_1594 <= knn_set_59;
        knn_set_5_load_reg_1624 <= knn_set_5;
        knn_set_6_load_reg_1629 <= knn_set_6;
        knn_set_7_load_reg_1634 <= knn_set_7;
        knn_set_8_load_reg_1639 <= knn_set_8;
        knn_set_9_load_reg_1644 <= knn_set_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_1 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_10 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_11 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_12 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_13 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_14 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_15 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_16 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_17 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_18 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_19 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_2 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_20 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_21 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_22 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_23 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_24 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_25 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_26 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_27 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_28 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_29 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_3 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_30 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd31) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_31 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd32) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_32 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd33) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_33 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd34) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_34 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd35) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_35 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd36) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_36 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd37) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_37 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd38) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_38 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd39) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_39 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_4 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd40) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_40 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd41) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_41 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd42) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_42 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd43) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_43 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd44) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_44 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd45) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_45 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd46) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_46 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd47) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_47 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd48) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_48 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd49) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_49 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_5 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd50) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_50 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd51) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_51 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd52) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_52 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd53) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_53 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd54) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_54 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd55) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_55 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd56) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_56 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd57) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_57 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd58) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_58 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_i_phi_fu_338_p4 == 6'd63) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd62) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd61) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd60) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd59) & (exitcond1_fu_597_p2 == 1'd0))))) begin
        knn_set_59 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_6 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_7 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_8 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (ap_phi_mux_i_phi_fu_338_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0))) begin
        knn_set_9 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
        label_list_2_7_mid2_1_reg_1903 <= label_list_2_7_mid2_1_fu_1305_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1243_p2 == 1'd0))) begin
        label_list_2_7_mid2_2_reg_1908 <= {{label_list_2_7_mid2_1_fu_1305_p3[4:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0))) begin
        tmp_V_3_reg_1960 <= tmp_V_3_fu_1565_p5;
    end
end

always @ (*) begin
    if (((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0)) | (~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Output_1_V_V = tmp_V_3_reg_1960;
    end else if (((1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0))) begin
        Output_1_V_V = tmp_V_2_fu_1552_p5;
    end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0))) begin
        Output_1_V_V = Input_1_V_V;
    end else begin
        Output_1_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state9)) | ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0)) | (~((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0)) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0)))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1243_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_1894 == 1'd0))) begin
        ap_phi_mux_i3_phi_fu_371_p4 = label_list_2_7_mid2_1_reg_1903;
    end else begin
        ap_phi_mux_i3_phi_fu_371_p4 = i3_reg_367;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_597_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_i_phi_fu_338_p4 == 6'd58) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd57) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd56) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd55) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd54) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd53) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd52) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd51) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd50) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd49) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd48) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd47) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd46) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd45) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd44) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd43) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd42) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd41) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd40) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd39) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd38) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd37) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd36) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd35) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd34) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd33) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd32) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd31) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd30) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd29) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd28) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd27) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd26) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd25) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd24) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd23) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd22) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd21) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd20) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd19) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd18) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd17) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd16) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd15) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd14) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd13) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd12) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd11) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd10) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd9) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd8) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd7) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd6) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd5) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd4) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd3) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd2) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd1) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd0) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd63) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd62) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd61) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd60) & (exitcond1_fu_597_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_338_p4 == 6'd59) & (exitcond1_fu_597_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((1'b1 == ap_block_state4_io) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state4) & (exitcond2_fu_969_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_1243_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_1243_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state8_io) & (1'b1 == ap_CS_fsm_state8) & (exitcond_fu_1540_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_597_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state4 = ((1'b0 == Input_1_V_V_ap_vld) & (exitcond2_fu_969_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state4_io = ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (exitcond2_fu_969_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (exitcond_fu_1540_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_311 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_647 = (((tmp_t_fu_1327_p2 == 6'd63) & (exitcond_flatten_fu_1243_p2 == 1'd0)) | ((tmp_t_fu_1327_p2 == 6'd62) & (exitcond_flatten_fu_1243_p2 == 1'd0)) | ((tmp_t_fu_1327_p2 == 6'd61) & (exitcond_flatten_fu_1243_p2 == 1'd0)) | ((tmp_t_fu_1327_p2 == 6'd60) & (exitcond_flatten_fu_1243_p2 == 1'd0)) | ((tmp_t_fu_1327_p2 == 6'd59) & (exitcond_flatten_fu_1243_p2 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_i_phi_fu_338_p4 = i_reg_334;

assign ap_phi_reg_pp0_iter0_min_distance_list_2_6_reg_461 = 'bx;

assign exitcond1_fu_597_p2 = ((i_reg_334 == 6'd60) ? 1'b1 : 1'b0);

assign exitcond2_fu_969_p2 = ((i1_reg_345 == 6'd60) ? 1'b1 : 1'b0);

assign exitcond3_fu_1255_p2 = ((j_reg_450 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1243_p2 = ((indvar_flatten_reg_356 == 6'd60) ? 1'b1 : 1'b0);

assign exitcond_fu_1540_p2 = ((i5_reg_586 == 2'd3) ? 1'b1 : 1'b0);

assign i3_cast_fu_1221_p1 = ap_phi_mux_i3_phi_fu_371_p4;

assign i3_cast_mid1_fu_1275_p1 = i_s_fu_1269_p2;

assign i_1_fu_603_p2 = (i_reg_334 + 6'd1);

assign i_2_fu_975_p2 = (i1_reg_345 + 6'd1);

assign i_3_fu_1546_p2 = (i5_reg_586 + 2'd1);

assign i_s_fu_1269_p2 = (5'd1 + ap_phi_mux_i3_phi_fu_371_p4);

assign icmp1_fu_1436_p2 = ((tmp_9_fu_1426_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1400_p2 = ((tmp_8_fu_1390_p4 != 4'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_1249_p2 = (6'd1 + indvar_flatten_reg_356);

assign j_1_fu_1333_p2 = (2'd1 + j_mid2_fu_1261_p3);

assign j_mid2_fu_1261_p3 = ((exitcond3_fu_1255_p2[0:0] === 1'b1) ? 2'd0 : j_reg_450);

assign label_list_1_1_fu_1524_p3 = ((tmp_10_1_fu_1480_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1339_p1 : label_list_1_reg_402);

assign label_list_2_1_fu_1448_p3 = ((tmp_2_fu_1442_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1339_p1 : label_list_2_s_reg_378);

assign label_list_2_2_fu_1464_p3 = ((icmp1_fu_1436_p2[0:0] === 1'b1) ? label_list_2_reg_390 : label_list_2_1_fu_1448_p3);

assign label_list_2_3_fu_1492_p3 = ((tmp_14_1_fu_1486_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1339_p1 : label_list_2_reg_390);

assign label_list_2_4_fu_1508_p3 = ((tmp_10_1_fu_1480_p2[0:0] === 1'b1) ? label_list_1_reg_402 : label_list_2_3_fu_1492_p3);

assign label_list_2_7_mid2_1_fu_1305_p3 = ((exitcond3_fu_1255_p2[0:0] === 1'b1) ? i_s_fu_1269_p2 : ap_phi_mux_i3_phi_fu_371_p4);

assign label_list_2_7_mid2_fu_1339_p1 = label_list_2_7_mid2_2_reg_1908;

assign min_distance_list_1_2_fu_1532_p3 = ((tmp_10_1_fu_1480_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 : min_distance_list_1_reg_438);

assign min_distance_list_2_2_fu_1472_p3 = ((icmp1_fu_1436_p2[0:0] === 1'b1) ? min_distance_list_2_reg_426 : min_distance_list_2_3_fu_1456_p3);

assign min_distance_list_2_3_fu_1456_p3 = ((tmp_2_fu_1442_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 : min_distance_list_2_7_reg_414);

assign min_distance_list_2_4_fu_1500_p3 = ((tmp_14_1_fu_1486_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461 : min_distance_list_2_reg_426);

assign min_distance_list_2_5_fu_1516_p3 = ((tmp_10_1_fu_1480_p2[0:0] === 1'b1) ? min_distance_list_1_reg_438 : min_distance_list_2_4_fu_1500_p3);

assign not_tmp_3_fu_1362_p2 = (tmp_3_fu_1342_p2 ^ 1'd1);

assign p_shl_fu_1229_p3 = {{tmp_fu_1225_p1}, {2'd0}};

assign p_shl_mid1_fu_1283_p3 = {{tmp_1_fu_1279_p1}, {2'd0}};

assign phitmp_1_cast_cast_fu_1368_p1 = not_tmp_3_fu_1362_p2;

assign phitmp_2_cast_cast_fu_1414_p1 = phitmp_2_fu_1406_p3;

assign phitmp_2_fu_1406_p3 = ((icmp_fu_1400_p2[0:0] === 1'b1) ? 2'd2 : tmp_6_fu_1380_p1);

assign pos_1_1_fu_1372_p3 = ((tmp_3_1_fu_1356_p2[0:0] === 1'b1) ? phitmp_1_cast_cast_fu_1368_p1 : pos_1_fu_1348_p3);

assign pos_1_2_fu_1418_p3 = ((tmp_3_2_fu_1384_p2[0:0] === 1'b1) ? phitmp_2_cast_cast_fu_1414_p1 : pos_1_1_fu_1372_p3);

assign pos_1_fu_1348_p3 = ((tmp_3_fu_1342_p2[0:0] === 1'b1) ? 6'd0 : 6'd40);

assign tmp_10_1_fu_1480_p2 = ((pos_1_2_fu_1418_p3 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_14_1_fu_1486_p2 = ((pos_1_2_fu_1418_p3 == 6'd1) ? 1'b1 : 1'b0);

assign tmp_1_fu_1279_p1 = i_s_fu_1269_p2[3:0];

assign tmp_2_fu_1442_p2 = ((pos_1_2_fu_1418_p3 == 6'd2) ? 1'b1 : 1'b0);

assign tmp_3_1_fu_1356_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461) < $signed(min_distance_list_2_reg_426)) ? 1'b1 : 1'b0);

assign tmp_3_2_fu_1384_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461) < $signed(min_distance_list_2_7_reg_414)) ? 1'b1 : 1'b0);

assign tmp_3_fu_1342_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_6_reg_461) < $signed(min_distance_list_1_reg_438)) ? 1'b1 : 1'b0);

assign tmp_5_fu_1323_p1 = j_mid2_fu_1261_p3;

assign tmp_6_fu_1380_p1 = pos_1_1_fu_1372_p3[1:0];

assign tmp_7_fu_1237_p2 = (p_shl_fu_1229_p3 - i3_cast_fu_1221_p1);

assign tmp_7_mid1_fu_1291_p2 = (p_shl_mid1_fu_1283_p3 - i3_cast_mid1_fu_1275_p1);

assign tmp_7_mid2_fu_1297_p3 = ((exitcond3_fu_1255_p2[0:0] === 1'b1) ? tmp_7_mid1_fu_1291_p2 : tmp_7_fu_1237_p2);

assign tmp_8_fu_1390_p4 = {{pos_1_1_fu_1372_p3[5:2]}};

assign tmp_9_fu_1426_p4 = {{pos_1_2_fu_1418_p3[5:1]}};

assign tmp_fu_1225_p1 = ap_phi_mux_i3_phi_fu_371_p4[3:0];

assign tmp_t_fu_1327_p2 = (tmp_5_fu_1323_p1 + tmp_7_mid2_fu_1297_p3);

endmodule //knn_vote_cluster0
