# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/top_w_proc_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:07 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/top_w_proc_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# End time: 11:05:08 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/hs_uart.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:08 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/hs_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity hs_uart
# -- Compiling architecture behavioural of hs_uart
# End time: 11:05:09 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/bytetx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:09 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/bytetx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bytetx
# -- Compiling architecture Behavioral of bytetx
# End time: 11:05:10 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:10 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ECC/Desktop/teaching/DD/Intel/Schweigi_Intel/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 11:05:10 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top(behavioral)
# vsim work.top(behavioral) 
# Start time: 12:51:22 on Nov 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hs_uart(behavioural)
# Loading work.bytetx(behavioral)
# Loading work.alu(behavioral)
# End time: 12:51:58 on Nov 08,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
