/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module lakeroad_xilinx_ultrascale_plus_or1_2(a, b, out0);
  input a;
  input b;
  output out0;
  LUT2 #(
    .INIT(4'he)
  ) lut2_0 (
    .I0(a),
    .I1(b),
    .O(out0)
  );
endmodule

