{"Source Block": ["oh/elink/hdl/etx_protocol.v@69:89@HdlStmProcess", "\t\t      .packet_in\t(etx_packet[PW-1:0]));//input\n   \n   //Hold transaction while waiting\n   //This transaction should be flushed out on wait????\n   reg \t tx_access_reg;  \n   always @ (posedge clk)\n     if(!nreset)\n       begin\n\t  tx_access_reg <= 'b0;\n\t  tx_packet[PW-1:0] <= 'b0;\t  \n       end\n     else if(~(etx_wr_wait | etx_rd_wait))\n       begin\n\t  tx_packet[PW-1:0] <= etx_packet[PW-1:0];\n\t  tx_access_reg     <= tx_enable & etx_access;\n       end\n  \n   //Clear out the access while in wait state\n   //the IO pipeline flushes out\n   assign tx_access = tx_access_reg  &\n\t\t      ~(tx_wr_wait | tx_rd_wait);\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[75, "     if(!nreset)\n"], [76, "       begin\n"], [77, "\t  tx_access_reg <= 'b0;\n"], [78, "\t  tx_packet[PW-1:0] <= 'b0;\t  \n"], [79, "       end\n"], [80, "     else if(~(etx_wr_wait | etx_rd_wait))\n"], [81, "       begin\n"], [82, "\t  tx_packet[PW-1:0] <= etx_packet[PW-1:0];\n"], [83, "\t  tx_access_reg     <= tx_enable & etx_access;\n"], [84, "       end\n"]], "Add": [[84, "     if(~etx_wait)\n"], [84, "       tx_packet[PW-1:0] <= etx_packet[PW-1:0];\n"]]}}