Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Hexplay_Converter
Compiling module xil_defaultlib.PDU
Compiling module xil_defaultlib.PC_Generator
Compiling module xil_defaultlib.Adder
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.dist_mem_inst
Compiling module xil_defaultlib.Inst_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Predict
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Shift_Left
Compiling module xil_defaultlib.Hazard_Detect
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.RAM128X1D
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.dist_mem_data
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
