0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/peter/adder/adder.sim/sim_1/synth/func/peripheral_test_tb_func_synth.v,1479978641,verilog,,,,glbl;peripheral_test_ver;seven_seg,,,,,,,,
C:/Users/peter/adder/adder.srcs/sources_1/new/peripheral_test_tb.v,1479972875,verilog,,,,peripheral_test_tb,,,,,,,,
