WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1331004 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 29247769 heartbeat IPC: 0.3419 cumulative IPC: 0.1791 (Simulation time: 00 hr 04 min 47 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 27916766 cumulative IPC: 0.1791 (Simulation time: 00 hr 04 min 47 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 27916766 cumulative IPC: 0.1791 (Simulation time: 00 hr 04 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1791 instructions: 5000003 cycles: 27916766
CPU 0 Branch Prediction Accuracy: 94.93% MPKI: 9.369 Average ROB Occupancy at Mispredict: 122
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.28
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     404269 HIT:     158904 MISS:     245365
LLC LOAD         ACCESS:     160190 HIT:      14644 MISS:     145546
LLC RFO          ACCESS:     100755 HIT:       3086 MISS:      97669
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     140495 HIT:     140491 MISS:          4
LLC TRANSLATION  ACCESS:       2829 HIT:        683 MISS:       2146
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 934.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1511827 HIT:    1471381 MISS:      40446
cpu0_DTLB LOAD         ACCESS:    1511827 HIT:    1471381 MISS:      40446
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 62.35 cycles
cpu0_ITLB TOTAL        ACCESS:        168 HIT:        159 MISS:          9
cpu0_ITLB LOAD         ACCESS:        168 HIT:        159 MISS:          9
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 492.9 cycles
cpu0_L1D TOTAL        ACCESS:    1929956 HIT:     795183 MISS:    1134773
cpu0_L1D LOAD         ACCESS:    1022779 HIT:     412685 MISS:     610094
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     898515 HIT:     379831 MISS:     518684
cpu0_L1D TRANSLATION  ACCESS:       8662 HIT:       2667 MISS:       5995
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 187.3 cycles
cpu0_L1I TOTAL        ACCESS:        181 HIT:        103 MISS:         78
cpu0_L1I LOAD         ACCESS:        181 HIT:        103 MISS:         78
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 294.2 cycles
cpu0_L2C TOTAL        ACCESS:     411096 HIT:     147307 MISS:     263789
cpu0_L2C LOAD         ACCESS:     164779 HIT:       4589 MISS:     160190
cpu0_L2C RFO          ACCESS:     101081 HIT:        326 MISS:     100755
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     139249 HIT:     139234 MISS:         15
cpu0_L2C TRANSLATION  ACCESS:       5987 HIT:       3158 MISS:       2829
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 890.2 cycles
cpu0_STLB TOTAL        ACCESS:      12142 HIT:       3530 MISS:       8612
cpu0_STLB LOAD         ACCESS:      12142 HIT:       3530 MISS:       8612
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 335.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      69628
  ROW_BUFFER_MISS:     175723
 AVG DBUS CONGESTED CYCLE: 3.926
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18674
  FULL:     128893
