Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/Final Project  Sound Analysis/Project Files/sound_analysis/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/Final Project  Sound Analysis/Project Files/sound_analysis/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: delay_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "delay_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "delay_module"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : delay_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : delay_module.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../Verilog Files/mybram.v" in library work
Compiling verilog file "../../Verilog Files/delay_module.v" in library work
Module <mybram> compiled
Module <delay_module> compiled
No errors in compilation
Analysis of file <"delay_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <delay_module> in library <work> with parameters.
	SAMPLES = "00000000000000000000000011110000"
	SAMPLING_RATE = "00000000000000000101110111000000"

Analyzing hierarchy for module <mybram> in library <work> with parameters.
	LOGSIZE = "00000000000000000000000000001101"
	WIDTH = "00000000000000000000000000001100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <delay_module>.
	SAMPLES = 32'sb00000000000000000000000011110000
	SAMPLING_RATE = 32'sb00000000000000000101110111000000
Module <delay_module> is correct for synthesis.
 
Analyzing module <mybram> in library <work>.
	LOGSIZE = 32'sb00000000000000000000000000001101
	WIDTH = 32'sb00000000000000000000000000001100
Module <mybram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mybram>.
    Related source file is "../../Verilog Files/mybram.v".
    Found 8192x12-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 12-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <mybram> synthesized.


Synthesizing Unit <delay_module>.
    Related source file is "../../Verilog Files/delay_module.v".
WARNING:Xst:646 - Signal <mem_out<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <delay_state> of Case statement line 68 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <delay_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <delay_state>.
    Found 1-bit register for signal <done>.
    Found 12-bit register for signal <modified_sample>.
    Found 13-bit register for signal <addr>.
    Found 13-bit up counter for signal <current_pointer>.
    Found 4-bit register for signal <delay_state>.
    Found 13-bit register for signal <delayed_pointer>.
    Found 5x9-bit multiplier for signal <delayed_pointer$mult0000> created at line 75.
    Found 13-bit subtractor for signal <delayed_pointer$sub0000> created at line 75.
    Found 12-bit register for signal <mem_in>.
    Found 12-bit adder for signal <modified_sample$addsub0000> created at line 91.
    Found 1-bit register for signal <write>.
    Summary:
	inferred   1 Counter(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <delay_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8192x12-bit single-port RAM                           : 1
# Multipliers                                          : 1
 5x9-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 13-bit subtractor                                     : 1
# Counters                                             : 1
 13-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 2
 12-bit register                                       : 3
 13-bit register                                       : 2
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <delay_module>.
INFO:Xst - The RAM <store_delay_samples/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <store_delay_samples/dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 12-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <mem_in>        |          |
    |     doA            | connected to signal <mem_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_delayed_pointer_mult0000 by adding 1 register level(s).
Unit <delay_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8192x12-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 5x9-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 13-bit subtractor                                     : 1
# Counters                                             : 1
 13-bit up counter                                     : 1
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <delay_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block delay_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : delay_module.ngr
Top Level Output File Name         : delay_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 161
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 12
#      LUT2                        : 26
#      LUT3                        : 28
#      LUT3_D                      : 1
#      LUT4                        : 6
#      LUT4_L                      : 13
#      MUXCY                       : 34
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 69
#      FDE                         : 69
# RAMS                             : 6
#      RAMB16_S2                   : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 19
#      OBUF                        : 13
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                       52  out of  33792     0%  
 Number of Slice Flip Flops:             69  out of  67584     0%  
 Number of 4 input LUTs:                 87  out of  67584     0%  
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    684     4%  
 Number of BRAMs:                         6  out of    144     4%  
 Number of MULT18X18s:                    1  out of    144     0%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.488ns (Maximum Frequency: 222.792MHz)
   Minimum input arrival time before clock: 10.098ns
   Maximum output required time after clock: 5.630ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.488ns (frequency: 222.792MHz)
  Total number of paths / destination ports: 456 / 95
-------------------------------------------------------------------------
Delay:               4.488ns (Levels of Logic = 13)
  Source:            current_pointer_1 (FF)
  Destination:       current_pointer_12 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: current_pointer_1 to current_pointer_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.568   1.010  current_pointer_1 (current_pointer_1)
     LUT1:I0->O            1   0.439   0.000  Mcount_current_pointer_cy<1>_rt (Mcount_current_pointer_cy<1>_rt)
     MUXCY:S->O            1   0.298   0.000  Mcount_current_pointer_cy<1> (Mcount_current_pointer_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<2> (Mcount_current_pointer_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<3> (Mcount_current_pointer_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<4> (Mcount_current_pointer_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<5> (Mcount_current_pointer_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<6> (Mcount_current_pointer_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<7> (Mcount_current_pointer_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<8> (Mcount_current_pointer_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<9> (Mcount_current_pointer_cy<9>)
     MUXCY:CI->O           1   0.053   0.000  Mcount_current_pointer_cy<10> (Mcount_current_pointer_cy<10>)
     MUXCY:CI->O           0   0.053   0.000  Mcount_current_pointer_cy<11> (Mcount_current_pointer_cy<11>)
     XORCY:CI->O           1   1.274   0.000  Mcount_current_pointer_xor<12> (Result<12>)
     FDE:D                     0.370          current_pointer_12
    ----------------------------------------
    Total                      4.488ns (3.479ns logic, 1.010ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 992 / 123
-------------------------------------------------------------------------
Offset:              10.098ns (Levels of Logic = 5)
  Source:            delay_amount<4> (PAD)
  Destination:       delayed_pointer_12 (FF)
  Destination Clock: clock rising

  Data Path: delay_amount<4> to delayed_pointer_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.701  delay_amount_4_IBUF (delay_amount_4_IBUF)
     MULT18X18:A4->P11     1   5.388   0.803  Mmult_delayed_pointer_mult0000 (delayed_pointer_mult0000<11>)
     LUT2:I0->O            1   0.439   0.000  Msub_delayed_pointer_sub0000_lut<11> (Msub_delayed_pointer_sub0000_lut<11>)
     MUXCY:S->O            0   0.298   0.000  Msub_delayed_pointer_sub0000_cy<11> (Msub_delayed_pointer_sub0000_cy<11>)
     XORCY:CI->O           1   1.274   0.000  Msub_delayed_pointer_sub0000_xor<12> (delayed_pointer_sub0000<12>)
     FDE:D                     0.370          delayed_pointer_12
    ----------------------------------------
    Total                     10.098ns (8.594ns logic, 1.504ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            done (FF)
  Destination:       done (PAD)
  Source Clock:      clock rising

  Data Path: done to done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  done (done_OBUF)
     OBUF:I->O                 4.361          done_OBUF (done)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.34 secs
 
--> 


Total memory usage is 453340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

