

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'
================================================================
* Date:           Thu Nov 14 14:30:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  2.345 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     4099|  21.336 ns|  21.864 us|    4|  4099|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_936_2  |        1|     4096|         2|          1|          1|  1 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     136|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      38|     239|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln960_fu_241_p2               |         +|   0|  0|  23|          16|           1|
    |j_2_fu_226_p2                     |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_232_p2                |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln936_fu_221_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln975_fu_259_p2              |      icmp|   0|  0|  15|           8|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |axi_data_2_fu_317_p3              |    select|   0|  0|   9|           1|           9|
    |select_ln975_1_fu_335_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln975_fu_328_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 136|          74|          62|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_sof_2_phi_fu_184_p4  |   9|          2|    1|          2|
    |counter_loc_1_out_o             |   9|          2|   16|         32|
    |j_fu_110                        |   9|          2|   13|         26|
    |m_axis_video_TDATA_blk_n        |   9|          2|    1|          2|
    |ovrlayYUV_blk_n                 |   9|          2|    1|          2|
    |phi_ln991_reg_192               |   9|          2|    1|          2|
    |sof_2_reg_180                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 103|         22|   36|         76|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_last_reg_394         |   1|   0|    1|          0|
    |icmp_ln936_reg_390       |   1|   0|    1|          0|
    |icmp_ln975_reg_399       |   1|   0|    1|          0|
    |j_fu_110                 |  13|   0|   13|          0|
    |phi_ln991_reg_192        |   1|   0|    1|          0|
    |sof_2_reg_180            |   1|   0|    1|          0|
    |sub_cast_cast_reg_385    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2|  return value|
|sof                         |   in|    1|     ap_none|                                                sof|        scalar|
|width_load_cast1            |   in|   13|   ap_stable|                                   width_load_cast1|        scalar|
|ovrlayYUV_dout              |   in|   24|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_empty_n           |   in|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_read              |  out|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|colorFormat_load            |   in|    8|   ap_stable|                                   colorFormat_load|        scalar|
|m_axis_video_TDATA          |  out|   24|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TREADY         |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID         |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST          |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP          |  out|    3|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB          |  out|    3|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER          |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST          |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID            |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|sub_cast                    |   in|   13|   ap_stable|                                           sub_cast|        scalar|
|counter_loc_1_out_i         |   in|   16|     ap_ovld|                                  counter_loc_1_out|       pointer|
|counter_loc_1_out_o         |  out|   16|     ap_ovld|                                  counter_loc_1_out|       pointer|
|counter_loc_1_out_o_ap_vld  |  out|    1|     ap_ovld|                                  counter_loc_1_out|       pointer|
|phi_ln991_out               |  out|    1|      ap_vld|                                      phi_ln991_out|       pointer|
|phi_ln991_out_ap_vld        |  out|    1|      ap_vld|                                      phi_ln991_out|       pointer|
|counter                     |  out|   16|      ap_vld|                                            counter|       pointer|
|counter_ap_vld              |  out|    1|      ap_vld|                                            counter|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_cast_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub_cast"   --->   Operation 7 'read' 'sub_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%colorFormat_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_load"   --->   Operation 8 'read' 'colorFormat_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%width_load_cast1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %width_load_cast1"   --->   Operation 9 'read' 'width_load_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 10 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_cast_cast = sext i13 %sub_cast_read"   --->   Operation 11 'sext' 'sub_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_35"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_22, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body22"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 0, void %for.body45_ifconv, i1 %sof_read, void %newFuncRoot"   --->   Operation 17 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_ln991 = phi i1 %trunc_ln963, void %for.body45_ifconv, i1 0, void %newFuncRoot" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:991]   --->   Operation 18 'phi' 'phi_ln991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i13 %j" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln936 = zext i13 %j_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 20 'zext' 'zext_ln936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.82ns)   --->   "%icmp_ln936 = icmp_eq  i13 %j_1, i13 %width_load_cast1_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 21 'icmp' 'icmp_ln936' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 0"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%j_2 = add i13 %j_1, i13 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 23 'add' 'j_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln936 = br i1 %icmp_ln936, void %for.body22.split, void %for.inc114.loopexit.exitStub" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 24 'br' 'br_ln936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln939 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_33" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:939]   --->   Operation 25 'specpipeline' 'specpipeline_ln939' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln936 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 26 'specloopname' 'specloopname_ln936' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%axi_last = icmp_eq  i14 %zext_ln936, i14 %sub_cast_cast" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:949]   --->   Operation 27 'icmp' 'axi_last' <Predicate = (!icmp_ln936)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln958 = br i1 %sof_2, void %for.body45_ifconv, void %if.then35" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:958]   --->   Operation 28 'br' 'br_ln958' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%counter_loc_1_out_load = load i16 %counter_loc_1_out" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:960]   --->   Operation 29 'load' 'counter_loc_1_out_load' <Predicate = (!icmp_ln936 & sof_2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln960 = add i16 %counter_loc_1_out_load, i16 1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:960]   --->   Operation 30 'add' 'add_ln960' <Predicate = (!icmp_ln936 & sof_2)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln960 = store i16 %add_ln960, i16 %counter" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:960]   --->   Operation 31 'store' 'store_ln960' <Predicate = (!icmp_ln936 & sof_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln961 = store i16 %add_ln960, i16 %counter_loc_1_out" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:961]   --->   Operation 32 'store' 'store_ln961' <Predicate = (!icmp_ln936 & sof_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln961 = br void %for.body45_ifconv" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:961]   --->   Operation 33 'br' 'br_ln961' <Predicate = (!icmp_ln936 & sof_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%icmp_ln975 = icmp_eq  i8 %colorFormat_load_read, i8 0" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 34 'icmp' 'icmp_ln975' <Predicate = (!icmp_ln936)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln936 = store i13 %j_2, i13 %j" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 35 'store' 'store_ln936' <Predicate = (!icmp_ln936)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln936 = br void %for.body22" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936]   --->   Operation 36 'br' 'br_ln936' <Predicate = (!icmp_ln936)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%counter_loc_1_out_load_1 = load i16 %counter_loc_1_out" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 37 'load' 'counter_loc_1_out_load_1' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln963 = trunc i16 %counter_loc_1_out_load_1" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 38 'trunc' 'trunc_ln963' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.94ns)   --->   "%ovrlayYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 39 'read' 'ovrlayYUV_read' <Predicate = (!icmp_ln936)> <Delay = 1.94> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%pix_444 = trunc i24 %ovrlayYUV_read" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 40 'trunc' 'pix_444' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pix_rgb_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 8, i32 15" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 41 'partselect' 'pix_rgb_2' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%pix_rgb = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 16, i32 23" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963]   --->   Operation 42 'partselect' 'pix_rgb' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_444" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:984]   --->   Operation 43 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln936 & !icmp_ln975)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb_2" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:978]   --->   Operation 44 'bitconcatenate' 'axi_data_1' <Predicate = (!icmp_ln936 & icmp_ln975)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.39ns)   --->   "%axi_data_2 = select i1 %icmp_ln975, i9 %axi_data_1, i9 %axi_data" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 45 'select' 'axi_data_2' <Predicate = (!icmp_ln936)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln880 = sext i9 %axi_data_2" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 46 'sext' 'sext_ln880' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln975 = select i1 %icmp_ln975, i8 %pix_rgb, i8 %pix_rgb_2" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 47 'select' 'select_ln975' <Predicate = (!icmp_ln936)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln975_1 = select i1 %icmp_ln975, i8 %pix_444, i8 %pix_rgb" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 48 'select' 'select_ln975_1' <Predicate = (!icmp_ln936)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln975_1, i8 %select_ln975" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_3 = partset i24 @_ssdm_op_PartSet.i24.i24.i16.i32.i32, i24 %sext_ln880, i16 %tmp, i32 8, i32 23" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:975]   --->   Operation 50 'partset' 'axi_data_3' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln990 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i24 %axi_data_3, i3 7, i3 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:990]   --->   Operation 51 'write' 'write_ln990' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln991 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %phi_ln991_out, i1 %phi_ln991" [C:/Users/shen/Downloads/vitis_2/dp_live/dp_live.runs/mpsoc_preset_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:991]   --->   Operation 52 'write' 'write_ln991' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_load_cast1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ counter_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ phi_ln991_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca             ) [ 011100]
sub_cast_read            (read               ) [ 000000]
colorFormat_load_read    (read               ) [ 001100]
width_load_cast1_read    (read               ) [ 001100]
sof_read                 (read               ) [ 011100]
sub_cast_cast            (sext               ) [ 001100]
specaxissidechannel_ln0  (specaxissidechannel) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
store_ln0                (store              ) [ 000000]
br_ln0                   (br                 ) [ 011100]
sof_2                    (phi                ) [ 001100]
phi_ln991                (phi                ) [ 001010]
j_1                      (load               ) [ 000000]
zext_ln936               (zext               ) [ 000000]
icmp_ln936               (icmp               ) [ 001100]
speclooptripcount_ln0    (speclooptripcount  ) [ 000000]
j_2                      (add                ) [ 000000]
br_ln936                 (br                 ) [ 000000]
specpipeline_ln939       (specpipeline       ) [ 000000]
specloopname_ln936       (specloopname       ) [ 000000]
axi_last                 (icmp               ) [ 001100]
br_ln958                 (br                 ) [ 000000]
counter_loc_1_out_load   (load               ) [ 000000]
add_ln960                (add                ) [ 000000]
store_ln960              (store              ) [ 000000]
store_ln961              (store              ) [ 000000]
br_ln961                 (br                 ) [ 000000]
icmp_ln975               (icmp               ) [ 001100]
store_ln936              (store              ) [ 000000]
br_ln936                 (br                 ) [ 011100]
counter_loc_1_out_load_1 (load               ) [ 000000]
trunc_ln963              (trunc              ) [ 011000]
ovrlayYUV_read           (read               ) [ 000000]
pix_444                  (trunc              ) [ 000000]
pix_rgb_2                (partselect         ) [ 000000]
pix_rgb                  (partselect         ) [ 000000]
axi_data                 (bitconcatenate     ) [ 000000]
axi_data_1               (bitconcatenate     ) [ 000000]
axi_data_2               (select             ) [ 000000]
sext_ln880               (sext               ) [ 000000]
select_ln975             (select             ) [ 000000]
select_ln975_1           (select             ) [ 000000]
tmp                      (bitconcatenate     ) [ 000000]
axi_data_3               (partset            ) [ 000000]
write_ln990              (write              ) [ 000000]
write_ln991              (write              ) [ 000000]
ret_ln0                  (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width_load_cast1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_load_cast1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="colorFormat_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sub_cast">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_cast"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="counter_loc_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phi_ln991_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln991_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i24.i24.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="j_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub_cast_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_cast_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="colorFormat_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="width_load_cast1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="13" slack="0"/>
<pin id="129" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_load_cast1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sof_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ovrlayYUV_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayYUV_read/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln990_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="3" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="1" slack="0"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="0" index="7" bw="1" slack="0"/>
<pin id="153" dir="0" index="8" bw="24" slack="0"/>
<pin id="154" dir="0" index="9" bw="1" slack="0"/>
<pin id="155" dir="0" index="10" bw="1" slack="0"/>
<pin id="156" dir="0" index="11" bw="1" slack="1"/>
<pin id="157" dir="0" index="12" bw="1" slack="1"/>
<pin id="158" dir="0" index="13" bw="1" slack="0"/>
<pin id="159" dir="0" index="14" bw="1" slack="0"/>
<pin id="160" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln990/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln991_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln991/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="sof_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="sof_2_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_ln991_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln991 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="phi_ln991_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln991/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sub_cast_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_cast_cast/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="13" slack="1"/>
<pin id="216" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln936_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln936/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln936_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="0"/>
<pin id="223" dir="0" index="1" bw="13" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln936/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="axi_last_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="counter_loc_1_out_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_1_out_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln960_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln960/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln960_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln960/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln961_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln961/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln975_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln975/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln936_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="13" slack="1"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln936/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="counter_loc_1_out_load_1_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_1_out_load_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln963_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln963/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="pix_444_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="0"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_444/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pix_rgb_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_rgb_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pix_rgb_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="24" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="0" index="3" bw="6" slack="0"/>
<pin id="296" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_rgb/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="axi_data_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="8" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="axi_data_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="axi_data_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="axi_data_2/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln880_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln880/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln975_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln975/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln975_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln975_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="axi_data_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="0" index="2" bw="16" slack="0"/>
<pin id="354" dir="0" index="3" bw="5" slack="0"/>
<pin id="355" dir="0" index="4" bw="6" slack="0"/>
<pin id="356" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_3/3 "/>
</bind>
</comp>

<comp id="363" class="1005" name="j_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="370" class="1005" name="colorFormat_load_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_load_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="width_load_cast1_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="13" slack="1"/>
<pin id="377" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="width_load_cast1_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="sof_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="sub_cast_cast_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast_cast "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln936_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln936 "/>
</bind>
</comp>

<comp id="394" class="1005" name="axi_last_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln975_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln975 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln963_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln963 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="161"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="169"><net_src comp="102" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="170"><net_src comp="104" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="172"><net_src comp="106" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="178"><net_src comp="108" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="208"><net_src comp="114" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="214" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="68" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="78" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="226" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="138" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="82" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="138" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="82" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="138" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="88" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="90" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="94" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="277" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="92" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="94" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="281" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="301" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="291" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="281" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="277" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="291" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="96" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="328" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="357"><net_src comp="98" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="324" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="342" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="361"><net_src comp="90" pin="0"/><net_sink comp="350" pin=4"/></net>

<net id="362"><net_src comp="350" pin="5"/><net_sink comp="144" pin=8"/></net>

<net id="366"><net_src comp="110" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="373"><net_src comp="120" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="378"><net_src comp="126" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="383"><net_src comp="132" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="388"><net_src comp="205" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="393"><net_src comp="221" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="232" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="402"><net_src comp="259" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="409"><net_src comp="273" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {}
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
	Port: counter_loc_1_out | {2 }
	Port: phi_ln991_out | {4 }
	Port: counter | {2 }
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : width_load_cast1 | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : ovrlayYUV | {3 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : colorFormat_load | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : sub_cast | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : counter_loc_1_out | {2 3 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 : counter | {}
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		zext_ln936 : 1
		icmp_ln936 : 1
		j_2 : 1
		br_ln936 : 2
		axi_last : 2
		br_ln958 : 1
		add_ln960 : 1
		store_ln960 : 2
		store_ln961 : 2
		store_ln936 : 2
	State 3
		trunc_ln963 : 1
		axi_data : 1
		axi_data_1 : 1
		axi_data_2 : 2
		sext_ln880 : 3
		select_ln975 : 1
		select_ln975_1 : 1
		tmp : 2
		axi_data_3 : 4
		write_ln990 : 5
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |         icmp_ln936_fu_221         |    0    |    20   |
|   icmp   |          axi_last_fu_232          |    0    |    20   |
|          |         icmp_ln975_fu_259         |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|    add   |             j_2_fu_226            |    0    |    20   |
|          |          add_ln960_fu_241         |    0    |    23   |
|----------|-----------------------------------|---------|---------|
|          |         axi_data_2_fu_317         |    0    |    9    |
|  select  |        select_ln975_fu_328        |    0    |    8    |
|          |       select_ln975_1_fu_335       |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          |     sub_cast_read_read_fu_114     |    0    |    0    |
|          | colorFormat_load_read_read_fu_120 |    0    |    0    |
|   read   | width_load_cast1_read_read_fu_126 |    0    |    0    |
|          |        sof_read_read_fu_132       |    0    |    0    |
|          |     ovrlayYUV_read_read_fu_138    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln990_write_fu_144     |    0    |    0    |
|          |      write_ln991_write_fu_173     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |        sub_cast_cast_fu_205       |    0    |    0    |
|          |         sext_ln880_fu_324         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln936_fu_217         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln963_fu_273        |    0    |    0    |
|          |           pix_444_fu_277          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          pix_rgb_2_fu_281         |    0    |    0    |
|          |           pix_rgb_fu_291          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          axi_data_fu_301          |    0    |    0    |
|bitconcatenate|         axi_data_1_fu_309         |    0    |    0    |
|          |             tmp_fu_342            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |         axi_data_3_fu_350         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   123   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       axi_last_reg_394      |    1   |
|colorFormat_load_read_reg_370|    8   |
|      icmp_ln936_reg_390     |    1   |
|      icmp_ln975_reg_399     |    1   |
|          j_reg_363          |   13   |
|      phi_ln991_reg_192      |    1   |
|        sof_2_reg_180        |    1   |
|       sof_read_reg_380      |    1   |
|    sub_cast_cast_reg_385    |   14   |
|     trunc_ln963_reg_406     |    1   |
|width_load_cast1_read_reg_375|   13   |
+-----------------------------+--------+
|            Total            |   55   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| phi_ln991_reg_192 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    2   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   55   |   132  |
+-----------+--------+--------+--------+
