<!DOCTYPE html>
<html >
<head>
  <!-- Site made with Mobirise Website Builder v4.8.10, https://mobirise.com -->
  <meta charset="UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="generator" content="Mobirise v4.8.10, mobirise.com">
  <meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1">
  <link rel="shortcut icon" href="assets/images/screen-shot-2018-12-31-at-12.35.34-128x125.png" type="image/x-icon">
  <meta name="description" content="Website Maker Description">
  <title>Research06</title>
  <link rel="stylesheet" href="assets/web/assets/mobirise-icons-bold/mobirise-icons-bold.css">
  <link rel="stylesheet" href="assets/web/assets/mobirise-icons/mobirise-icons.css">
  <link rel="stylesheet" href="assets/tether/tether.min.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap-grid.min.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap-reboot.min.css">
  <link rel="stylesheet" href="assets/socicon/css/styles.css">
  <link rel="stylesheet" href="assets/dropdown/css/style.css">
  <link rel="stylesheet" href="assets/animatecss/animate.min.css">
  <link rel="stylesheet" href="assets/theme/css/style.css">
  <link rel="stylesheet" href="assets/mobirise/css/mbr-additional.css" type="text/css">
  
  
  
</head>
<body>
  <section class="menu cid-rcO6hkGWf0" once="menu" id="menu1-40">

    

    <nav class="navbar navbar-expand beta-menu navbar-dropdown align-items-center navbar-fixed-top navbar-toggleable-sm">
        <button class="navbar-toggler navbar-toggler-right" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
                <span></span>
            </div>
        </button>
        <div class="menu-logo">
            <div class="navbar-brand">
                <span class="navbar-logo">
                    <a href="Index.html">
                         <img src="assets/images/screen-shot-2018-12-31-at-12.35.34-122x119.png" alt="Mobirise" title="" style="height: 3.8rem;">
                    </a>
                </span>
                <span class="navbar-caption-wrap"><a class="navbar-caption text-black display-2" href="index.html#header1-3">HPCAT<br></a></span>
            </div>
        </div>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
            <ul class="navbar-nav nav-dropdown nav-right" data-app-modern-menu="true"><li class="nav-item">
                    <a class="nav-link link text-black display-4" href="Index.html"><span class="mbrib-home mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">Home</font></a>
                </li>
                <li class="nav-item">
                    <a class="nav-link link text-black display-4" href="Director.html"><span class="mbrib-user mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">Director</font></a>
                </li>
                <li class="nav-item"><a class="nav-link link text-black display-4" href="Journal.html"><span class="mbrib-edit mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">Publications</font></a>
                </li>
                <li class="nav-item"><a class="nav-link link text-black display-4" href="OurGroup.html"><span class="mbrib-users mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                    <font size="+1">Members</font><br></a>
                </li><li class="nav-item"><a class="nav-link link text-black display-4" href="News.html"><span class="mbrib-preview mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">News</font></a></li><li class="nav-item"><a class="nav-link link text-black display-4" href="OpenPositions.html"><span class="mbrib-search mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">Open Positions</font></a></li><li class="nav-item"><a class="nav-link link text-black display-4" href="ContactUs.html"><span class="mbrib-letter mbr-iconfont mbr-iconfont-btn" style="color: rgb(0, 0, 0);"></span>
                        <font size="+1">Contact Us</font></a></li></ul>
            
        </div>
    </nav>
</section>

<section class="engine"><a href="https://mobirise.info/z">best html templates</a></section><section class="header1 cid-rcO6hkldkc mbr-parallax-background" id="header1-3z">

    

    

    <div class="container">
        <div class="row justify-content-md-center">
            <div class="mbr-white col-md-10">
                <h1 class="mbr-section-title align-center mbr-bold pb-3 mbr-fonts-style display-1">
                    Research Topic</h1>
                
                
                
            </div>
        </div>
    </div>

</section>

<section class="mbr-section content4 cid-rcOr29oAum" id="content4-5b">

    

    <div class="container">
        <div class="media-container-row">
            <div class="title col-12 col-md-8">
                <h2 class="align-center pb-3 mbr-fonts-style display-2">Emerging Interconnects Technologies for Network-on-Chips</h2>
                <h3 class="mbr-section-subtitle align-center mbr-light mbr-fonts-style display-5">Current Researchers: Yuan Li, Hao Zheng;</h3>
                
            </div>
        </div>
    </div>
</section>

<section class="mbr-section article content1 cid-rcOraornp2" id="content1-5c">
    
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text col-12 col-md-8 mbr-fonts-style display-7"><div>There is a shift from multi-core to many-core architectures containing hundreds to a thousand cores on a single chip. However, traditional on-chip metallic interconnects require excessive power as technology keeps scaling and will not be able to provide communication support for manycore architectures.</div><div><br></div><div>Moreover, fundamental signaling limitations (reflections, crosstalk), electromagnetic interference (EMI), clock skew, and other problems associated with metallic interconnects will only exacerbate the power dissipation problem and thereby limit the performance of future manycore processors.</div><div><br></div><div>Emerging interconnect technologies such as silicon-photonics and wireless interconnects are under serious consideration for meeting the manycore communication requirements. However, the use of a single interconnect technology is not sufficient to provide satisfactory performance. Silicon photonic on-chip interconnects offer low latency, low power consumption, and high bandwidth for on-chip communication. But, they suffer from scalability difficulties and high optical power loss (insertion loss) when scaled to thousands of cores. On the other hand, on-chip wireless interconnects have the advantages of distance-independent energy consumption. But, limited frequency spectrum and higher energy/bit limit the use of wireless technology.</div><div><br></div><div>In this project we are leveraging the advantages of both wireless and photonic technologies, and exploring a network-on- chip called OWN (Optical Wireless Network) architecture for many-core systems. We are designing silicon photonic links for communication among the neighboring cores in a cluster of tiles with relatively short distances, and reconfigurable wireless links for inter-cluster while for inter-cluster communications and long distances on the chip.</div></div>
        </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPC1bDZp9" id="content6-90">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                    <h4 class="counter">01.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">A. Sikder, A. Kodi, S. Kaya, D. Carbaugh, S. Laha, A. Louri, H. Xin and J. Wu, “Sustainability in Network-on-Chips by Exploring Heterogeneity in Emerging Technologies,” in IEEE Transactions on Sustainable Computing, 2018. doi: 10.1109/TSUSC.2018.2861362</h3>
                    <p class="mbr-fonts-style display-7">With the scaling of technology, the computing industry is experiencing a shift from multi-core to many- core architectures. However, traditional metallic-based on-chip interconnects may not scale to support many-core architectures due to high power dissipation, and increased communication latency. Attention has recently shifted to emerging technologies such as silicon-photonics and wireless interconnects to implement future on-chip communications. Although emerging technologies show promising results for power-efficient, low-latency, and scalable on-chip interconnects, the use of single technology may not be sufficient to scale future architectures. This encourages the introduction of heterogeneity in the use of emerging technologies for NoCs.<br><br>In this paper, we extend the heterogeneous architecture Optical- Wireless Network-on- Chip (OWN [1]) to Reconfigurable Optical-Wireless Network-on- Chip (R-OWN) by introducing run-time reconfigurable wireless channels. Like OWN, R-OWN is designed such that one-hop photonic interconnect is used up to 64 cores (called a cluster) and communication beyond a cluster is one- hop wireless to limit the network diameter to a maximum of three hops. The photonic bandwidth is efficiently shared using time division multiplexing (TDM) while the wireless bandwidth is shared using frequency division multiplexing (FDM). Packets routed across technologies are proved to be deadlock- free. We propose a preliminary assessment of implementing heterogeneous technologies with the router microarchitecture.<br><br>Further, we also discuss the design of horn antenna for implementing the wireless channels. Our results indicate that R-OWN improves the performance (throughput and latency) by 15% when compared to OWN while consuming 7% more energy than OWN. Further, OWN and R-OWN improve energy-efficiency by 54-61% when compared to WCube and CMesh architectures respectively. It should be noted that both OWN and R-OWN require less area than state-of- the-art wired, wireless and optical on-chip networks.<br></p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rdPC1Pjbxk" id="image4-91">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 58%;">
                    <img src="assets/images/hete6-487x429.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPCAXtmIN" id="content6-92">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                    <h4 class="counter">02.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">S. V. Winkle, A. Kodi, R. Bunescu and A. Louri, “Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning,” in Proceedings of the 24th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Vienna, 2018.</h3>
                    <p class="mbr-fonts-style display-7">As communication energy exceeds computation energy in future technologies, traditional on-chip electrical interconnects face fundamental challenges in the many-core era. Photonic interconnects have been proposed as a disruptive technology solution due to superior performance per Watt, distance independent energy consumption and CMOS compatibility for on-chip interconnects. Static power due to the laser being always switched on, varying link utilization due to spatial and temporal traffic fluctuations and thermal sensitivity are some of the critical challenges facing photonics interconnects. In this paper, we propose photonic interconnects for heterogeneous multicores using a checkerboard pattern that clusters CPU-GPU cores together and implements bandwidth reconfiguration using local router information without global coordination. To reduce the static power, we also propose a dynamic laser scaling technique that predicts the power level for the next epoch using the buffer occupancy of previous epoch. To further improve power-performance trade-offs, we also propose a regression-based machine learning technique for scaling the power of the photonic link. Our simulation results demonstrate a 34% performance improvement over a baseline electrical CMESH while consuming 25% less energy per bit when dynamically reallocating bandwidth. When dynamically scaling laser power, our buffer-based reactive and ML-based proactive prediction techniques show 40 - 65% in power savings with 0 - 14% in throughput loss depending on the reservation window size.<strong><br></strong></p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDoyfeiR" id="content6-97">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                    <h4 class="counter">03.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">J. Wu, A. K. Kodi, S. Kaya, A. Louri and H. Xin, “Monopoles Loaded With 3-D-Printed Dielectrics for Future Wireless Intrachip Communications,” in IEEE Transactions on Antennas and Propagation, vol. 65, no. 12, pp. 6838-6846, Dec. 2017.</h3>
                    <p class="mbr-fonts-style display-7">We propose a novel antenna design enabled by 3-D printing technology for future wireless intrachip interconnects aiming at applications of multicore architectures and system-on- chips. In our proposed design we use vertical quarter-wavelength monopoles at 160 GHz on a ground plane to avoid low antenna radiation efficiency caused by the silicon substrate. The monopoles are surrounded by a specially designed dielectric property distribution. This additional degree of freedom in design enabled by 3-D printing technology is used to tailor the electromagnetic wave propagation.<br><br>As a result, the desired wireless link gain is enhanced and the undesired spatial crosstalk is reduced. Simulation results show that the proposed dielectric loading approach improves the desired link gain by 8- 15 dB and reduces the crosstalk by 9-23 dB from 155 to 165 GHz. As a proof-of- concept, a 60 GHz prototype is designed, fabricated, and characterized. Our measurement results match the simulation results and demonstrate 10-18 dB improvement of the desired link gain and 10-30 dB reduction in the crosstalk from 55 to 61 GHz. The demonstrated transmission loss of the desired link at a distance of 17 mm is only 15 dB, which is over 10 dB better than the previously reported work.<br></p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="mbr-section article content1 cid-rcOrjTu22r" id="content1-5f">
    
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text col-12 col-md-8 mbr-fonts-style display-7"><div></div></div>
        </div>
    </div>
</section>

<section class="cid-rcOrotggdt" id="image4-5l">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 55%;">
                    <img src="assets/images/screen-shot-2019-01-03-at-15.07.58-688x456.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDpKMPQr" id="content6-98">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                      <h4 class="counter">04.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">Ashif I. Sikder, Avinash K. Kodi, and Ahmed Louri. 201616. Reconfigurable Optical and Wireless (R-OWN) Network-on-Chip for High Performance Computing. In Proceedings of the 3rd ACM International Conference on Nanoscale Computing and Communication (NANOCOM ‘16). ACM, New York, NY, Article 25, 6 pages.</h3>
                    <p class="mbr-fonts-style display-7">With the scaling of technology, the industry is experiencing a shift from multi-core to many-core architectures. However, traditional on-chip metallic interconnects may not scale to support these many-core architectures due to the increased hop count, high power dissipation, and increased latency. Recently, attention has recently been shifted to emerging technologies such as optical and wireless interconnects for future on-chip communications. Although emerging technologies show promising results for power-efficient, low-latency, and scalable on-chip interconnects, the use of single technology may not be sufficient to support future many-core architectures.<br><br>In this paper, we propose a Reconfigurable Optical-Wireless Network-on- Chip (R-OWN) that facilitates communication through static optical links and reconfigurable wireless links. The network diameter of R-OWN is restricted to three hops by dividing the network into several optical domains of 64-cores (called a cluster) and by connecting the clusters using one-hop wireless network. The optical bandwidth is efficiently shared using time division multiplexing (TDM), and the wireless bandwidth is shared using frequency division multiplexing (FDM). Packets routed across optical and wireless networks are proved to be deadlock-free. Our results indicate that R- OWN improves energy-efficiency by 44-51%, performance (throughput and latency) by 13- 31%, and area by 4-13% when compared to state-of- the-art wired, wireless, optical, and hybrid on-chip networks.<br></p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rcOrp2dyvS" id="image4-5m">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 177%;">
                    <img src="assets/images/screen-shot-2018-12-20-at-17.33.03-1446x538.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDqHlGMh" id="content6-99">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                      <h4 class="counter">05.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">T. J. Kao and A. Louri, Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects,” in IEEE Photonics Technology Letters, vol. 27, no. 19, pp. 2051-2054, Oct. 2015.</h3>
                    <p class="mbr-fonts-style display-7">Network-on- chip (NoC) is a key component for boosting the system performance of future chip multiprocessors. With the projected increase in the number of cores on the chip, the NoC is perceived to be the limiting component for performance and scaling. Photonic NoCs are under serious consideration for scaling future multicore architectures. In this paper, we propose two photonic NoC architectures based on an optical multilevel signaling technique that can double the transmission bandwidth and reduce the area requirements. Simulation studies show that the proposed methodology saves up to 53% of power and reduces the area overhead by as much as 81% compared with metallic-based NoCs.</p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rcOrn0sFam" id="image4-5k">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 82%;">
                    <img src="assets/images/emerg4-974x502.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDrw3crp" id="content6-9a">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                      <h4 class="counter">06.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">R. W. Morris, A. K. Kodi, A. Louri and R. D. Whaley, “Three-Dimensional Stacked Nanophotonic Network-on-Chip Architecture with Minimal Reconfiguration,” in IEEE Transactions on Computers, vol. 63, no. 1, pp. 243-255, Jan. 2014.</h3>
                    <p class="mbr-fonts-style display-7">As throughput, scalability, and energy efficiency in network-on- chips (NoCs) are becoming critical, there is a growing impetus to explore emerging technologies for implementing NoCs in future multicore and many-core architectures. Two disruptive technologies on the horizon are nanophotonic interconnects (NIs) and 3D stacking. NIs can deliver high on-chip bandwidth while delivering low energy/bit, thereby providing a reasonable performance-per- watt in the future. Three-dimensional stacking can reduce the interconnect distance and increase the bandwidth density by incorporating multiple communication layers. In this paper, we propose an architecture that combines NIs and 3D stacking to design an energy-efficient and reconfigurable NoC.<br><br>We quantitatively compare the hardware complexity of the proposed topology to other nanophotonic networks in terms of hop count, network diameter, radix, and photonic parameters. To maximize performance, we also propose an efficient reconfiguration algorithm that dynamically reallocates channel bandwidth by adapting to traffic fluctuations. For 64-core reconfigured network, our simulation results indicate that the execution time can be reduced up to 25 percent for Splash-2, PARSEC, and SPEC CPU2006 benchmarks. Moreover, for a 256-core version of the proposed architecture, our simulation results indicate a throughput improvement of more than 25 percent and energy savings of 23 percent on synthetic traffic when compared to competitive on-chip electrical and optical networks.</p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rcOrmfw200" id="image4-5j">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 69%;">
                    <img src="assets/images/emerg5-974x710.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDsAfIMT" id="content6-9b">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                      <h4 class="counter">06.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">R. Morris, A. K. Kodi and A. Louri, “Dynamic Reconfiguration of 3D Photonic Networks-on-Chip for Maximizing Performance and Improving Fault Tolerance,” in Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, Vancouver, BC, 2012, pp. 282-293.</h3>
                    <p class="mbr-fonts-style display-7">As power dissipation in future Networks-on- Chips (NoCs) is projected to be a major bottleneck, researchers are actively engaged in developing alternate power-efficient technology solutions. Photonic interconnects is a disruptive technology solution that is capable of delivering the communication bandwidth at low power dissipation when the number of cores is scaled to large numbers. Similarly, 3D stacking is another interconnect technology solution that can lead to low energy/bit for communication. In this paper, we propose to combine photonic interconnects with 3D stacking to develop a scalable, reconfigurable, power-efficient and high-performance interconnect for future many-core systems, called R-3PO (Reconfigurable 3D-Photonic Networks-on- Chip).<br><br>We propose to develop a multi-layer photonic interconnect that can dynamically reconfigure without system intervention and allocate channel bandwidth from less utilized links to more utilized communication links. In addition to improving performance, reconfiguration can re-allocate bandwidth around faulty channels, thereby increasing the resiliency of the architecture and gracefully degrading performance. For 64-core reconfigured network, our simulation results indicate that the performance can be further improved by 10%-25% for Splash-2, PARSEC and SPEC CPU2006 benchmarks, whereas simulation results for 256-core chip indicate a performance improvement of more than 25% while saving 6%-36% energy when compared to state-of- the-art on-chip electrical and optical networks.</p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rdPCFFDE6R" id="image4-94">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 177%;">
                    <img src="assets/images/screen-shot-2018-12-20-at-17.29.37-1446x717.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="mbr-section article content12 cid-rdPDtBep4i" id="content6-9c">
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text counter-container col-12 col-md-8 mbr-fonts-style pt-5">
                <div class="mb-5">
                      <h4 class="counter">07.</h4>
                    <h3 class="mb-3 mbr-fonts-style display-5">R. Morris, A. K. Kodi and A. Louri, “3D-NoC: Reconfigurable 3D photonic on-chip interconnect for multicores,” in Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD), Montreal, QC, 2012, pp. 413-418.</h3>
                    <p class="mbr-fonts-style display-7">The power dissipation of metallic interconnects in future multicore architectures is projected to be a major bottleneck as we scale to sub-nanometer regime. This has motivated researchers to develop alternate power-efficient technology solutions to the performance limitations of future multicores. Nanophotonic interconnects (NIs) is a disruptive technology solution that is capable of delivering the communication bandwidth at low power dissipation when the number of cores is scaled to large numbers. Similarly, 3D stacking is another interconnect technology solution that can lead to low energy/bit for communication.<br><br>In this paper, we propose to combine NIs with 3D stacking to develop a scalable, reconfigurable, power-efficient and high-performance interconnect for future many-core systems called 3D-NoC. We propose to develop a multi-layer NIs that can dynamically reconfigure without system intervention and allocate channel bandwidth from less utilized links to more utilized communication links. Our simulation results indicate that the performance can be further improved by 10%-25% for Splash-2, PARSEC and SPEC CPU2006 benchmarks.</p>
                </div>
              
            </div>
        </div>
    </div>
</section>

<section class="cid-rdPCGu3BFY" id="image4-96">
    <!-- Block parameters controls (Blue "Gear" panel) -->
    
    <!-- End block parameters -->
    <div class="container images-container">
            <div class="media-container-row" style="width: 68%;">
                <div class="img-item item1" style="width: 177%;">
                    <img src="assets/images/screen-shot-2018-12-20-at-17.29.51-1446x524.png" alt="" title="">
                    
                </div>            
            </div>
    </div>
</section>

<section class="cid-rdPq5j4Ss0" id="footer1-8o">

    

    

    <div class="container">
        <div class="media-container-row content text-white">
            <div class="col-12 col-md-3">
                <div class="media-wrap">
                    <a href="#top">
                        <img src="assets/images/gwu-ece-2-111x111.jpg" alt="Mobirise" title="">
                    </a>
                </div>
            </div>
            <div class="col-12 col-md-5 mbr-fonts-style display-7">
                <h5 class="pb-3"><strong>HPCAT Lab<br>High Performance Computing Architectures &amp; Technologies&nbsp;Lab</strong><br></h5>
                <p class="mbr-text"><strong>Department of Electrical and Computer Enginnering </strong><br><strong>School of Engineering and Applied Science<br>The George Washington University </strong><br><br>800 22nd Street NW<br>Washington, DC 20052<br>United States of America&nbsp;</p>
            </div>
            <div class="col-12 col-md-6 mbr-fonts-style display-7">
                <h5 class="pb-3"><strong>
                    Contact</strong></h5>
                <p class="mbr-text"><strong>Ahmed Louri, IEEE Fellow</strong><br>David and Marilyn Karlgaard Endowed Chair Professor of ECE<br>Director, &nbsp;HPCAT Lab&nbsp;<br><br><br>Email: louri@gwu.edu &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;<br>Phone: +1 (202) 994 8241<br></p>
            </div>
        </div>
        <div class="footer-lower">
            <div class="media-container-row">
                <div class="col-sm-12">
                    <hr>
                </div>
            </div>
            <div class="media-container-row mbr-white">
                <div class="col-sm-6 copyright">
                    <p class="mbr-text mbr-fonts-style display-7">
                        © Copyright 2019 HPCAT - All Rights Reserved
                    </p>
                </div>
                <div class="col-md-6">
                    <div class="social-list align-right">
                        <div class="soc-item">
                            <a href="https://twitter.com/HpcatLab" target="_blank">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-twitter socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                        <div class="soc-item">
                            <a href="sorry.html">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-facebook socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                        <div class="soc-item">
                            <a href="sorry.html">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-youtube socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                        <div class="soc-item">
                            <a href="sorry.html">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-instagram socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                        <div class="soc-item">
                            <a href="sorry.html">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-googleplus socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                        <div class="soc-item">
                            <a href="sorry.html">
                                <span class="mbr-iconfont mbr-iconfont-social socicon-wechat socicon" style="color: rgb(0, 0, 0); fill: rgb(0, 0, 0);"></span>
                            </a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </div>
</section>


  <script src="assets/web/assets/jquery/jquery.min.js"></script>
  <script src="assets/popper/popper.min.js"></script>
  <script src="assets/tether/tether.min.js"></script>
  <script src="assets/bootstrap/js/bootstrap.min.js"></script>
  <script src="assets/parallax/jarallax.min.js"></script>
  <script src="assets/viewportchecker/jquery.viewportchecker.js"></script>
  <script src="assets/dropdown/js/script.min.js"></script>
  <script src="assets/touchswipe/jquery.touch-swipe.min.js"></script>
  <script src="assets/smoothscroll/smooth-scroll.js"></script>
  <script src="assets/theme/js/script.js"></script>
  
  
 <div id="scrollToTop" class="scrollToTop mbr-arrow-up"><a style="text-align: center;"><i></i></a></div>
    <input name="animation" type="hidden">
  </body>
</html>