"c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd" VHDL alu 0 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" VHDL alu 2 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" VHDL alu 2 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" VHDL alu 2 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd" VHDL alu 1 0 0 -02
"c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd" VHDL alu 1 0 0 -02
. . 0 0 0