{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512141295532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512141295533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  1 09:14:55 2017 " "Processing started: Fri Dec  1 09:14:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512141295533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141295533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pract7 -c pract7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pract7 -c pract7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141295533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512141295783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512141295784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branchControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchControl-bdf_type " "Found design unit 1: branchControl-bdf_type" {  } { { "branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/branchControl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312937 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "branchControl.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/branchControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-ram_arc " "Found design unit 1: programCounter-ram_arc" {  } { { "programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312938 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pract7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pract7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pract7-bdf_type " "Found design unit 1: pract7-bdf_type" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312939 ""} { "Info" "ISGN_ENTITY_NAME" "1 pract7 " "Found entity 1: pract7" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-bdf_type " "Found design unit 1: extend-bdf_type" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312939 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312940 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dataMemory.vhd " "Can't analyze file -- file dataMemory.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512141312940 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RF.vhd " "Can't analyze file -- file RF.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512141312941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compDos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compDos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compDos-bdf_type " "Found design unit 1: compDos-bdf_type" {  } { { "compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/compDos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312941 ""} { "Info" "ISGN_ENTITY_NAME" "1 compDos " "Found entity 1: compDos" {  } { { "compDos.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/compDos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-bdf_type " "Found design unit 1: shifter-bdf_type" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312942 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312942 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructionSpecification.vhd " "Can't analyze file -- file instructionSpecification.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512141312943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instDec-bdf_type " "Found design unit 1: instDec-bdf_type" {  } { { "instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instructionDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312944 ""} { "Info" "ISGN_ENTITY_NAME" "1 instDec " "Found entity 1: instDec" {  } { { "instructionDecoder.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instructionDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroFill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroFill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroFill-bdf_type " "Found design unit 1: zeroFill-bdf_type" {  } { { "zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/zeroFill.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312944 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroFill " "Found entity 1: zeroFill" {  } { { "zeroFill.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/zeroFill.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512141312944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141312944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pract7 " "Elaborating entity \"pract7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512141313076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchControl branchControl:b2v_inst1 " "Elaborating entity \"branchControl\" for hierarchy \"branchControl:b2v_inst1\"" {  } { { "pract7.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:b2v_inst2 " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:b2v_inst2\"" {  } { { "pract7.vhd" "b2v_inst2" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:b2v_inst3 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:b2v_inst3\"" {  } { { "pract7.vhd" "b2v_inst3" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313184 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA instruction_memory.vhd(24) " "Verilog HDL or VHDL warning at instruction_memory.vhd(24): object \"MOVA\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC instruction_memory.vhd(25) " "Verilog HDL or VHDL warning at instruction_memory.vhd(25): object \"INC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313185 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC instruction_memory.vhd(28) " "Verilog HDL or VHDL warning at instruction_memory.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OOR instruction_memory.vhd(30) " "Verilog HDL or VHDL warning at instruction_memory.vhd(30): object \"OOR\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ORX instruction_memory.vhd(31) " "Verilog HDL or VHDL warning at instruction_memory.vhd(31): object \"ORX\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NNO instruction_memory.vhd(32) " "Verilog HDL or VHDL warning at instruction_memory.vhd(32): object \"NNO\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI instruction_memory.vhd(37) " "Verilog HDL or VHDL warning at instruction_memory.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LD instruction_memory.vhd(38) " "Verilog HDL or VHDL warning at instruction_memory.vhd(38): object \"LD\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/instruction_memory.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512141313186 "|pract7|instruction_memory:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instDec instDec:b2v_inst4 " "Elaborating entity \"instDec\" for hierarchy \"instDec:b2v_inst4\"" {  } { { "pract7.vhd" "b2v_inst4" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroFill zeroFill:b2v_inst5 " "Elaborating entity \"zeroFill\" for hierarchy \"zeroFill:b2v_inst5\"" {  } { { "pract7.vhd" "b2v_inst5" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_inst6 " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_inst6\"" {  } { { "pract7.vhd" "b2v_inst6" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compDos extend:b2v_inst6\|compDos:b2v_inst1 " "Elaborating entity \"compDos\" for hierarchy \"extend:b2v_inst6\|compDos:b2v_inst1\"" {  } { { "extend.vhd" "b2v_inst1" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/extend.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141313314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[3\] GND " "Pin \"resZF\[3\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[4\] GND " "Pin \"resZF\[4\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[5\] GND " "Pin \"resZF\[5\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[6\] GND " "Pin \"resZF\[6\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[7\] GND " "Pin \"resZF\[7\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[8\] GND " "Pin \"resZF\[8\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[9\] GND " "Pin \"resZF\[9\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[10\] GND " "Pin \"resZF\[10\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[11\] GND " "Pin \"resZF\[11\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[12\] GND " "Pin \"resZF\[12\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[13\] GND " "Pin \"resZF\[13\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[14\] GND " "Pin \"resZF\[14\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "resZF\[15\] GND " "Pin \"resZF\[15\]\" is stuck at GND" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512141314081 "|pract7|resZF[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512141314081 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512141314152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512141314625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512141314625 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N " "No output dependent on input pin \"N\"" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512141314770 "|pract7|N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "No output dependent on input pin \"Z\"" {  } { { "pract7.vhd" "" { Text "/home/local/ITAM/mmontesv/CircuitosLogicos/Final/Practica07/pract7.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512141314770 "|pract7|Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512141314770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512141314771 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512141314771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512141314771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512141314771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512141314780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  1 09:15:14 2017 " "Processing ended: Fri Dec  1 09:15:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512141314780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512141314780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512141314780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512141314780 ""}
