###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Sat Mar 22 15:48:19 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[21]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[21] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.320
= Slack Time                   -0.520
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.723
     = Beginpoint Arrival Time       0.723
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   0.723 |    0.204 | 
     | psum_mem_instance | CLK ^ -> Q[21] ^ | sram_w16_160 | 0.595 |   1.319 |    0.799 | 
     |                   | out[21] ^        |              | 0.001 |   1.320 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[149]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[149] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.260
= Slack Time                   -0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.723
     = Beginpoint Arrival Time       0.723
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   0.723 |    0.263 | 
     | psum_mem_instance | CLK ^ -> Q[149] ^ | sram_w16_160 | 0.535 |   1.259 |    0.799 | 
     |                   | out[149] ^        |              | 0.001 |   1.260 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[119]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[119] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.248
= Slack Time                   -0.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.723
     = Beginpoint Arrival Time       0.723
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   0.723 |    0.276 | 
     | psum_mem_instance | CLK ^ -> Q[119] ^ | sram_w16_160 | 0.524 |   1.247 |    0.799 | 
     |                   | out[119] ^        |              | 0.001 |   1.248 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[138]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[138] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.230
= Slack Time                   -0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.723
     = Beginpoint Arrival Time       0.723
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   0.723 |    0.293 | 
     | psum_mem_instance | CLK ^ -> Q[138] ^ | sram_w16_160 | 0.503 |   1.227 |    0.796 | 
     |                   | out[138] ^        |              | 0.004 |   1.230 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[139]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[139] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.196
= Slack Time                   -0.396
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.723
     = Beginpoint Arrival Time       0.723
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   0.723 |    0.327 | 
     | psum_mem_instance | CLK ^ -> Q[139] ^ | sram_w16_160 | 0.471 |   1.195 |    0.798 | 
     |                   | out[139] ^        |              | 0.002 |   1.196 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 

