
*** Running vivado
    with args -log baseDesign_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source baseDesign_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source baseDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/johnn/Documents/School/reconfig/Convolution/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top baseDesign_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0.dcp' for cell 'baseDesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/baseDesign_dram_test_0_0.dcp' for cell 'baseDesign_i/dram_test_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_processing_system7_0_0/baseDesign_processing_system7_0_0.dcp' for cell 'baseDesign_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_rst_ps7_0_100M_0/baseDesign_rst_ps7_0_100M_0.dcp' for cell 'baseDesign_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_auto_pc_0/baseDesign_auto_pc_0.dcp' for cell 'baseDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1129.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/user_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_processing_system7_0_0/baseDesign_processing_system7_0_0.xdc] for cell 'baseDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_processing_system7_0_0/baseDesign_processing_system7_0_0.xdc] for cell 'baseDesign_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0_board.xdc] for cell 'baseDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0_board.xdc] for cell 'baseDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0.xdc] for cell 'baseDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1485.145 ; gain = 355.883
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_clk_wiz_0_0/baseDesign_clk_wiz_0_0.xdc] for cell 'baseDesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_rst_ps7_0_100M_0/baseDesign_rst_ps7_0_100M_0_board.xdc] for cell 'baseDesign_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_rst_ps7_0_100M_0/baseDesign_rst_ps7_0_100M_0_board.xdc] for cell 'baseDesign_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_rst_ps7_0_100M_0/baseDesign_rst_ps7_0_100M_0.xdc] for cell 'baseDesign_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_rst_ps7_0_100M_0/baseDesign_rst_ps7_0_100M_0.xdc] for cell 'baseDesign_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_request_fifo/mmap_request_fifo.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_request_fifo/mmap_request_fifo.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_data_fifo/mmap_data_fifo.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_data_fifo/mmap_data_fifo.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_request_fifo/mmap_request_fifo_clocks.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_request_fifo/mmap_request_fifo_clocks.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0'
Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_data_fifo/mmap_data_fifo_clocks.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
Finished Parsing XDC File [c:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.gen/sources_1/bd/baseDesign/ip/baseDesign_dram_test_0_0/src/mmap_data_fifo/mmap_data_fifo_clocks.xdc] for cell 'baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1485.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.145 ; gain = 355.883
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1485.145 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 167a110f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1485.145 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e10d8178

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 57 cells
INFO: [Opt 31-1021] In phase Retarget, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17b1719f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15685c4a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 132 cells
INFO: [Opt 31-1021] In phase Sweep, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 4 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 12d23ab64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 4 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12d23ab64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2022b486f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1661.945 ; gain = 0.121
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              57  |                                             29  |
|  Constant propagation         |               0  |               8  |                                             28  |
|  Sweep                        |               0  |             132  |                                            120  |
|  BUFG optimization            |               0  |               4  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             38  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1661.945 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 174a3ed5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.779 . Memory (MB): peak = 1661.945 ; gain = 0.121

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 68 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 136
Ending PowerOpt Patch Enables Task | Checksum: 145dd6a23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1827.289 ; gain = 0.000
Ending Power Optimization Task | Checksum: 145dd6a23

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.289 ; gain = 165.344

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 145dd6a23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1827.289 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1827.289 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1eb74b521

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1827.289 ; gain = 342.145
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file baseDesign_wrapper_drc_opted.rpt -pb baseDesign_wrapper_drc_opted.pb -rpx baseDesign_wrapper_drc_opted.rpx
Command: report_drc -file baseDesign_wrapper_drc_opted.rpt -pb baseDesign_wrapper_drc_opted.pb -rpx baseDesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[0] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[0]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[10] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[10]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[11] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[11]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[12] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[12]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[13] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[13]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[14] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[14]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[1] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[1]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[2] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[2]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[3] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[3]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[4] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[4]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[5] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[5]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[6] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[6]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[7] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[7]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[8] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[8]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[9] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[9]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/WEA[1]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/user_mode_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[11] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[11]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[12] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[12]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[13] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[13]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[14] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[14]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13274a18f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1827.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ef552cc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b71e5d9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b71e5d9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b71e5d9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16583ac7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e4bb4b02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e4bb4b02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 52 nets or LUTs. Breaked 2 LUTs, combined 50 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[3]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[6]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[12]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[10]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[11]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[13]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[9]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[7]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[5]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[8]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[4]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dram_rd_addr_OBUF[14]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1827.289 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             50  |                    52  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            1  |              0  |                    15  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             50  |                    67  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1fe037b55

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 18128d081

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18128d081

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191a33f7d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a3ab8f6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 103cd6436

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f1db7363

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19a0ed058

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f350d799

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 100f82457

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 161b07f4a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18fdd3c8a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18fdd3c8a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e48f1aa6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.735 | TNS=-161.382 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cbb92062

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 182e44ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e48f1aa6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.352. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d7625a25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: d7625a25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d7625a25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d7625a25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: d7625a25

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1827.289 ; gain = 0.000

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ead7165a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000
Ending Placer Task | Checksum: 7f767a79

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.824 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file baseDesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file baseDesign_wrapper_utilization_placed.rpt -pb baseDesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file baseDesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1827.289 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.42s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1827.289 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.352 | TNS=-158.554 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e56015ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.352 | TNS=-158.554 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e56015ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.352 | TNS=-158.554 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[13]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.116 | TNS=-157.928 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[4]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.107 | TNS=-157.312 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[12]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.087 | TNS=-156.419 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[10]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.062 | TNS=-155.704 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[8]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.037 | TNS=-155.036 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[6]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.944 | TNS=-154.392 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[2]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.917 | TNS=-153.757 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[9]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[9]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[9]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.914 | TNS=-153.076 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[14]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.906 | TNS=-152.468 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[5]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.870 | TNS=-151.914 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[11]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.770 | TNS=-151.425 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[7]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.726 | TNS=-150.973 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2_comp_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.685 | TNS=-150.866 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.652 | TNS=-150.833 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[3]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.648 | TNS=-150.756 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.648 | TNS=-150.736 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_reg
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/user_rst. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.643 | TNS=-150.716 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.628 | TNS=-150.630 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.619 | TNS=-150.812 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.588 | TNS=-150.706 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[1]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.579 | TNS=-150.643 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1
INFO: [Physopt 32-81] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.575 | TNS=-150.169 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[3]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.563 | TNS=-149.917 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[15]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[15]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[15]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-149.008 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.557 | TNS=-149.008 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.525 | TNS=-148.970 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_2
INFO: [Physopt 32-710] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[1]. Critical path length was reduced through logic transformation on cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.519 | TNS=-148.907 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.513 | TNS=-148.830 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.500 | TNS=-148.621 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.493 | TNS=-148.446 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica
INFO: [Physopt 32-601] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Net driver baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica was replaced.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.462 | TNS=-147.892 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3_comp_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.442 | TNS=-147.809 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.425 | TNS=-147.792 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.394 | TNS=-147.593 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.393 | TNS=-147.470 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.381 | TNS=-147.317 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.379 | TNS=-147.239 |
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.372 | TNS=-146.835 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.352 | TNS=-146.798 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-146.781 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_n_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[10]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[10].  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[10]
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-146.652 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[5].  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[5]
INFO: [Physopt 32-572] Net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica
INFO: [Physopt 32-572] Net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0].  Did not re-place instance baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-81] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.335 | TNS=-146.688 |
INFO: [Physopt 32-662] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN.  Did not re-place instance baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0_repN.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_comp
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[5]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.325 | TNS=-146.473 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.323 | TNS=-146.446 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[3].  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[3]
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.318 | TNS=-146.224 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_n_0_repN.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_comp
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_2_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.309 | TNS=-146.179 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2_comp_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.306 | TNS=-146.129 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_comp_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[14]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.304 | TNS=-146.059 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3].  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3].  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.304 | TNS=-145.760 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[13].  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[13]
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.303 | TNS=-145.643 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.298 | TNS=-145.599 |
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[4].  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_start_addr_r_reg[4]
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_start_addr_OBUF[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.286 | TNS=-145.587 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2_comp_1
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.273 | TNS=-145.410 |
INFO: [Physopt 32-663] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_3_n_0.  Re-placed instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_3
INFO: [Physopt 32-735] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-145.340 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8].  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[8]
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN.  Did not re-place instance baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-145.340 |
Phase 3 Critical Path Optimization | Checksum: 1e56015ff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1827.289 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-145.340 |
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8].  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[8]
INFO: [Physopt 32-572] Net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica
INFO: [Physopt 32-572] Net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN.  Did not re-place instance baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/rd_data_reg[16]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_comp
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/rd_data[8]_i_2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8].  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_size_r_reg[8]
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/debug_dma_size_OBUF[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms_reg
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/rst_user_r_ms. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN.  Did not re-place instance baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/axi_awready_i_1_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/s00_axi_aresetn_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN.  Did not re-place instance baseDesign_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Physopt 32-702] Processed net baseDesign_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-145.340 |
Phase 4 Critical Path Optimization | Checksum: 1e56015ff

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1827.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.271 | TNS=-145.340 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.081  |         13.214  |            3  |              0  |                    54  |           0  |           2  |  00:00:16  |
|  Total          |          1.081  |         13.214  |            3  |              0  |                    54  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1827.289 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24962690a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
395 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1827.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e223705e ConstDB: 0 ShapeSum: d1616eec RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1177bfab9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.039 ; gain = 58.750
Post Restoration Checksum: NetGraph: abd646cd NumContArr: 6ba5b3ec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1177bfab9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 1886.039 ; gain = 58.750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1177bfab9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 1892.941 ; gain = 65.652

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1177bfab9

Time (s): cpu = 00:01:50 ; elapsed = 00:01:44 . Memory (MB): peak = 1892.941 ; gain = 65.652
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1969cb045

Time (s): cpu = 00:01:56 ; elapsed = 00:01:48 . Memory (MB): peak = 1921.074 ; gain = 93.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.226 | TNS=-143.976| WHS=-2.152 | THS=-428.402|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19dca5c5b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 1922.820 ; gain = 95.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.226 | TNS=-143.956| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d37c4f0b

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 1935.801 ; gain = 108.512
Phase 2 Router Initialization | Checksum: 1635454cb

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 1935.801 ; gain = 108.512

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2896
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1635454cb

Time (s): cpu = 00:01:59 ; elapsed = 00:01:50 . Memory (MB): peak = 1935.801 ; gain = 108.512
Phase 3 Initial Routing | Checksum: 1cc8e813f

Time (s): cpu = 00:03:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1984.074 ; gain = 156.785
INFO: [Route 35-580] Design has 202 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_baseDesign_clk_wiz_0_0 |               clk_fpga_0 |baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D|
| clk_out1_baseDesign_clk_wiz_0_0 |               clk_fpga_0 |       baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[15]/D|
| clk_out1_baseDesign_clk_wiz_0_0 |               clk_fpga_0 |       baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[13]/D|
| clk_out1_baseDesign_clk_wiz_0_0 |               clk_fpga_0 |baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D|
| clk_out1_baseDesign_clk_wiz_0_0 |               clk_fpga_0 |        baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/dma_size_r_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.467 | TNS=-590.233| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 140f31985

Time (s): cpu = 00:05:44 ; elapsed = 00:04:16 . Memory (MB): peak = 1984.074 ; gain = 156.785

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.479 | TNS=-591.072| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bdc838e1

Time (s): cpu = 00:05:45 ; elapsed = 00:04:17 . Memory (MB): peak = 1984.074 ; gain = 156.785
Phase 4 Rip-up And Reroute | Checksum: bdc838e1

Time (s): cpu = 00:05:45 ; elapsed = 00:04:18 . Memory (MB): peak = 1984.074 ; gain = 156.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 93e6b924

Time (s): cpu = 00:05:46 ; elapsed = 00:04:18 . Memory (MB): peak = 1984.074 ; gain = 156.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.467 | TNS=-590.233| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: b018620b

Time (s): cpu = 00:05:48 ; elapsed = 00:04:19 . Memory (MB): peak = 1984.074 ; gain = 156.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b018620b

Time (s): cpu = 00:05:48 ; elapsed = 00:04:19 . Memory (MB): peak = 1984.074 ; gain = 156.785
Phase 5 Delay and Skew Optimization | Checksum: b018620b

Time (s): cpu = 00:05:48 ; elapsed = 00:04:19 . Memory (MB): peak = 1984.074 ; gain = 156.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ee11c84e

Time (s): cpu = 00:05:49 ; elapsed = 00:04:20 . Memory (MB): peak = 1984.074 ; gain = 156.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.467 | TNS=-590.233| WHS=-1.015 | THS=-37.460|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 22256969c

Time (s): cpu = 00:08:20 ; elapsed = 00:06:01 . Memory (MB): peak = 2532.746 ; gain = 705.457
Phase 6.1 Hold Fix Iter | Checksum: 22256969c

Time (s): cpu = 00:08:20 ; elapsed = 00:06:01 . Memory (MB): peak = 2532.746 ; gain = 705.457

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.467 | TNS=-977.881| WHS=-0.756 | THS=-0.756 |

Phase 6.2 Additional Hold Fix | Checksum: 22382f37f

Time (s): cpu = 00:09:09 ; elapsed = 00:06:51 . Memory (MB): peak = 2532.746 ; gain = 705.457
WARNING: [Route 35-468] The router encountered 217 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_2/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_3/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_4/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_5/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_6/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_7/D
	baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]/D
	.. and 207 more pins.

Phase 6 Post Hold Fix | Checksum: 1d8cc7cb3

Time (s): cpu = 00:09:09 ; elapsed = 00:06:51 . Memory (MB): peak = 2532.746 ; gain = 705.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.25324 %
  Global Horizontal Routing Utilization  = 1.68822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 14397359f

Time (s): cpu = 00:09:09 ; elapsed = 00:06:52 . Memory (MB): peak = 2532.746 ; gain = 705.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14397359f

Time (s): cpu = 00:09:10 ; elapsed = 00:06:52 . Memory (MB): peak = 2532.746 ; gain = 705.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c05ecbef

Time (s): cpu = 00:09:10 ; elapsed = 00:06:53 . Memory (MB): peak = 2532.746 ; gain = 705.457

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 12a7a4ed8

Time (s): cpu = 00:09:12 ; elapsed = 00:06:53 . Memory (MB): peak = 2532.746 ; gain = 705.457
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.467 | TNS=-980.404| WHS=0.058  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12a7a4ed8

Time (s): cpu = 00:09:12 ; elapsed = 00:06:53 . Memory (MB): peak = 2532.746 ; gain = 705.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:12 ; elapsed = 00:06:54 . Memory (MB): peak = 2532.746 ; gain = 705.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
416 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:23 ; elapsed = 00:07:00 . Memory (MB): peak = 2532.746 ; gain = 705.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file baseDesign_wrapper_drc_routed.rpt -pb baseDesign_wrapper_drc_routed.pb -rpx baseDesign_wrapper_drc_routed.rpx
Command: report_drc -file baseDesign_wrapper_drc_routed.rpt -pb baseDesign_wrapper_drc_routed.pb -rpx baseDesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file baseDesign_wrapper_methodology_drc_routed.rpt -pb baseDesign_wrapper_methodology_drc_routed.pb -rpx baseDesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file baseDesign_wrapper_methodology_drc_routed.rpt -pb baseDesign_wrapper_methodology_drc_routed.pb -rpx baseDesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/johnn/Documents/School/reconfig/Convolution/Convolution.runs/impl_1/baseDesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file baseDesign_wrapper_power_routed.rpt -pb baseDesign_wrapper_power_summary_routed.pb -rpx baseDesign_wrapper_power_routed.rpx
Command: report_power -file baseDesign_wrapper_power_routed.rpt -pb baseDesign_wrapper_power_summary_routed.pb -rpx baseDesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
428 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file baseDesign_wrapper_route_status.rpt -pb baseDesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file baseDesign_wrapper_timing_summary_routed.rpt -pb baseDesign_wrapper_timing_summary_routed.pb -rpx baseDesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file baseDesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file baseDesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file baseDesign_wrapper_bus_skew_routed.rpt -pb baseDesign_wrapper_bus_skew_routed.pb -rpx baseDesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force baseDesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A3)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[0] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[0]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[0]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[10] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[10]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[10]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[11] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[11]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[12] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[12]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[13] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[13]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[14] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[14]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[1] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[1]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[1]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[2] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[2]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[3] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[3]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[3]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[4] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[4]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[4]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[5] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[5]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[5]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[6] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[6]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[6]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[7] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[7]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[7]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[8] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[8]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[8]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ADDRBWRADDR[9] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[9]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[9]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_0/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/WEA[1]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/user_mode_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[11] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[11]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[11]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[12] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[12]_repN_2_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[12]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[13] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr_OBUF[13]_repN_1_alias) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[13]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1 has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory_reg_0_1/ADDRBWRADDR[14] (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/dram_rd_addr[14]) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/dma_addr_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/count_r_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/size_r_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 38 net(s) have no routable loads. The problem bus(es) and/or net(s) are baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_RD_DATA_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0_RD/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_WRAPPER_MMAP/U_MMAP_REQUEST_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], baseDesign_i/dram_test_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1_WR/U_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid... and (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./baseDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 2532.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 19:53:34 2023...
