#Build: Fabric Compiler 2022.2-SP6.1, Build 138931, Nov 01 09:11 2023
#Install: D:\Software\FPGA_software\PDS_2022.2-SP6.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: WIN-0NNQ1VHF135
Generated by Fabric Compiler (version 2022.2-SP6.1 build 138931) at Fri Sep  5 11:34:05 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top|u_pll/u_pll_e3/CLKOUT0'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3009: The clock top|clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad1oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad2oe' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'OTR1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'OTR2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data2[9]' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:3s
Action report_timing: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Sep  5 11:34:08 2025
Action report_timing: Peak memory pool usage is 893 MB
