;;  Definitions of target machine for GCC for the Texas Instruments TMS320C54x
;;    Copyright (C) 2005 Free Software Foundation, Inc.
;;    Contributed by Bryan Richter and Jonathan Bastien-Filiatrault

;; This file is part of GCC.

;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 2, or (at your option)
;; any later version.

;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.

;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING.  If not, write to
;; the Free Software Foundation, 59 Temple Place - Suite 330,
;; Boston, MA 02111-1307, USA.

(define_constants [
  (IMR_REGNO 0)
  (IFR_REGNO 1)
  (ST0_REGNO 2)
  (ST1_REGNO 3)
  (A_REGNO 4)
  (B_REGNO 5)
  (T_REGNO 6)
  (TRN_REGNO 7)
  (AR0_REGNO 8)
  (AR1_REGNO 9)
  (AR2_REGNO 10)
  (AR3_REGNO 11)
  (AR4_REGNO 12)
  (AR5_REGNO 13)
  (AR6_REGNO 14)
  (AR7_REGNO 15)
  (SP_REGNO 16)
  (BK_REGNO 17)
  (BRC_REGNO 18)
  (RSA_REGNO 19)
  (REA_REGNO 20)
  (PMST_REGNO 21)
  (XPC_REGNO 22)
  (DP_REGNO 23)
  (ARG_REGNO 24)
  ])

(define_predicate "acc_register_operand"
  (match_operand 0 "register_operand")
{
	unsigned int regno;
	if (GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	regno = REGNO (op);
	return (PSEUDO_REGNO_P(regno) || ACC_REGNO_P (regno));
})

(define_predicate "xmem_operand"
  (match_operand 0 "memory_operand")
{
	unsigned int regno;
	rtx addr = XEXP(op, 0);

	regno = REGNO(addr);
	return (PSEUDO_REGNO_P(regno) || c54x_xmem_p(op, 'Y'));
})

(define_predicate "sp_register_operand"
  (match_operand 0 "register_operand")
{
	unsigned int regno;
	if (GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	regno = REGNO (op);
	return (PSEUDO_REGNO_P(regno) || SP_REGNO_P (regno));
})

(define_predicate "mmr_register_operand"
  (match_operand 0 "register_operand")
{
	unsigned int regno;
	if (GET_CODE (op) == SUBREG)
		op = SUBREG_REG (op);

	regno = REGNO (op);
	return ( !ACC_REGNO_P(regno) || PSEUDO_REGNO_P(regno) );
})

(define_expand "movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "")
		(match_operand:QI 1 "general_operand" ""))]
""
"
{
	if(ACC_REG_P(operands[0]) && REG_P(operands[1])) {
		operands[0] = copy_rtx(operands[0]);
		PUT_MODE(operands[0], PSImode);
		emit_move_insn(operands[0], gen_rtx_ZERO_EXTEND(PSImode,operands[1]));
		DONE;
	}/* else if(ACC_REG_P(operands[0]) && CONSTANT_P(operands[1])) {
		operands[0] = copy_rtx(operands[0]);
		PUT_MODE(operands[0], PSImode);
		emit_move_insn(operands[0], operands[1]);
	}*/
}")

(define_insn "ldm"
  [(set (match_operand:PSI 0 "acc_register_operand" "=c")
		(zero_extend:PSI (match_operand:QI 1 "mmr_register_operand" "z")))]
""
"ldm\t%1, %0")

(define_insn "*stl"
  [(set (match_operand:QI 0 "memory_operand" "=T")
		(match_operand:QI 1 "acc_register_operand" "c"))]
""
"stl\t%1, %0")

(define_insn "*sth"
  [(set (match_operand:QI 0 "memory_operand" "=T")
		(truncate:QI (ashift:PSI (match_operand:PSI 1 "acc_register_operand" "c")
								 (const_int -16))))]
""
"sth\t%1, %0")

(define_insn "*stlm"
  [(set (match_operand:QI 0 "mmr_register_operand" "=z")
		(match_operand:QI 1 "acc_register_operand" "c"))]
""
"stlm\t%1, %0")

(define_insn "ldu"
  [(set (match_operand:PSI 0 "acc_register_operand" "=c")
		(zero_extend:PSI (match_operand:QI 1 "general_operand" "S")))]
""
"@
ldu\t%1, %0")

(define_insn "*ld_const"
  [(set (match_operand:QI 0 "acc_register_operand" "=c")
		(match_operand:QI 1 "immediate_operand" "I"))]
""
"ld\t%1, %0")

(define_insn "*ld_mmrs"
  [(set (match_operand:QI 0 "mmr_register_operand" "=z,z")
		(match_operand:QI 1 "general_operand"      " U,z"))]
""
"@
mvdm\t%1, %0
mvmm\t%1, %0")

(define_insn "*ld_mem"
  [(set (match_operand:QI 0 "memory_operand"  "=T,T,U, U,Y")
		(match_operand:QI 1 "general_operand" "fI,U,eh,S,Y"))]
""
"@
st\t%1, %0
mvkd\t%1, %0
mvmd\t%1, %0
mvdk\t%1, %0
mvdd\t%1, %0")


(define_insn "*ldpsi"
  [(set (match_operand:PSI 0 "acc_register_operand" "=c")
		(match_operand:PSI 1 "general_operand" "c"))]
""
"ld\t%1, %0")

(define_insn "*ldpsi_shift"
  [(set (match_operand:PSI 0 "acc_register_operand" "=c")
		(ashift:PSI (match_operand:PSI 1 "acc_register_operand" "c")
					(match_operand:PSI 2 "immediate_operand" "L")))]
""
"ld\t%1, %2, %0")

(define_insn "indirect_jump"
  [(set (pc) (match_operand:QI 0 "acc_register_operand" "c"))]
""
"bacc\t%0")

(define_insn "jump"
  [(set (pc) (label_ref (match_operand 0 "" "")))]
""
"b\t%0")

(define_expand "call_value"
  [(set (match_operand 0 "general_operand" "")
		(call (match_operand:QI 1 "general_operand" "")
			  (match_operand:QI 2 "general_operand" "")))]
""
"")

(define_insn "call"
  [(call (match_operand:QI 0 "general_operand" "c,Ii")
		 (match_operand:QI 1 "general_operand" ""))]
""
"@
cala\t%0
call\t%0")

(define_insn "pushqi"
  [(set (mem:QI (pre_dec:QI (reg:QI SP_REGNO)))
		(match_operand:QI 0 "general_operand" "eh,S"))]
""
"@
pshm\t%0
pshd\t%0")

(define_insn "popqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=eh,T")
		(mem:QI (post_inc:QI (reg:QI SP_REGNO))))]
""
"@
popm\t%0
popd\t%0")
  

(define_insn "return"
  [(return)]
""
"ret")

(define_insn "nop"
  [(const_int 0)]
""
"nop")

(define_expand "addqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "")
		(plus:QI (match_operand:QI 1 "general_operand" "")
				 (match_operand:QI 2 "general_operand" "")))]
""
"
{
	emit_insn(gen_addqi(operands[1], operands[2]));
	emit_move_insn(operands[0], operands[1]);
	DONE;
}")

(define_insn "addqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=c,T")
	   (plus:QI (match_dup 0)
				(match_operand:QI 1 "general_operand" "SIc,I")))]
""
"@
add\t%1, %0
addm\t%1, %0")

(define_insn "*frame"
  [(set (match_operand:QI 0 "register_operand" "=h")
		(plus:QI (match_dup 0) (match_operand:QI 1 "immediate_operand" "O")))]
""
"frame\t%1")

(define_expand "epilogue"
  [(return)])
