freqhz=180000000 

[hls]
flow_target=vitis
syn.cflags=-I./include
syn.file=./src/lsfr.cpp
syn.top=drellYanPairGenerator
syn.debug.enable=1
syn.compile.no_signed_zeros=1
syn.compile.pragma_strict_mode=1
syn.compile.unsafe_math_optimizations=1

syn.vivado.impl_strategy=Performance_ExtraTimingOpt
vivado.impl_strategy=Performance_ExtraTimingOpt
syn.vivado.phys_opt=all
vivado.phys_opt=all
syn.vivado.general.maxThreads=16
vivado.general.maxThreads=16

package.output.syn=1
package.output.file=../krnl.hw.xo
package.output.format=xo
clock=180MHz
