##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_pc_IntClock
		4.3::Critical Path Report for uart_rpi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_pc_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_rpi_IntClock:R)
		5.3::Critical Path Report for (uart_pc_IntClock:R vs. uart_pc_IntClock:R)
		5.4::Critical Path Report for (uart_rpi_IntClock:R vs. uart_rpi_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: CyBUS_CLK                                 | Frequency: 54.37 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                                 | N/A                   | Target: 24.00 MHz  | 
Clock: check_weight_timer_clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: check_weight_timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_1                        | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_1(fixed-function)        | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_2                        | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_2(fixed-function)        | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_3                        | N/A                   | Target: 0.00 MHz   | 
Clock: pump_timer_clock_3(fixed-function)        | N/A                   | Target: 0.00 MHz   | 
Clock: uart_pc_IntClock                          | Frequency: 53.06 MHz  | Target: 0.46 MHz   | 
Clock: uart_rpi_IntClock                         | Frequency: 56.37 MHz  | Target: 0.08 MHz   | 
Clock: weight_adc_theACLK                        | N/A                   | Target: 1.85 MHz   | 
Clock: weight_adc_theACLK(fixed-function)        | N/A                   | Target: 1.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          uart_pc_IntClock   41666.7          23273       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          uart_rpi_IntClock  41666.7          23927       N/A              N/A         N/A              N/A         N/A              N/A         
uart_pc_IntClock   uart_pc_IntClock   2.16667e+006     2147819     N/A              N/A         N/A              N/A         N/A              N/A         
uart_rpi_IntClock  uart_rpi_IntClock  1.30417e+007     13024115    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
tx_pc(0)_PAD   34490         uart_pc_IntClock:R   
tx_rpi(0)_PAD  30251         uart_rpi_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.37 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23273p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
rx_pc(0)/fb                                iocell1         2009   2009  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/main_0         macrocell6      7275   9284  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/q              macrocell6      3350  12634  23273  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14923  23273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_pc_IntClock
**********************************************
Clock: uart_pc_IntClock
Frequency: 53.06 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_pc:BUART:sTX:TxSts\/clock
Path slack     : 2147819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18348
-------------------------------------   ----- 
End-of-path arrival time (ps)           18348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/main_3                 macrocell3      4886   8466  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/q                      macrocell3      3350  11816  2147819  RISE       1
\uart_pc:BUART:sTX:TxSts\/status_0                 statusicell1    6532  18348  2147819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for uart_rpi_IntClock
***********************************************
Clock: uart_rpi_IntClock
Frequency: 56.37 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14270
-------------------------------------   ----- 
End-of-path arrival time (ps)           14270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell10        1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell14     6155   7990  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell14     3350  11340  23927  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14270  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_pc_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23273p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
rx_pc(0)/fb                                iocell1         2009   2009  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/main_0         macrocell6      7275   9284  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/q              macrocell6      3350  12634  23273  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14923  23273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. uart_rpi_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14270
-------------------------------------   ----- 
End-of-path arrival time (ps)           14270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell10        1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell14     6155   7990  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell14     3350  11340  23927  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14270  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (uart_pc_IntClock:R vs. uart_pc_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_pc:BUART:sTX:TxSts\/clock
Path slack     : 2147819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18348
-------------------------------------   ----- 
End-of-path arrival time (ps)           18348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/main_3                 macrocell3      4886   8466  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/q                      macrocell3      3350  11816  2147819  RISE       1
\uart_pc:BUART:sTX:TxSts\/status_0                 statusicell1    6532  18348  2147819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1


5.4::Critical Path Report for (uart_rpi_IntClock:R vs. uart_rpi_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024115p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                      macrocell36     1250   1250  13024115  RISE       1
\uart_rpi:BUART:counter_load_not\/main_1           macrocell10     4449   5699  13024115  RISE       1
\uart_rpi:BUART:counter_load_not\/q                macrocell10     3350   9049  13024115  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2313  11361  13024115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23273p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
rx_pc(0)/fb                                iocell1         2009   2009  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/main_0         macrocell6      7275   9284  23273  RISE       1
\uart_pc:BUART:rx_postpoll\/q              macrocell6      3350  12634  23273  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  14923  23273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14270
-------------------------------------   ----- 
End-of-path arrival time (ps)           14270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                                iocell10        1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/main_1         macrocell14     6155   7990  23927  RISE       1
\uart_rpi:BUART:rx_postpoll\/q              macrocell14     3350  11340  23927  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2930  14270  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_last\/main_0
Capture Clock  : \uart_pc:BUART:rx_last\/clock_0
Path slack     : 27973p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                     iocell1       2009   2009  23273  RISE       1
\uart_pc:BUART:rx_last\/main_0  macrocell33   8174  10183  27973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_last\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28887p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb      iocell1       2009   2009  23273  RISE       1
MODIN1_1/main_2  macrocell30   7261   9270  28887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28887p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb      iocell1       2009   2009  23273  RISE       1
MODIN1_0/main_2  macrocell31   7261   9270  28887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_last\/main_0
Capture Clock  : \uart_rpi:BUART:rx_last\/clock_0
Path slack     : 29251p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                     iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_last\/main_0  macrocell49   7071   8906  29251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_state_0\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 29875p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                        iocell1       2009   2009  23273  RISE       1
\uart_pc:BUART:rx_state_0\/main_5  macrocell24   6272   8281  29875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_state_2\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 29882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                        iocell1       2009   2009  23273  RISE       1
\uart_pc:BUART:rx_state_2\/main_5  macrocell27   6265   8274  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_pc(0)/fb
Path End       : \uart_pc:BUART:rx_status_3\/main_5
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 29882p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. uart_pc_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_pc(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_pc(0)/fb                         iocell1       2009   2009  23273  RISE       1
\uart_pc:BUART:rx_status_3\/main_5  macrocell32   6265   8274  29882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:pollcount_1\/main_3
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 30167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:pollcount_1\/main_3  macrocell46   6155   7990  30167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:pollcount_0\/main_2
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 30167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:pollcount_0\/main_2  macrocell47   6155   7990  30167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_state_2\/main_8
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 31064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                        iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_state_2\/main_8  macrocell43   5257   7092  31064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_status_3\/main_6
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 31064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                         iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_status_3\/main_6  macrocell48   5257   7092  31064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : rx_rpi(0)/fb
Path End       : \uart_rpi:BUART:rx_state_0\/main_9
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 31083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_rpi_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
rx_rpi(0)/in_clock                                          iocell10            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
rx_rpi(0)/fb                        iocell10      1835   1835  23927  RISE       1
\uart_rpi:BUART:rx_state_0\/main_9  macrocell40   5239   7074  31083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_pc:BUART:sTX:TxSts\/clock
Path slack     : 2147819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18348
-------------------------------------   ----- 
End-of-path arrival time (ps)           18348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/main_3                 macrocell3      4886   8466  2147819  RISE       1
\uart_pc:BUART:tx_status_0\/q                      macrocell3      3350  11816  2147819  RISE       1
\uart_pc:BUART:sTX:TxSts\/status_0                 statusicell1    6532  18348  2147819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q                      macrocell20     1250   1250  2149121  RISE       1
\uart_pc:BUART:counter_load_not\/main_1           macrocell2      4447   5697  2149121  RISE       1
\uart_pc:BUART:counter_load_not\/q                macrocell2      3350   9047  2149121  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11355  2149121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_pc:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150965p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10342
-------------------------------------   ----- 
End-of-path arrival time (ps)           10342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q            macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_counter_load\/main_3  macrocell5    3490   4740  2150965  RISE       1
\uart_pc:BUART:rx_counter_load\/q       macrocell5    3350   8090  2150965  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/load   count7cell    2252  10342  2150965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153702p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q                macrocell19     1250   1250  2149894  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5704   6954  2153702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2154285p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154285  RISE       1
\uart_pc:BUART:rx_state_0\/main_2   macrocell24   7622   8872  2154285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2154285p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  2154285  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_2  macrocell25   7622   8872  2154285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2154285p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8872
-------------------------------------   ---- 
End-of-path arrival time (ps)           8872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154285  RISE       1
\uart_pc:BUART:rx_state_3\/main_2   macrocell26   7622   8872  2154285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_pc:BUART:sRX:RxSts\/clock
Path slack     : 2154604p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154604  RISE       1
\uart_pc:BUART:rx_status_4\/main_1                 macrocell7      2302   5882  2154604  RISE       1
\uart_pc:BUART:rx_status_4\/q                      macrocell7      3350   9232  2154604  RISE       1
\uart_pc:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11563  2154604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2154825p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154285  RISE       1
\uart_pc:BUART:rx_state_2\/main_2   macrocell27   7081   8331  2154825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_2
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2154825p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8331
-------------------------------------   ---- 
End-of-path arrival time (ps)           8331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  2154285  RISE       1
\uart_pc:BUART:rx_status_3\/main_2  macrocell32   7081   8331  2154825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_pc:BUART:txn\/main_3
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2155192p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7964
-------------------------------------   ---- 
End-of-path arrival time (ps)           7964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155192  RISE       1
\uart_pc:BUART:txn\/main_3                macrocell18     3594   7964  2155192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_bitclk_enable\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155251p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  2154285  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4156   5406  2155251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_pc:BUART:tx_state_0\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2155587p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2147819  RISE       1
\uart_pc:BUART:tx_state_0\/main_3                  macrocell20     3989   7569  2155587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  2151471  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3744   4994  2155663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155947p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q                macrocell24     1250   1250  2151921  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3460   4710  2155947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156044p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q                macrocell20     1250   1250  2149121  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3362   4612  2156044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156072p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152027  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4395   4585  2156072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:txn\/main_2
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2156903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q  macrocell20   1250   1250  2149121  RISE       1
\uart_pc:BUART:txn\/main_2    macrocell18   5004   6254  2156903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2156903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell20   1250   1250  2149121  RISE       1
\uart_pc:BUART:tx_state_1\/main_1  macrocell19   5004   6254  2156903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2157460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell20   1250   1250  2149121  RISE       1
\uart_pc:BUART:tx_state_2\/main_1  macrocell21   4447   5697  2157460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2157869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell19   1250   1250  2149894  RISE       1
\uart_pc:BUART:tx_state_0\/main_0  macrocell20   4037   5287  2157869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_pc:BUART:tx_bitclk\/clock_0
Path slack     : 2157869p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q      macrocell19   1250   1250  2149894  RISE       1
\uart_pc:BUART:tx_bitclk\/main_0  macrocell22   4037   5287  2157869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_state_2\/main_4  macrocell27   4019   5269  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q               macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_3  macrocell29   4019   5269  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_4
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2157887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q        macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_status_3\/main_4  macrocell32   4019   5269  2157887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_load_fifo\/q
Path End       : \uart_pc:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_pc:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157970p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_load_fifo\/q            macrocell25     1250   1250  2155484  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4317   5567  2157970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart_pc:BUART:rx_state_0\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158031p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5125
-------------------------------------   ---- 
End-of-path arrival time (ps)           5125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell31   1250   1250  2153517  RISE       1
\uart_pc:BUART:rx_state_0\/main_7  macrocell24   3875   5125  2158031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart_pc:BUART:rx_status_3\/main_7
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2158042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                          macrocell31   1250   1250  2153517  RISE       1
\uart_pc:BUART:rx_status_3\/main_7  macrocell32   3865   5115  2158042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart_pc:BUART:rx_state_0\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell30   1250   1250  2153688  RISE       1
\uart_pc:BUART:rx_state_0\/main_6  macrocell24   3683   4933  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2158233p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell19   1250   1250  2149894  RISE       1
\uart_pc:BUART:tx_state_2\/main_0  macrocell21   3674   4924  2158233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart_pc:BUART:rx_status_3\/main_6
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2158234p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                          macrocell30   1250   1250  2153688  RISE       1
\uart_pc:BUART:rx_status_3\/main_6  macrocell32   3672   4922  2158234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_last\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2158272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_last\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_last\/q          macrocell33   1250   1250  2158272  RISE       1
\uart_pc:BUART:rx_state_2\/main_6  macrocell27   3634   4884  2158272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_4
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2158364p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell21   1250   1250  2150665  RISE       1
\uart_pc:BUART:tx_state_0\/main_4  macrocell20   3543   4793  2158364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_bitclk\/main_3
Capture Clock  : \uart_pc:BUART:tx_bitclk\/clock_0
Path slack     : 2158364p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q      macrocell21   1250   1250  2150665  RISE       1
\uart_pc:BUART:tx_bitclk\/main_3  macrocell22   3543   4793  2158364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_1   macrocell28   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
MODIN1_1/main_1                           macrocell30   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158386  RISE       1
MODIN1_0/main_1                           macrocell31   2831   4771  2158386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158390p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158390  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_2   macrocell28   2826   4766  2158390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_pc:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_pc:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158399  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/main_0   macrocell28   2818   4758  2158399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_bitclk_enable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158399  RISE       1
MODIN1_1/main_0                           macrocell30   2818   4758  2158399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158399  RISE       1
MODIN1_0/main_0                           macrocell31   2818   4758  2158399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_state_0\/main_4  macrocell24   3490   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q         macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_4  macrocell25   3490   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_2\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_4
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_2\/q       macrocell27   1250   1250  2150965  RISE       1
\uart_pc:BUART:rx_state_3\/main_4  macrocell26   3490   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_0\/main_8
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158491  RISE       1
\uart_pc:BUART:rx_state_0\/main_8         macrocell24   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158491  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_5       macrocell25   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_3\/main_5
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2158491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158491  RISE       1
\uart_pc:BUART:rx_state_3\/main_5         macrocell26   2726   4666  2158491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_0\/main_9
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\uart_pc:BUART:rx_state_0\/main_9         macrocell24   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_6       macrocell25   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_3\/main_6
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\uart_pc:BUART:rx_state_3\/main_6         macrocell26   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_pc:BUART:rx_state_2\/main_8
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\uart_pc:BUART:rx_state_2\/main_8         macrocell27   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_pc:BUART:rx_state_2\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158491  RISE       1
\uart_pc:BUART:rx_state_2\/main_7         macrocell27   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:txn\/main_6
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q  macrocell22   1250   1250  2158538  RISE       1
\uart_pc:BUART:txn\/main_6   macrocell18   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_5
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2158538p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158538  RISE       1
\uart_pc:BUART:tx_state_1\/main_5  macrocell19   3369   4619  2158538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_5
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2158558p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158538  RISE       1
\uart_pc:BUART:tx_state_2\/main_5  macrocell21   3348   4598  2158558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_0\/main_10
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\uart_pc:BUART:rx_state_0\/main_10        macrocell24   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_7       macrocell25   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_3\/main_7
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\uart_pc:BUART:rx_state_3\/main_7         macrocell26   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_pc:BUART:rx_state_2\/main_9
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2158663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\uart_pc:BUART:rx_state_2\/main_9         macrocell27   2554   4494  2158663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_status_3\/q
Path End       : \uart_pc:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_pc:BUART:sRX:RxSts\/clock
Path slack     : 2158682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_status_3\/q       macrocell32    1250   1250  2158682  RISE       1
\uart_pc:BUART:sRX:RxSts\/status_3  statusicell2   6234   7484  2158682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:txn\/q
Path End       : \uart_pc:BUART:txn\/main_0
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2158712p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:txn\/q       macrocell18   1250   1250  2158712  RISE       1
\uart_pc:BUART:txn\/main_0  macrocell18   3195   4445  2158712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:txn\/main_1
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2158774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q  macrocell19   1250   1250  2149894  RISE       1
\uart_pc:BUART:txn\/main_1    macrocell18   3132   4382  2158774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_1\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_0
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2158774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_1\/q       macrocell19   1250   1250  2149894  RISE       1
\uart_pc:BUART:tx_state_1\/main_0  macrocell19   3132   4382  2158774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_state_2\/main_0    macrocell27   3000   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_0  macrocell29   3000   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_0
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_status_3\/main_0   macrocell32   3000   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_state_0\/main_0    macrocell24   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_0  macrocell25   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_0
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_ctrl_mark_last\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  2151471  RISE       1
\uart_pc:BUART:rx_state_3\/main_0    macrocell26   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:txn\/main_4
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q  macrocell21   1250   1250  2150665  RISE       1
\uart_pc:BUART:txn\/main_4    macrocell18   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_1\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell21   1250   1250  2150665  RISE       1
\uart_pc:BUART:tx_state_1\/main_3  macrocell19   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_2\/q
Path End       : \uart_pc:BUART:tx_state_2\/main_3
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2159004p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_2\/q       macrocell21   1250   1250  2150665  RISE       1
\uart_pc:BUART:tx_state_2\/main_3  macrocell21   2903   4153  2159004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  2153517  RISE       1
MODIN1_1/main_4  macrocell30   2810   4060  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2159097p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell31   1250   1250  2153517  RISE       1
MODIN1_0/main_3  macrocell31   2810   4060  2159097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_state_0\/main_3  macrocell24   2696   3946  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q         macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_3  macrocell25   2696   3946  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_state_3\/main_3  macrocell26   2696   3946  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_3
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2159214p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q       macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_state_2\/main_3  macrocell27   2693   3943  2159214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159214p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q               macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_2  macrocell29   2693   3943  2159214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_3\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_3
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2159214p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_3\/q        macrocell26   1250   1250  2151758  RISE       1
\uart_pc:BUART:rx_status_3\/main_3  macrocell32   2693   3943  2159214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_1
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q       macrocell20   1250   1250  2149121  RISE       1
\uart_pc:BUART:tx_state_0\/main_1  macrocell20   2634   3884  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_state_0\/q
Path End       : \uart_pc:BUART:tx_bitclk\/main_1
Capture Clock  : \uart_pc:BUART:tx_bitclk\/clock_0
Path slack     : 2159272p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_state_0\/q      macrocell20   1250   1250  2149121  RISE       1
\uart_pc:BUART:tx_bitclk\/main_1  macrocell22   2634   3884  2159272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell30   1250   1250  2153688  RISE       1
MODIN1_1/main_3  macrocell30   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_2\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_2\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_state_2\/main_1  macrocell27   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_2\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q               macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/main_1  macrocell29   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_stop1_reg\/clock_0                 macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_status_3\/main_1
Capture Clock  : \uart_pc:BUART:rx_status_3\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q        macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_status_3\/main_1  macrocell32   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_status_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_0\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_0\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_state_0\/main_1  macrocell24   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_pc:BUART:rx_load_fifo\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q         macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_load_fifo\/main_1  macrocell25   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_load_fifo\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:rx_state_0\/q
Path End       : \uart_pc:BUART:rx_state_3\/main_1
Capture Clock  : \uart_pc:BUART:rx_state_3\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_0\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:rx_state_0\/q       macrocell24   1250   1250  2151921  RISE       1
\uart_pc:BUART:rx_state_3\/main_1  macrocell26   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:rx_state_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_pc:BUART:tx_state_0\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2159450p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3707
-------------------------------------   ---- 
End-of-path arrival time (ps)           3707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152027  RISE       1
\uart_pc:BUART:tx_state_0\/main_2               macrocell20     3517   3707  2159450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_pc:BUART:tx_bitclk\/main_2
Capture Clock  : \uart_pc:BUART:tx_bitclk\/clock_0
Path slack     : 2159450p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3707
-------------------------------------   ---- 
End-of-path arrival time (ps)           3707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152027  RISE       1
\uart_pc:BUART:tx_bitclk\/main_2                macrocell22     3517   3707  2159450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:tx_bitclk\/q
Path End       : \uart_pc:BUART:tx_state_0\/main_5
Capture Clock  : \uart_pc:BUART:tx_state_0\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_bitclk\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\uart_pc:BUART:tx_bitclk\/q        macrocell22   1250   1250  2158538  RISE       1
\uart_pc:BUART:tx_state_0\/main_5  macrocell20   2291   3541  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_0\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_pc:BUART:tx_state_2\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2791
-------------------------------------   ---- 
End-of-path arrival time (ps)           2791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152027  RISE       1
\uart_pc:BUART:tx_state_2\/main_2               macrocell21     2601   2791  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_pc:BUART:tx_state_2\/main_4
Capture Clock  : \uart_pc:BUART:tx_state_2\/clock_0
Path slack     : 2160366p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160366  RISE       1
\uart_pc:BUART:tx_state_2\/main_4               macrocell21     2600   2790  2160366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_2\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_pc:BUART:tx_state_1\/main_2
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2160375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2782
-------------------------------------   ---- 
End-of-path arrival time (ps)           2782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152027  RISE       1
\uart_pc:BUART:tx_state_1\/main_2               macrocell19     2592   2782  2160375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_pc:BUART:txn\/main_5
Capture Clock  : \uart_pc:BUART:txn\/clock_0
Path slack     : 2160375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160366  RISE       1
\uart_pc:BUART:txn\/main_5                      macrocell18     2591   2781  2160375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:txn\/clock_0                                macrocell18         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_pc:BUART:tx_state_1\/main_4
Capture Clock  : \uart_pc:BUART:tx_state_1\/clock_0
Path slack     : 2160375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (uart_pc_IntClock:R#1 vs. uart_pc_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2781
-------------------------------------   ---- 
End-of-path arrival time (ps)           2781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160366  RISE       1
\uart_pc:BUART:tx_state_1\/main_4               macrocell19     2591   2781  2160375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_pc:BUART:tx_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024115p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11361
-------------------------------------   ----- 
End-of-path arrival time (ps)           11361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                      macrocell36     1250   1250  13024115  RISE       1
\uart_rpi:BUART:counter_load_not\/main_1           macrocell10     4449   5699  13024115  RISE       1
\uart_rpi:BUART:counter_load_not\/q                macrocell10     3350   9049  13024115  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2313  11361  13024115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_rpi:BUART:sTX:TxSts\/clock
Path slack     : 13025917p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15249
-------------------------------------   ----- 
End-of-path arrival time (ps)           15249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q        macrocell35    1250   1250  13025796  RISE       1
\uart_rpi:BUART:tx_status_0\/main_0  macrocell11    4637   5887  13025917  RISE       1
\uart_rpi:BUART:tx_status_0\/q       macrocell11    3350   9237  13025917  RISE       1
\uart_rpi:BUART:sTX:TxSts\/status_0  statusicell3   6012  15249  13025917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_rpi:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026094p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q            macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_counter_load\/main_1  macrocell13   3299   4549  13026094  RISE       1
\uart_rpi:BUART:rx_counter_load\/q       macrocell13   3350   7899  13026094  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/load   count7cell    2314  10213  13026094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028802p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q          macrocell44     1250   1250  13028802  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5605   6855  13028802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q                macrocell35     1250   1250  13025796  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5184   6434  13029223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_rpi:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_rpi:BUART:sRX:RxSts\/clock
Path slack     : 13029620p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029620  RISE       1
\uart_rpi:BUART:rx_status_4\/main_1                 macrocell15     2316   5896  13029620  RISE       1
\uart_rpi:BUART:rx_status_4\/q                      macrocell15     3350   9246  13029620  RISE       1
\uart_rpi:BUART:sRX:RxSts\/status_4                 statusicell4    2300  11547  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030481p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13027020  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4986   5176  13030481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13030755p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13028802  RISE       1
\uart_rpi:BUART:rx_state_2\/main_2   macrocell43   6151   7401  13030755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_2
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13030755p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13028802  RISE       1
\uart_rpi:BUART:rx_status_3\/main_2  macrocell48   6151   7401  13030755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_rpi:BUART:txn\/main_3
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13030853p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13030853  RISE       1
\uart_rpi:BUART:txn\/main_3                macrocell34     2934   7304  13030853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031113p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q                macrocell40     1250   1250  13026094  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3294   4544  13031113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031453p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q         macrocell39     1250   1250  13026310  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2953   4203  13031453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13031763p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13028802  RISE       1
\uart_rpi:BUART:rx_state_0\/main_2   macrocell40   5144   6394  13031763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13031763p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  13028802  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_2  macrocell41   5144   6394  13031763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_bitclk_enable\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13031763p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13028802  RISE       1
\uart_rpi:BUART:rx_state_3\/main_2   macrocell42   5144   6394  13031763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_rpi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031819p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q                macrocell36     1250   1250  13024115  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   2587   3837  13031819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13031871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell36   1250   1250  13024115  RISE       1
\uart_rpi:BUART:tx_state_1\/main_1  macrocell35   5035   6285  13031871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13031871p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell36   1250   1250  13024115  RISE       1
\uart_rpi:BUART:tx_state_2\/main_1  macrocell37   5035   6285  13031871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_7
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13031907p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell47   1250   1250  13027472  RISE       1
\uart_rpi:BUART:rx_status_3\/main_7  macrocell48   5000   6250  13031907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_10
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13031916p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell47   1250   1250  13027472  RISE       1
\uart_rpi:BUART:rx_state_0\/main_10  macrocell40   4991   6241  13031916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_8
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13031988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q      macrocell46   1250   1250  13028024  RISE       1
\uart_rpi:BUART:rx_state_0\/main_8  macrocell40   4919   6169  13031988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:txn\/main_6
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13032195p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q  macrocell38   1250   1250  13032195  RISE       1
\uart_rpi:BUART:txn\/main_6   macrocell34   4711   5961  13032195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13032270p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell35   1250   1250  13025796  RISE       1
\uart_rpi:BUART:tx_state_0\/main_0  macrocell36   4637   5887  13032270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13032270p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q      macrocell35   1250   1250  13025796  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_0  macrocell38   4637   5887  13032270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_rpi:BUART:tx_state_0\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13032289p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:TxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13025937  RISE       1
\uart_rpi:BUART:tx_state_0\/main_3                  macrocell36     2288   5868  13032289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:txn\/main_2
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13032458p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q  macrocell36   1250   1250  13024115  RISE       1
\uart_rpi:BUART:txn\/main_2    macrocell34   4449   5699  13032458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_5
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13032543p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q       macrocell46   1250   1250  13028024  RISE       1
\uart_rpi:BUART:rx_status_3\/main_5  macrocell48   4364   5614  13032543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13032732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell37   1250   1250  13024957  RISE       1
\uart_rpi:BUART:tx_state_1\/main_3  macrocell35   4175   5425  13032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_3
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13032732p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell37   1250   1250  13024957  RISE       1
\uart_rpi:BUART:tx_state_2\/main_3  macrocell37   4175   5425  13032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13032767p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell38   1250   1250  13032195  RISE       1
\uart_rpi:BUART:tx_state_1\/main_5  macrocell35   4139   5389  13032767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13032767p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell38   1250   1250  13032195  RISE       1
\uart_rpi:BUART:tx_state_2\/main_5  macrocell37   4139   5389  13032767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13032808p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q       macrocell37   1250   1250  13024957  RISE       1
\uart_rpi:BUART:tx_state_0\/main_4  macrocell36   4099   5349  13032808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_3
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13032808p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q      macrocell37   1250   1250  13024957  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_3  macrocell38   4099   5349  13032808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_load_fifo\/q
Path End       : \uart_rpi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_rpi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033103p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_load_fifo\/q            macrocell41     1250   1250  13030650  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4183   5433  13033103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxShifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_last\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_9
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_last\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_last\/q          macrocell49   1250   1250  13033235  RISE       1
\uart_rpi:BUART:rx_state_2\/main_9  macrocell43   3672   4922  13033235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033278p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033278  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_2   macrocell44   2939   4879  13033278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033283  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_1   macrocell44   2933   4873  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:pollcount_1\/main_1
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033283  RISE       1
\uart_rpi:BUART:pollcount_1\/main_1        macrocell46   2933   4873  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_rpi:BUART:pollcount_0\/main_1
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033283  RISE       1
\uart_rpi:BUART:pollcount_0\/main_1        macrocell47   2933   4873  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_rpi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/main_0   macrocell44   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_bitclk_enable\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:pollcount_1\/main_0
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
\uart_rpi:BUART:pollcount_1\/main_0        macrocell46   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_rpi:BUART:pollcount_0\/main_0
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
\uart_rpi:BUART:pollcount_0\/main_0        macrocell47   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_2\/q
Path End       : \uart_rpi:BUART:txn\/main_4
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_2\/q  macrocell37   1250   1250  13024957  RISE       1
\uart_rpi:BUART:txn\/main_4    macrocell34   3607   4857  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_0\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_0\/main_5         macrocell40   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_5       macrocell41   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_3\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033406p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_3\/main_5         macrocell42   2811   4751  13033406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_2\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033413  RISE       1
\uart_rpi:BUART:rx_state_2\/main_6         macrocell43   2804   4744  13033413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_0\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033413  RISE       1
\uart_rpi:BUART:rx_state_0\/main_6         macrocell40   2800   4740  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033413  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_6       macrocell41   2800   4740  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_rpi:BUART:rx_state_3\/main_6
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033416p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033413  RISE       1
\uart_rpi:BUART:rx_state_3\/main_6         macrocell42   2800   4740  13033416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_rpi:BUART:rx_state_2\/main_5
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033406  RISE       1
\uart_rpi:BUART:rx_state_2\/main_5         macrocell43   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_0\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13033545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13027020  RISE       1
\uart_rpi:BUART:tx_state_0\/main_2               macrocell36     4422   4612  13033545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_bitclk\/main_2
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13033545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13027020  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_2                macrocell38     4422   4612  13033545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_0\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033577p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033577  RISE       1
\uart_rpi:BUART:rx_state_0\/main_7         macrocell40   2640   4580  13033577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033577p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033577  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_7       macrocell41   2640   4580  13033577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_3\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033577p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033577  RISE       1
\uart_rpi:BUART:rx_state_3\/main_7         macrocell42   2640   4580  13033577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_rpi:BUART:rx_state_2\/main_7
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033588p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033577  RISE       1
\uart_rpi:BUART:rx_state_2\/main_7         macrocell43   2629   4569  13033588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_state_0\/main_1  macrocell40   3299   4549  13033608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q         macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_1  macrocell41   3299   4549  13033608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033608p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_state_3\/main_1  macrocell42   3299   4549  13033608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q       macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_state_2\/main_1  macrocell43   3277   4527  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q               macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_1  macrocell45   3277   4527  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_0\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_1
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13033629p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_0\/q        macrocell40   1250   1250  13026094  RISE       1
\uart_rpi:BUART:rx_status_3\/main_1  macrocell48   3277   4527  13033629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:pollcount_1\/main_4
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell47   1250   1250  13027472  RISE       1
\uart_rpi:BUART:pollcount_1\/main_4  macrocell46   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_0\/q
Path End       : \uart_rpi:BUART:pollcount_0\/main_3
Capture Clock  : \uart_rpi:BUART:pollcount_0\/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_0\/q       macrocell47   1250   1250  13027472  RISE       1
\uart_rpi:BUART:pollcount_0\/main_3  macrocell47   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_state_0\/main_0    macrocell40   3083   4333  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_0  macrocell41   3083   4333  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_state_3\/main_0    macrocell42   3083   4333  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_state_2\/main_0    macrocell43   3082   4332  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q        macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_0  macrocell45   3082   4332  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_ctrl_mark_last\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_0
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13033824p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_ctrl_mark_last\/q  macrocell39   1250   1250  13026310  RISE       1
\uart_rpi:BUART:rx_status_3\/main_0   macrocell48   3082   4332  13033824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_state_0\/main_4  macrocell40   2800   4050  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q         macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_4  macrocell41   2800   4050  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13034106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_state_3\/main_4  macrocell42   2800   4050  13034106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_0\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_0\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_state_0\/main_3  macrocell40   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_rpi:BUART:rx_load_fifo\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q         macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_load_fifo\/main_3  macrocell41   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_load_fifo\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_3\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_3\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_state_3\/main_3  macrocell42   2795   4045  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_4
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q       macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_state_2\/main_4  macrocell43   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q               macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_3  macrocell45   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_2\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_4
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_2\/q        macrocell43   1250   1250  13026592  RISE       1
\uart_rpi:BUART:rx_status_3\/main_4  macrocell48   2791   4041  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_1\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell35   1250   1250  13025796  RISE       1
\uart_rpi:BUART:tx_state_1\/main_0  macrocell35   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:tx_state_2\/main_0
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13034117p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q       macrocell35   1250   1250  13025796  RISE       1
\uart_rpi:BUART:tx_state_2\/main_0  macrocell37   2789   4039  13034117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_2\/main_3
Capture Clock  : \uart_rpi:BUART:rx_state_2\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q       macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_state_2\/main_3  macrocell43   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_rpi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q               macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/main_2  macrocell45   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_stop1_reg\/clock_0                macrocell45         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_state_3\/q
Path End       : \uart_rpi:BUART:rx_status_3\/main_3
Capture Clock  : \uart_rpi:BUART:rx_status_3\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_state_3\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_state_3\/q        macrocell42   1250   1250  13026597  RISE       1
\uart_rpi:BUART:rx_status_3\/main_3  macrocell48   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_1\/q
Path End       : \uart_rpi:BUART:txn\/main_1
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13034139p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_1\/q  macrocell35   1250   1250  13025796  RISE       1
\uart_rpi:BUART:txn\/main_1    macrocell34   2768   4018  13034139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:pollcount_1\/q
Path End       : \uart_rpi:BUART:pollcount_1\/main_2
Capture Clock  : \uart_rpi:BUART:pollcount_1\/clock_0
Path slack     : 13034264p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:pollcount_1\/q       macrocell46   1250   1250  13028024  RISE       1
\uart_rpi:BUART:pollcount_1\/main_2  macrocell46   2643   3893  13034264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:pollcount_1\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_1
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q       macrocell36   1250   1250  13024115  RISE       1
\uart_rpi:BUART:tx_state_0\/main_1  macrocell36   2582   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_state_0\/q
Path End       : \uart_rpi:BUART:tx_bitclk\/main_1
Capture Clock  : \uart_rpi:BUART:tx_bitclk\/clock_0
Path slack     : 13034325p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_state_0\/q      macrocell36   1250   1250  13024115  RISE       1
\uart_rpi:BUART:tx_bitclk\/main_1  macrocell38   2582   3832  13034325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:tx_bitclk\/q
Path End       : \uart_rpi:BUART:tx_state_0\/main_5
Capture Clock  : \uart_rpi:BUART:tx_state_0\/clock_0
Path slack     : 13034613p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_bitclk\/clock_0                         macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:tx_bitclk\/q        macrocell38   1250   1250  13032195  RISE       1
\uart_rpi:BUART:tx_state_0\/main_5  macrocell36   2293   3543  13034613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_0\/clock_0                        macrocell36         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:txn\/q
Path End       : \uart_rpi:BUART:txn\/main_0
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13034614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\uart_rpi:BUART:txn\/q       macrocell34   1250   1250  13034614  RISE       1
\uart_rpi:BUART:txn\/main_0  macrocell34   2292   3542  13034614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:txn\/main_5
Capture Clock  : \uart_rpi:BUART:txn\/clock_0
Path slack     : 13035351p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2806
-------------------------------------   ---- 
End-of-path arrival time (ps)           2806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035351  RISE       1
\uart_rpi:BUART:txn\/main_5                      macrocell34     2616   2806  13035351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:txn\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:tx_state_1\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13035361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035351  RISE       1
\uart_rpi:BUART:tx_state_1\/main_4               macrocell35     2606   2796  13035361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart_rpi:BUART:tx_state_2\/main_4
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13035361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2796
-------------------------------------   ---- 
End-of-path arrival time (ps)           2796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13035351  RISE       1
\uart_rpi:BUART:tx_state_2\/main_4               macrocell37     2606   2796  13035361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_1\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_1\/clock_0
Path slack     : 13035377p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2780
-------------------------------------   ---- 
End-of-path arrival time (ps)           2780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13027020  RISE       1
\uart_rpi:BUART:tx_state_1\/main_2               macrocell35     2590   2780  13035377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart_rpi:BUART:tx_state_2\/main_2
Capture Clock  : \uart_rpi:BUART:tx_state_2\/clock_0
Path slack     : 13035377p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2780
-------------------------------------   ---- 
End-of-path arrival time (ps)           2780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13027020  RISE       1
\uart_rpi:BUART:tx_state_2\/main_2               macrocell37     2590   2780  13035377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:tx_state_2\/clock_0                        macrocell37         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_rpi:BUART:rx_status_3\/q
Path End       : \uart_rpi:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_rpi:BUART:sRX:RxSts\/clock
Path slack     : 13037607p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (uart_rpi_IntClock:R#1 vs. uart_rpi_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:rx_status_3\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_rpi:BUART:rx_status_3\/q       macrocell48    1250   1250  13037607  RISE       1
\uart_rpi:BUART:sRX:RxSts\/status_3  statusicell4   2310   3560  13037607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\uart_rpi:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

