INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91982/DDPROJECT/DDPROJECT.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/91982/DDPROJECT/DDPROJECT.srcs/sim_2/new/clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_tb
