{
  "design": {
    "design_info": {
      "boundary_crc": "0x16F2904E918F6F19",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../test_accelerator.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "matprod_0": "",
      "axi_vip_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "ports": {
      "aclk": {
        "direction": "I"
      },
      "aresetn": {
        "direction": "I"
      },
      "rsta_busy": {
        "direction": "O"
      }
    },
    "components": {
      "matprod_0": {
        "vlnv": "xilinx.com:hls:matprod:1.0",
        "xci_name": "design_1_matprod_0_0",
        "xci_path": "ip\\design_1_matprod_0_0\\design_1_matprod_0_0.xci",
        "inst_hier_path": "matprod_0",
        "interface_ports": {
          "m_axi_gmem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_0_0",
        "xci_path": "ip\\design_1_axi_vip_0_0\\design_1_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_ACLKEN": {
            "value": "0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_bram_0\\design_1_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "matprod_0/s_axi_BUS1"
        ]
      },
      "matprod_0_m_axi_gmem": {
        "interface_ports": [
          "matprod_0/m_axi_gmem",
          "axi_bram_ctrl_0/S_AXI"
        ]
      }
    },
    "nets": {
      "aclk_1": {
        "ports": [
          "aclk",
          "axi_vip_0/aclk",
          "matprod_0/ap_clk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "axi_vip_0/aresetn",
          "matprod_0/ap_rst_n",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "axi_bram_ctrl_0_bram_rsta_busy": {
        "ports": [
          "axi_bram_ctrl_0_bram/rsta_busy",
          "rsta_busy"
        ]
      }
    },
    "addressing": {
      "/matprod_0": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              }
            }
          }
        }
      },
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_matprod_0_Reg": {
                "address_block": "/matprod_0/s_axi_BUS1/Reg",
                "offset": "0x00000000",
                "range": "16K",
                "offset_base_param": "C_S_AXI_BUS1_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS1_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}