// Seed: 111121330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  wire id_9;
  always @(id_3 or posedge 1'b0) begin
    id_5 = id_3;
  end
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5,
    output wand id_6
);
  wire id_8;
  id_9(
      .id_0(id_0), .id_1(id_8), .id_2(id_5), .id_3(1), .id_4(id_5), .id_5(id_6 == id_0 > id_3)
  ); module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
