Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct  8 14:36:50 2022
| Host         : DESKTOP-89C8E5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.735        0.000                      0                  880        0.226        0.000                      0                  880       26.356        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 27.606}     55.212          18.112          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.735        0.000                      0                  880        0.226        0.000                      0                  880       26.356        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        54.485ns  (logic 21.676ns (39.784%)  route 32.809ns (60.216%))
  Logic Levels:           76  (CARRY4=33 LUT1=2 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 59.710 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.594 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.594    datapath_inst/couter_i/output_reg[4][0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    58.823 f  datapath_inst/couter_i/output_reg[6]_i_1/CO[2]
                         net (fo=22, routed)          0.377    59.200    datapath_inst/reg_Previous_rsi/CO[0]
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.310    59.510 r  datapath_inst/reg_Previous_rsi/output[19]_i_2/O
                         net (fo=1, routed)           0.000    59.510    datapath_inst/reg_Previous_rsi/output[19]_i_2_n_0
    SLICE_X10Y24         FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.561    59.710    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[19]/C
                         clock pessimism              0.494    60.204    
                         clock uncertainty           -0.035    60.168    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)        0.077    60.245    datapath_inst/reg_Previous_rsi/output_reg[19]
  -------------------------------------------------------------------
                         required time                         60.245    
                         arrival time                         -59.510    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.906ns  (logic 21.474ns (39.836%)  route 32.432ns (60.164%))
  Logic Levels:           75  (CARRY4=33 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 59.709 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.594 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.594    datapath_inst/couter_i/output_reg[4][0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    58.931 r  datapath_inst/couter_i/output_reg[6]_i_1/O[1]
                         net (fo=3, routed)           0.000    58.931    datapath_inst/reg_Previous_rsi/D[6]
    SLICE_X8Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.560    59.709    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[6]/C
                         clock pessimism              0.458    60.167    
                         clock uncertainty           -0.035    60.131    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.099    60.230    datapath_inst/reg_Previous_rsi/output_reg[6]
  -------------------------------------------------------------------
                         required time                         60.230    
                         arrival time                         -58.931    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.801ns  (logic 21.369ns (39.719%)  route 32.432ns (60.281%))
  Logic Levels:           75  (CARRY4=33 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 59.709 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.594 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.594    datapath_inst/couter_i/output_reg[4][0]
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    58.826 r  datapath_inst/couter_i/output_reg[6]_i_1/O[0]
                         net (fo=5, routed)           0.000    58.826    datapath_inst/reg_Previous_rsi/D[5]
    SLICE_X8Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.560    59.709    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[5]/C
                         clock pessimism              0.458    60.167    
                         clock uncertainty           -0.035    60.131    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.099    60.230    datapath_inst/reg_Previous_rsi/output_reg[5]
  -------------------------------------------------------------------
                         required time                         60.230    
                         arrival time                         -58.826    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.652ns  (logic 21.220ns (39.551%)  route 32.432ns (60.448%))
  Logic Levels:           74  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 59.711 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    58.677 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/O[3]
                         net (fo=5, routed)           0.000    58.677    datapath_inst/reg_Previous_rsi/D[4]
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.562    59.711    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[4]/C
                         clock pessimism              0.458    60.169    
                         clock uncertainty           -0.035    60.133    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.099    60.232    datapath_inst/reg_Previous_rsi/output_reg[4]
  -------------------------------------------------------------------
                         required time                         60.232    
                         arrival time                         -58.677    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.618ns  (logic 21.186ns (39.513%)  route 32.432ns (60.487%))
  Logic Levels:           74  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 59.711 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.644    58.643 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/O[1]
                         net (fo=4, routed)           0.000    58.643    datapath_inst/reg_Previous_rsi/D[2]
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.562    59.711    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[2]/C
                         clock pessimism              0.458    60.169    
                         clock uncertainty           -0.035    60.133    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.099    60.232    datapath_inst/reg_Previous_rsi/output_reg[2]
  -------------------------------------------------------------------
                         required time                         60.232    
                         arrival time                         -58.643    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.588ns  (logic 21.156ns (39.479%)  route 32.432ns (60.521%))
  Logic Levels:           74  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 59.711 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    58.613 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/O[2]
                         net (fo=5, routed)           0.000    58.613    datapath_inst/reg_Previous_rsi/D[3]
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.562    59.711    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[3]/C
                         clock pessimism              0.458    60.169    
                         clock uncertainty           -0.035    60.133    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.099    60.232    datapath_inst/reg_Previous_rsi/output_reg[3]
  -------------------------------------------------------------------
                         required time                         60.232    
                         arrival time                         -58.613    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        53.494ns  (logic 21.062ns (39.373%)  route 32.432ns (60.627%))
  Logic Levels:           74  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 59.711 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 f  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 f  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 f  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 f  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 f  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 f  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 f  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.582    57.355    datapath_inst/ROM_RSI/D[0]
    SLICE_X8Y22          LUT1 (Prop_lut1_I0_O)        0.124    57.479 r  datapath_inst/ROM_RSI/output[4]_i_2/O
                         net (fo=1, routed)           0.520    57.999    datapath_inst/ROM_RSI/p_0_in[0]
    SLICE_X8Y23          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.520    58.519 r  datapath_inst/ROM_RSI/output_reg[4]_i_1/O[0]
                         net (fo=5, routed)           0.000    58.519    datapath_inst/reg_Previous_rsi/D[1]
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.562    59.711    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[1]/C
                         clock pessimism              0.458    60.169    
                         clock uncertainty           -0.035    60.133    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.099    60.232    datapath_inst/reg_Previous_rsi/output_reg[1]
  -------------------------------------------------------------------
                         required time                         60.232    
                         arrival time                         -58.519    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 datapath_inst/reg_Ef/output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_Previous_rsi/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        52.150ns  (logic 20.418ns (39.152%)  route 31.732ns (60.848%))
  Logic Levels:           72  (CARRY4=31 LUT2=2 LUT3=7 LUT4=10 LUT5=7 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 59.787 - 55.212 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.746     5.026    datapath_inst/reg_Ef/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  datapath_inst/reg_Ef/output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.482 r  datapath_inst/reg_Ef/output_reg[6]/Q
                         net (fo=9, routed)           0.704     6.185    datapath_inst/reg_Ef/output_reg_n_0_[6]
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.309 r  datapath_inst/reg_Ef/output[10]_i_36__0/O
                         net (fo=1, routed)           0.613     6.923    datapath_inst/reg_Ef/output[10]_i_36__0_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.443 r  datapath_inst/reg_Ef/output_reg[10]_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    datapath_inst/reg_Ef/output_reg[10]_i_21__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.766 r  datapath_inst/reg_Ef/output_reg[4]_i_11__0/O[1]
                         net (fo=2, routed)           0.439     8.205    datapath_inst/reg_Loss/output_reg[8]_0[1]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.306     8.511 r  datapath_inst/reg_Loss/output[9]_i_7__0/O
                         net (fo=1, routed)           0.000     8.511    datapath_inst/reg_Loss/output[9]_i_7__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.912 r  datapath_inst/reg_Loss/output_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.912    datapath_inst/reg_Loss/output_reg[9]_i_6_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.151 f  datapath_inst/reg_Loss/output_reg[4]_i_4__0/O[2]
                         net (fo=141, routed)         1.397    10.547    datapath_inst/ROM_Average_Loss/Divide_Loss[13]
    SLICE_X15Y28         LUT4 (Prop_lut4_I3_O)        0.298    10.845 r  datapath_inst/ROM_Average_Loss/output[0]_i_208/O
                         net (fo=5, routed)           1.002    11.847    datapath_inst/ROM_Average_Loss/output[0]_i_208_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I0_O)        0.327    12.174 r  datapath_inst/ROM_Average_Loss/output[0]_i_169/O
                         net (fo=5, routed)           0.890    13.064    datapath_inst/ROM_Average_Loss/output[0]_i_169_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.124    13.188 r  datapath_inst/ROM_Average_Loss/output[0]_i_111/O
                         net (fo=1, routed)           0.000    13.188    datapath_inst/ROM_Average_Loss/output[0]_i_111_n_0
    SLICE_X17Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    13.405 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_54/O
                         net (fo=2, routed)           0.652    14.057    datapath_inst/ROM_Average_Loss/output_reg[0]_i_54_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.299    14.356 r  datapath_inst/ROM_Average_Loss/output[0]_i_22/O
                         net (fo=1, routed)           0.000    14.356    datapath_inst/ROM_Average_Loss/output[0]_i_22_n_0
    SLICE_X13Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    14.594 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    14.594    datapath_inst/ROM_Average_Loss/output_reg[0]_i_9_n_0
    SLICE_X13Y29         MUXF8 (Prop_muxf8_I0_O)      0.104    14.698 r  datapath_inst/ROM_Average_Loss/output_reg[0]_i_4/O
                         net (fo=7, routed)           0.836    15.534    datapath_inst/reg_ED/AverageLoss2[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.316    15.850 r  datapath_inst/reg_ED/output[0]_i_1__1/O
                         net (fo=73, routed)          0.840    16.690    datapath_inst/reg_ED/output_reg[9]_0[0]
    SLICE_X15Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.814 r  datapath_inst/reg_ED/output[0]_i_299/O
                         net (fo=1, routed)           0.000    16.814    datapath_inst/couter_i/output_reg[4]_37[2]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.215 r  datapath_inst/couter_i/output_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    17.215    datapath_inst/couter_i/output_reg[0]_i_291_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.329 r  datapath_inst/couter_i/output_reg[0]_i_287/CO[3]
                         net (fo=1, routed)           0.000    17.329    datapath_inst/couter_i/output_reg[0]_i_287_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.600 r  datapath_inst/couter_i/output_reg[0]_i_252/CO[0]
                         net (fo=3, routed)           0.618    18.218    datapath_inst/reg_ED/output_reg[4]_6[0]
    SLICE_X14Y16         LUT4 (Prop_lut4_I0_O)        0.373    18.591 r  datapath_inst/reg_ED/output[0]_i_167/O
                         net (fo=1, routed)           0.000    18.591    datapath_inst/reg_ED/output[0]_i_167_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    19.018 r  datapath_inst/reg_ED/output_reg[0]_i_90/O[1]
                         net (fo=8, routed)           0.490    19.507    datapath_inst/reg_ED/Divider_Rs/temp1[13]
    SLICE_X14Y17         LUT4 (Prop_lut4_I1_O)        0.306    19.813 r  datapath_inst/reg_ED/output[0]_i_60/O
                         net (fo=1, routed)           0.000    19.813    datapath_inst/reg_ED/output[0]_i_60_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.189 r  datapath_inst/reg_ED/output_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.189    datapath_inst/reg_ED/output_reg[0]_i_23_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  datapath_inst/reg_ED/output_reg[0]_i_6/CO[3]
                         net (fo=27, routed)          0.771    21.078    datapath_inst/reg_ED/RS[8]
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    21.202 r  datapath_inst/reg_ED/output[0]_i_88/O
                         net (fo=2, routed)           0.313    21.515    datapath_inst/reg_ED/output[0]_i_88_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I0_O)        0.124    21.639 r  datapath_inst/reg_ED/output[0]_i_35/O
                         net (fo=1, routed)           0.568    22.207    datapath_inst/reg_ED/output[0]_i_35_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.603 r  datapath_inst/reg_ED/output_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.603    datapath_inst/couter_i/output_reg[4]_38[0]
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.720 r  datapath_inst/couter_i/output_reg[0]_i_3/CO[3]
                         net (fo=25, routed)          0.849    23.569    datapath_inst/reg_ED/output_reg[4]_0[2]
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    23.693 r  datapath_inst/reg_ED/output[0]_i_113/O
                         net (fo=6, routed)           0.506    24.199    datapath_inst/reg_ED/output_reg[0]_18
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124    24.323 r  datapath_inst/reg_ED/output[0]_i_50/O
                         net (fo=1, routed)           0.491    24.813    datapath_inst/reg_ED/output[0]_i_50_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    25.209 r  datapath_inst/reg_ED/output_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.209    datapath_inst/reg_ED/output_reg[0]_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.438 r  datapath_inst/reg_ED/output_reg[0]_i_5/CO[2]
                         net (fo=38, routed)          0.796    26.234    datapath_inst/ROM_RSI/RS[9]
    SLICE_X14Y19         LUT3 (Prop_lut3_I2_O)        0.334    26.568 r  datapath_inst/ROM_RSI/output[6]_i_55/O
                         net (fo=8, routed)           0.528    27.096    datapath_inst/reg_ED/output_reg[4]_2
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.328    27.424 r  datapath_inst/reg_ED/output[6]_i_24/O
                         net (fo=1, routed)           0.623    28.047    datapath_inst/reg_ED/output[6]_i_24_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.567 r  datapath_inst/reg_ED/output_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.567    datapath_inst/couter_i/output_reg[4]_39[0]
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    28.796 r  datapath_inst/couter_i/output_reg[6]_i_6/CO[2]
                         net (fo=43, routed)          0.533    29.329    datapath_inst/ROM_RSI/RS[8]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.310    29.639 r  datapath_inst/ROM_RSI/output[6]_i_92/O
                         net (fo=10, routed)          0.726    30.365    datapath_inst/reg_ED/output_reg[4]_1
    SLICE_X9Y21          LUT6 (Prop_lut6_I0_O)        0.124    30.489 r  datapath_inst/reg_ED/output[6]_i_43/O
                         net (fo=1, routed)           0.472    30.961    datapath_inst/reg_ED/output[6]_i_43_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.468 r  datapath_inst/reg_ED/output_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.468    datapath_inst/reg_ED/output_reg[6]_i_17_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.625 r  datapath_inst/reg_ED/output_reg[6]_i_8/CO[1]
                         net (fo=64, routed)          0.991    32.615    datapath_inst/reg_ED/RS[6]
    SLICE_X10Y21         LUT3 (Prop_lut3_I2_O)        0.355    32.970 r  datapath_inst/reg_ED/output[0]_i_154/O
                         net (fo=3, routed)           0.457    33.427    datapath_inst/reg_ED/output[0]_i_154_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.328    33.755 r  datapath_inst/reg_ED/output[0]_i_80/O
                         net (fo=1, routed)           0.630    34.385    datapath_inst/reg_ED/output[0]_i_80_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.770 r  datapath_inst/reg_ED/output_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.770    datapath_inst/couter_i/output_reg[4]_40[0]
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.927 r  datapath_inst/couter_i/output_reg[0]_i_10/CO[1]
                         net (fo=72, routed)          1.033    35.960    datapath_inst/couter_i/RS[0]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.329    36.289 r  datapath_inst/couter_i/output[0]_i_178/O
                         net (fo=2, routed)           0.434    36.723    datapath_inst/reg_ED/output_reg[4]_5
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.124    36.847 r  datapath_inst/reg_ED/output[0]_i_98/O
                         net (fo=1, routed)           0.000    36.847    datapath_inst/reg_ED/output[0]_i_98_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.380 r  datapath_inst/reg_ED/output_reg[0]_i_42/CO[3]
                         net (fo=1, routed)           0.000    37.380    datapath_inst/reg_ED/output_reg[0]_i_42_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.537 r  datapath_inst/reg_ED/output_reg[0]_i_16/CO[1]
                         net (fo=91, routed)          0.823    38.360    datapath_inst/reg_ED/RS[5]
    SLICE_X17Y22         LUT5 (Prop_lut5_I4_O)        0.332    38.692 r  datapath_inst/reg_ED/output[0]_i_186/O
                         net (fo=11, routed)          0.877    39.569    datapath_inst/reg_ED/output[0]_i_186_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    39.693 r  datapath_inst/reg_ED/output[0]_i_108/O
                         net (fo=1, routed)           0.000    39.693    datapath_inst/reg_ED/output[0]_i_108_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.243 r  datapath_inst/reg_ED/output_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000    40.243    datapath_inst/reg_ED/output_reg[0]_i_46_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.400 r  datapath_inst/reg_ED/output_reg[0]_i_18/CO[1]
                         net (fo=89, routed)          1.275    41.674    datapath_inst/reg_ED/RS[4]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.329    42.003 r  datapath_inst/reg_ED/output[6]_i_65/O
                         net (fo=6, routed)           0.814    42.817    datapath_inst/reg_ED/output[6]_i_65_n_0
    SLICE_X15Y27         LUT4 (Prop_lut4_I3_O)        0.152    42.969 r  datapath_inst/reg_ED/output[6]_i_30/O
                         net (fo=1, routed)           0.000    42.969    datapath_inst/reg_ED/output[6]_i_30_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.403    43.372 r  datapath_inst/reg_ED/output_reg[6]_i_14/CO[1]
                         net (fo=94, routed)          1.178    44.550    datapath_inst/reg_ED/RS[3]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.357    44.907 r  datapath_inst/reg_ED/output[0]_i_233/O
                         net (fo=5, routed)           0.618    45.525    datapath_inst/reg_ED/output[0]_i_233_n_0
    SLICE_X19Y25         LUT4 (Prop_lut4_I0_O)        0.326    45.851 r  datapath_inst/reg_ED/output[0]_i_149/O
                         net (fo=1, routed)           0.000    45.851    datapath_inst/reg_ED/output[0]_i_149_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.249 r  datapath_inst/reg_ED/output_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.249    datapath_inst/reg_ED/output_reg[0]_i_75_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.406 r  datapath_inst/reg_ED/output_reg[0]_i_31/CO[1]
                         net (fo=85, routed)          0.801    47.206    datapath_inst/reg_ED/RS[2]
    SLICE_X19Y23         LUT5 (Prop_lut5_I4_O)        0.329    47.535 r  datapath_inst/reg_ED/output[6]_i_121/O
                         net (fo=7, routed)           0.516    48.051    datapath_inst/reg_ED/output[6]_i_121_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.124    48.175 r  datapath_inst/reg_ED/output[0]_i_131/O
                         net (fo=1, routed)           0.598    48.774    datapath_inst/reg_ED/output[0]_i_131_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    49.172 r  datapath_inst/reg_ED/output_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.009    49.181    datapath_inst/reg_ED/output_reg[0]_i_68_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.409 r  datapath_inst/reg_ED/output_reg[0]_i_30/CO[2]
                         net (fo=63, routed)          0.874    50.283    datapath_inst/ROM_RSI/RS[1]
    SLICE_X13Y26         LUT2 (Prop_lut2_I1_O)        0.339    50.622 f  datapath_inst/ROM_RSI/output[6]_i_117/O
                         net (fo=2, routed)           0.779    51.400    datapath_inst/reg_ED/output_reg[4]_10
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.326    51.726 r  datapath_inst/reg_ED/output[6]_i_70/O
                         net (fo=1, routed)           0.534    52.260    datapath_inst/reg_ED/output[6]_i_70_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    52.656 r  datapath_inst/reg_ED/output_reg[6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    52.656    datapath_inst/reg_ED/output_reg[6]_i_34_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    52.885 r  datapath_inst/reg_ED/output_reg[6]_i_16/CO[2]
                         net (fo=41, routed)          0.781    53.666    datapath_inst/ROM_RSI/RS[0]
    SLICE_X12Y25         LUT3 (Prop_lut3_I2_O)        0.336    54.002 r  datapath_inst/ROM_RSI/output[6]_i_49/O
                         net (fo=5, routed)           0.475    54.477    datapath_inst/ROM_RSI/output[6]_i_49_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I3_O)        0.328    54.805 r  datapath_inst/ROM_RSI/output[0]_i_125/O
                         net (fo=1, routed)           0.425    55.230    datapath_inst/ROM_RSI/output[0]_i_125_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I3_O)        0.124    55.354 r  datapath_inst/ROM_RSI/output[0]_i_65/O
                         net (fo=1, routed)           0.000    55.354    datapath_inst/ROM_RSI/output[0]_i_65_n_0
    SLICE_X10Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    55.601 r  datapath_inst/ROM_RSI/output_reg[0]_i_28/O
                         net (fo=1, routed)           0.000    55.601    datapath_inst/ROM_RSI/output_reg[0]_i_28_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    55.699 r  datapath_inst/ROM_RSI/output_reg[0]_i_7/O
                         net (fo=1, routed)           0.755    56.454    datapath_inst/ROM_RSI/output_reg[0]_i_7_n_0
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.319    56.773 r  datapath_inst/ROM_RSI/output[0]_i_1/O
                         net (fo=5, routed)           0.403    57.176    datapath_inst/reg_Previous_rsi/D[0]
    SLICE_X6Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.638    59.787    datapath_inst/reg_Previous_rsi/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  datapath_inst/reg_Previous_rsi/output_reg[0]/C
                         clock pessimism              0.458    60.245    
                         clock uncertainty           -0.035    60.209    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)       -0.031    60.178    datapath_inst/reg_Previous_rsi/output_reg[0]
  -------------------------------------------------------------------
                         required time                         60.178    
                         arrival time                         -57.176    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             42.229ns  (required time - arrival time)
  Source:                 datapath_inst/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        12.916ns  (logic 4.912ns (38.031%)  route 8.004ns (61.969%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 59.722 - 55.212 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.829     5.109    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.565 r  datapath_inst/couter_i/temp_reg[1]/Q
                         net (fo=14, routed)          1.098     6.663    controller_inst/Q[1]
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.124     6.787 r  controller_inst/ram_memory_reg_0_255_0_0_i_7/O
                         net (fo=80, routed)          3.026     9.813    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/A1
    SLICE_X2Y8           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.937 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.937    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/OD
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.178 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.178    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/O0
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I0_O)      0.098    10.276 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/F8/O
                         net (fo=3, routed)           0.963    11.240    datapath_inst/RAM_A/D[3]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.319    11.559 r  datapath_inst/RAM_A/output[3]_i_3/O
                         net (fo=1, routed)           0.000    11.559    datapath_inst/RAM_A/output[3]_i_3_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  datapath_inst/RAM_A/output_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.960    datapath_inst/RAM_A/output_reg[3]_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  datapath_inst/RAM_A/output_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.074    datapath_inst/RAM_A/output_reg[7]_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  datapath_inst/RAM_A/output_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.188    datapath_inst/RAM_A/output_reg[11]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 f  datapath_inst/RAM_A/output_reg[14]_i_3/O[1]
                         net (fo=5, routed)           0.970    13.492    datapath_inst/couter_i/output_reg[15][1]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.303    13.795 r  datapath_inst/couter_i/output[14]_i_27/O
                         net (fo=1, routed)           0.000    13.795    datapath_inst/couter_i/output[14]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.345 r  datapath_inst/couter_i/output_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.345    datapath_inst/couter_i/output_reg[14]_i_17_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.616 r  datapath_inst/couter_i/output_reg[14]_i_6/CO[0]
                         net (fo=30, routed)          1.945    16.561    datapath_inst/couter_i/output_reg[14]_i_6_n_3
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.373    16.934 r  datapath_inst/couter_i/output[0]_i_4/O
                         net (fo=1, routed)           0.000    16.934    datapath_inst/reg_EC/output_reg[3]_0[1]
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.467 r  datapath_inst/reg_EC/output_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.467    datapath_inst/reg_EC/output_reg[0]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.584 r  datapath_inst/reg_EC/output_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.584    datapath_inst/reg_EC/output_reg[4]_i_1__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.701 r  datapath_inst/reg_EC/output_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.701    datapath_inst/reg_EC/output_reg[8]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.024 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.024    datapath_inst/reg_EC/output_reg[12]_i_1_n_6
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.573    59.722    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/C
                         clock pessimism              0.458    60.180    
                         clock uncertainty           -0.035    60.144    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.109    60.253    datapath_inst/reg_EC/output_reg[13]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -18.024    
  -------------------------------------------------------------------
                         slack                                 42.229    

Slack (MET) :             42.313ns  (required time - arrival time)
  Source:                 datapath_inst/couter_i/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.212ns  (clk rise@55.212ns - clk rise@0.000ns)
  Data Path Delay:        12.832ns  (logic 4.828ns (37.626%)  route 8.004ns (62.374%))
  Logic Levels:           17  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 59.722 - 55.212 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.829     5.109    datapath_inst/couter_i/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  datapath_inst/couter_i/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     5.565 r  datapath_inst/couter_i/temp_reg[1]/Q
                         net (fo=14, routed)          1.098     6.663    controller_inst/Q[1]
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.124     6.787 r  controller_inst/ram_memory_reg_0_255_0_0_i_7/O
                         net (fo=80, routed)          3.026     9.813    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/A1
    SLICE_X2Y8           RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.937 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.937    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/OD
    SLICE_X2Y8           MUXF7 (Prop_muxf7_I0_O)      0.241    10.178 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.178    datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/O0
    SLICE_X2Y8           MUXF8 (Prop_muxf8_I0_O)      0.098    10.276 r  datapath_inst/RAM_A/ram_memory_reg_0_255_3_3/F8/O
                         net (fo=3, routed)           0.963    11.240    datapath_inst/RAM_A/D[3]
    SLICE_X1Y10          LUT2 (Prop_lut2_I0_O)        0.319    11.559 r  datapath_inst/RAM_A/output[3]_i_3/O
                         net (fo=1, routed)           0.000    11.559    datapath_inst/RAM_A/output[3]_i_3_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.960 r  datapath_inst/RAM_A/output_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.960    datapath_inst/RAM_A/output_reg[3]_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.074 r  datapath_inst/RAM_A/output_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.074    datapath_inst/RAM_A/output_reg[7]_i_2_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.188 r  datapath_inst/RAM_A/output_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.188    datapath_inst/RAM_A/output_reg[11]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 f  datapath_inst/RAM_A/output_reg[14]_i_3/O[1]
                         net (fo=5, routed)           0.970    13.492    datapath_inst/couter_i/output_reg[15][1]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.303    13.795 r  datapath_inst/couter_i/output[14]_i_27/O
                         net (fo=1, routed)           0.000    13.795    datapath_inst/couter_i/output[14]_i_27_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.345 r  datapath_inst/couter_i/output_reg[14]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.345    datapath_inst/couter_i/output_reg[14]_i_17_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.616 r  datapath_inst/couter_i/output_reg[14]_i_6/CO[0]
                         net (fo=30, routed)          1.945    16.561    datapath_inst/couter_i/output_reg[14]_i_6_n_3
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.373    16.934 r  datapath_inst/couter_i/output[0]_i_4/O
                         net (fo=1, routed)           0.000    16.934    datapath_inst/reg_EC/output_reg[3]_0[1]
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.467 r  datapath_inst/reg_EC/output_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.467    datapath_inst/reg_EC/output_reg[0]_i_1_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.584 r  datapath_inst/reg_EC/output_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.584    datapath_inst/reg_EC/output_reg[4]_i_1__0_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.701 r  datapath_inst/reg_EC/output_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.701    datapath_inst/reg_EC/output_reg[8]_i_1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.940 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.940    datapath_inst/reg_EC/output_reg[12]_i_1_n_5
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       55.212    55.212 r  
    AA9                                               0.000    55.212 r  clk (IN)
                         net (fo=0)                   0.000    55.212    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    56.086 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    58.058    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    58.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         1.573    59.722    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[14]/C
                         clock pessimism              0.458    60.180    
                         clock uncertainty           -0.035    60.144    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.109    60.253    datapath_inst/reg_EC/output_reg[14]
  -------------------------------------------------------------------
                         required time                         60.253    
                         arrival time                         -17.940    
  -------------------------------------------------------------------
                         slack                                 42.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_ED/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.619     1.544    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.708 r  datapath_inst/reg_ED/output_reg[0]/Q
                         net (fo=2, routed)           0.067     1.775    datapath_inst/reg_ED/DI[0]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.904 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.904    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_6
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.886     2.059    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/C
                         clock pessimism             -0.516     1.544    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.134     1.678    datapath_inst/reg_ED/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.593     1.518    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.682 r  datapath_inst/reg_EC/output_reg[0]/Q
                         net (fo=2, routed)           0.067     1.749    datapath_inst/reg_EC/DI[0]
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.878 r  datapath_inst/reg_EC/output_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.878    datapath_inst/reg_EC/output_reg[0]_i_1_n_6
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.862     2.035    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.134     1.652    datapath_inst/reg_EC/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_ED/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.619     1.544    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.708 r  datapath_inst/reg_ED/output_reg[2]/Q
                         net (fo=3, routed)           0.078     1.786    datapath_inst/reg_ED/DI[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.915 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.915    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_4
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.886     2.059    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[3]/C
                         clock pessimism             -0.516     1.544    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.134     1.678    datapath_inst/reg_ED/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_ED/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.616     1.541    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  datapath_inst/reg_ED/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  datapath_inst/reg_ED/output_reg[12]/Q
                         net (fo=3, routed)           0.079     1.784    datapath_inst/reg_ED/output_reg[8]
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.913 r  datapath_inst/reg_ED/output_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.913    datapath_inst/reg_ED/output_reg[12]_i_1__0_n_6
    SLICE_X6Y18          FDRE                                         r  datapath_inst/reg_ED/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.883     2.056    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  datapath_inst/reg_ED/output_reg[13]/C
                         clock pessimism             -0.516     1.541    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.134     1.675    datapath_inst/reg_ED/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.593     1.518    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.682 r  datapath_inst/reg_EC/output_reg[2]/Q
                         net (fo=3, routed)           0.079     1.761    datapath_inst/reg_EC/DI[2]
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.890 r  datapath_inst/reg_EC/output_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    datapath_inst/reg_EC/output_reg[0]_i_1_n_4
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.862     2.035    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.134     1.652    datapath_inst/reg_EC/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.591     1.516    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  datapath_inst/reg_EC/output_reg[12]/Q
                         net (fo=3, routed)           0.079     1.759    datapath_inst/reg_EC/output_reg[8]
    SLICE_X8Y12          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.888 r  datapath_inst/reg_EC/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.888    datapath_inst/reg_EC/output_reg[12]_i_1_n_6
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.859     2.032    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  datapath_inst/reg_EC/output_reg[13]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.134     1.650    datapath_inst/reg_EC/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_ED/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.619     1.544    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.708 r  datapath_inst/reg_ED/output_reg[1]/Q
                         net (fo=3, routed)           0.067     1.775    datapath_inst/reg_ED/DI[1]
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.924 r  datapath_inst/reg_ED/output_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.924    datapath_inst/reg_ED/output_reg[0]_i_1__0_n_5
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.886     2.059    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  datapath_inst/reg_ED/output_reg[2]/C
                         clock pessimism             -0.516     1.544    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.134     1.678    datapath_inst/reg_ED/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.592     1.517    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  datapath_inst/reg_EC/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  datapath_inst/reg_EC/output_reg[4]/Q
                         net (fo=8, routed)           0.091     1.772    datapath_inst/reg_EC/output_reg[0]
    SLICE_X8Y10          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.901 r  datapath_inst/reg_EC/output_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.901    datapath_inst/reg_EC/output_reg[4]_i_1__0_n_6
    SLICE_X8Y10          FDRE                                         r  datapath_inst/reg_EC/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.861     2.034    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  datapath_inst/reg_EC/output_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.134     1.651    datapath_inst/reg_EC/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 datapath_inst/reg_ED/output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_ED/output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.293ns (75.373%)  route 0.096ns (24.627%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.618     1.543    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  datapath_inst/reg_ED/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.707 r  datapath_inst/reg_ED/output_reg[4]/Q
                         net (fo=14, routed)          0.096     1.802    datapath_inst/reg_ED/output_reg[0]
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.931 r  datapath_inst/reg_ED/output_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.931    datapath_inst/reg_ED/output_reg[4]_i_1__1_n_6
    SLICE_X6Y16          FDRE                                         r  datapath_inst/reg_ED/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.885     2.058    datapath_inst/reg_ED/clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  datapath_inst/reg_ED/output_reg[5]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134     1.677    datapath_inst/reg_ED/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 datapath_inst/reg_EC/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Destination:            datapath_inst/reg_EC/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@27.606ns period=55.212ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.593     1.518    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.682 r  datapath_inst/reg_EC/output_reg[1]/Q
                         net (fo=3, routed)           0.079     1.761    datapath_inst/reg_EC/DI[1]
    SLICE_X8Y9           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.910 r  datapath_inst/reg_EC/output_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    datapath_inst/reg_EC/output_reg[0]_i_1_n_5
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=202, routed)         0.862     2.035    datapath_inst/reg_EC/clk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  datapath_inst/reg_EC/output_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.134     1.652    datapath_inst/reg_EC/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 27.606 }
Period(ns):         55.212
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         55.212      53.057     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X0Y18    controller_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X0Y15    controller_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X0Y15    controller_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         55.212      54.212     SLICE_X0Y15    controller_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X6Y17    datapath_inst/reg_ED/output_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X6Y17    datapath_inst/reg_ED/output_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X6Y18    datapath_inst/reg_ED/output_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X6Y16    datapath_inst/reg_ED/output_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         55.212      54.212     SLICE_X6Y17    datapath_inst/reg_ED/output_reg[8]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y16    datapath_inst/RAM_A/ram_memory_reg_0_255_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y15    datapath_inst/RAM_A/ram_memory_reg_0_255_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y11    datapath_inst/RAM_A/ram_memory_reg_0_255_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y11    datapath_inst/RAM_A/ram_memory_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y7     datapath_inst/RAM_A/ram_memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y7     datapath_inst/RAM_A/ram_memory_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X2Y7     datapath_inst/RAM_A/ram_memory_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         27.606      26.356     SLICE_X4Y9     datapath_inst/RAM_A/ram_memory_reg_0_255_0_0/RAMS64E_C/CLK



