{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708595141524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708595141527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 03:45:41 2024 " "Processing started: Thu Feb 22 03:45:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708595141527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595141527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniLab1 -c MiniLab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniLab1 -c MiniLab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595141527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708595142389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708595142389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(1) " "Verilog HDL Declaration information at reset_synch.sv(1): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Mini_1_1/reset_synch.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708595149241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Mini_1_1/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rx.sv(10) " "Verilog HDL Declaration information at UART_rx.sv(10): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "UART_rx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_rx.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708595149352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/win/554_git/Mini_1_1/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart_tb.sv(20) " "Verilog HDL warning at spart_tb.sv(20): extended using \"x\" or \"z\"" {  } { { "spart_tb.sv" "" { Text "I:/win/554_git/Mini_1_1/spart_tb.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file spart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart_tb " "Found entity 1: spart_tb" {  } { { "spart_tb.sv" "" { Text "I:/win/554_git/Mini_1_1/spart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart.sv(84) " "Verilog HDL warning at spart.sv(84): extended using \"x\" or \"z\"" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149586 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart.sv(85) " "Verilog HDL warning at spart.sv(85): extended using \"x\" or \"z\"" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149586 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spart.sv(102) " "Verilog HDL warning at spart.sv(102): extended using \"x\" or \"z\"" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remotecomm.sv 1 1 " "Found 1 design units, including 1 entities, in source file remotecomm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RemoteComm " "Found entity 1: RemoteComm" {  } { { "RemoteComm.sv" "" { Text "I:/win/554_git/Mini_1_1/RemoteComm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_queue_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file circular_queue_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_queue_tb " "Found entity 1: circular_queue_tb" {  } { { "circular_queue_tb.sv" "" { Text "I:/win/554_git/Mini_1_1/circular_queue_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file circular_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_queue " "Found entity 1: circular_queue" {  } { { "circular_queue.sv" "" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_mux " "Found entity 1: src_mux" {  } { { "src_mux.v" "" { Text "I:/win/554_git/Mini_1_1/src_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.v" "" { Text "I:/win/554_git/Mini_1_1/rf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prgm_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file prgm_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "prgm_cntr.v" "" { Text "I:/win/554_git/Mini_1_1/prgm_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149959 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MiniLab1.v(48) " "Verilog HDL warning at MiniLab1.v(48): extended using \"x\" or \"z\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149989 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MiniLab1.v(52) " "Verilog HDL warning at MiniLab1.v(52): extended using \"x\" or \"z\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708595149990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab1.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniLab1 " "Found entity 1: MiniLab1" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595149994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595149994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "instr_mem.v" "" { Text "I:/win/554_git/Mini_1_1/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "I:/win/554_git/Mini_1_1/id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dst_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file dst_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dst_mux " "Found entity 1: dst_mux" {  } { { "dst_mux.v" "" { Text "I:/win/554_git/Mini_1_1/dst_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "data_mem.v" "" { Text "I:/win/554_git/Mini_1_1/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "I:/win/554_git/Mini_1_1/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_bool.v 1 1 " "Found 1 design units, including 1 entities, in source file br_bool.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_bool " "Found entity 1: br_bool" {  } { { "br_bool.v" "" { Text "I:/win/554_git/Mini_1_1/br_bool.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595150466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595150466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_IM_ID cpu.v(36) " "Verilog HDL Implicit Net warning at cpu.v(36): created implicit net for \"stall_IM_ID\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flow_change_ID_EX cpu.v(37) " "Verilog HDL Implicit Net warning at cpu.v(37): created implicit net for \"flow_change_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr_EX_DM cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"zr_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "br_instr_ID_EX cpu.v(47) " "Verilog HDL Implicit Net warning at cpu.v(47): created implicit net for \"br_instr_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_imm_ID_EX cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"jmp_imm_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_reg_ID_EX cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"jmp_reg_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jmp_imm_EX_DM cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"jmp_imm_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_re0 cpu.v(48) " "Verilog HDL Implicit Net warning at cpu.v(48): created implicit net for \"rf_re0\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_re1 cpu.v(49) " "Verilog HDL Implicit Net warning at cpu.v(49): created implicit net for \"rf_re1\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_we_DM_WB cpu.v(49) " "Verilog HDL Implicit Net warning at cpu.v(49): created implicit net for \"rf_we_DM_WB\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_re_EX_DM cpu.v(51) " "Verilog HDL Implicit Net warning at cpu.v(51): created implicit net for \"dm_re_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150468 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_we_EX_DM cpu.v(52) " "Verilog HDL Implicit Net warning at cpu.v(52): created implicit net for \"dm_we_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_z_ID_EX cpu.v(52) " "Verilog HDL Implicit Net warning at cpu.v(52): created implicit net for \"clk_z_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_nv_ID_EX cpu.v(52) " "Verilog HDL Implicit Net warning at cpu.v(52): created implicit net for \"clk_nv_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_ID_EX cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"stall_ID_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stall_EX_DM cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"stall_EX_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hlt_DM_WB cpu.v(54) " "Verilog HDL Implicit Net warning at cpu.v(54): created implicit net for \"hlt_DM_WB\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp0_EX cpu.v(55) " "Verilog HDL Implicit Net warning at cpu.v(55): created implicit net for \"byp0_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp0_DM cpu.v(55) " "Verilog HDL Implicit Net warning at cpu.v(55): created implicit net for \"byp0_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp1_EX cpu.v(55) " "Verilog HDL Implicit Net warning at cpu.v(55): created implicit net for \"byp1_EX\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "byp1_DM cpu.v(55) " "Verilog HDL Implicit Net warning at cpu.v(55): created implicit net for \"byp1_DM\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150470 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ov cpu.v(78) " "Verilog HDL Implicit Net warning at cpu.v(78): created implicit net for \"ov\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150470 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr cpu.v(78) " "Verilog HDL Implicit Net warning at cpu.v(78): created implicit net for \"zr\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150470 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg cpu.v(78) " "Verilog HDL Implicit Net warning at cpu.v(78): created implicit net for \"neg\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dm_we cpu.v(88) " "Verilog HDL Implicit Net warning at cpu.v(88): created implicit net for \"dm_we\"" {  } { { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sat_neg alu.v(50) " "Verilog HDL Implicit Net warning at alu.v(50): created implicit net for \"sat_neg\"" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sat_pos alu.v(51) " "Verilog HDL Implicit Net warning at alu.v(51): created implicit net for \"sat_pos\"" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shft_in alu.v(69) " "Verilog HDL Implicit Net warning at alu.v(69): created implicit net for \"shft_in\"" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595150471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniLab1 " "Elaborating entity \"MiniLab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708595151019 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR MiniLab1.v(14) " "Output port \"LEDR\" at MiniLab1.v(14) has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708595151026 "|MiniLab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:rst " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:rst\"" {  } { { "MiniLab1.v" "rst" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:iSpart " "Elaborating entity \"spart\" for hierarchy \"spart:iSpart\"" {  } { { "MiniLab1.v" "iSpart" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inter_DB_1 spart.sv(40) " "Verilog HDL or VHDL warning at spart.sv(40): object \"inter_DB_1\" assigned a value but never read" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708595151081 "|MiniLab1|spart:iSpart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inter_DB_2 spart.sv(41) " "Verilog HDL or VHDL warning at spart.sv(41): object \"inter_DB_2\" assigned a value but never read" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708595151081 "|MiniLab1|spart:iSpart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_queue spart:iSpart\|circular_queue:iTxQueue " "Elaborating entity \"circular_queue\" for hierarchy \"spart:iSpart\|circular_queue:iTxQueue\"" {  } { { "spart.sv" "iTxQueue" { Text "I:/win/554_git/Mini_1_1/spart.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151103 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 circular_queue.sv(23) " "Verilog HDL assignment warning at circular_queue.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "circular_queue.sv" "" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151113 "|MiniLab1|spart:iSpart|circular_queue:iTxQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 circular_queue.sv(28) " "Verilog HDL assignment warning at circular_queue.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "circular_queue.sv" "" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151113 "|MiniLab1|spart:iSpart|circular_queue:iTxQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 circular_queue.sv(36) " "Verilog HDL assignment warning at circular_queue.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "circular_queue.sv" "" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151113 "|MiniLab1|spart:iSpart|circular_queue:iTxQueue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART spart:iSpart\|UART:iUART " "Elaborating entity \"UART\" for hierarchy \"spart:iSpart\|UART:iUART\"" {  } { { "spart.sv" "iUART" { Text "I:/win/554_git/Mini_1_1/spart.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx spart:iSpart\|UART:iUART\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"spart:iSpart\|UART:iUART\|UART_tx:iTX\"" {  } { { "UART.sv" "iTX" { Text "I:/win/554_git/Mini_1_1/UART.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(43) " "Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151155 "|MiniLab1|spart:iSpart|UART:iUART|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_tx.sv(54) " "Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (13)" {  } { { "UART_tx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_tx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151155 "|MiniLab1|spart:iSpart|UART:iUART|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx spart:iSpart\|UART:iUART\|UART_rx:iRX " "Elaborating entity \"UART_rx\" for hierarchy \"spart:iSpart\|UART:iUART\|UART_rx:iRX\"" {  } { { "UART.sv" "iRX" { Text "I:/win/554_git/Mini_1_1/UART.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(41) " "Verilog HDL assignment warning at UART_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151171 "|MiniLab1|spart:iSpart|UART:iUART|UART_rx:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_rx.sv(51) " "Verilog HDL assignment warning at UART_rx.sv(51): truncated value with size 32 to match size of target (13)" {  } { { "UART_rx.sv" "" { Text "I:/win/554_git/Mini_1_1/UART_rx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151171 "|MiniLab1|spart:iSpart|UART:iUART|UART_rx:iRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:iCPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:iCPU\"" {  } { { "MiniLab1.v" "iCPU" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:iCPU\|pc:iPC " "Elaborating entity \"pc\" for hierarchy \"cpu:iCPU\|pc:iPC\"" {  } { { "cpu.v" "iPC" { Text "I:/win/554_git/Mini_1_1/cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prgm_cntr.v(27) " "Verilog HDL assignment warning at prgm_cntr.v(27): truncated value with size 32 to match size of target (16)" {  } { { "prgm_cntr.v" "" { Text "I:/win/554_git/Mini_1_1/prgm_cntr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595151208 "|MiniLab1|cpu:iCPU|pc:iPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM cpu:iCPU\|IM:iIM " "Elaborating entity \"IM\" for hierarchy \"cpu:iCPU\|IM:iIM\"" {  } { { "cpu.v" "iIM" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595151215 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "71 0 16535 instr_mem.v(19) " "Verilog HDL warning at instr_mem.v(19): number of words (71) in memory file does not match the number of elements in the address range \[0:16535\]" {  } { { "instr_mem.v" "" { Text "I:/win/554_git/Mini_1_1/instr_mem.v" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708595151278 "|MiniLab1|cpu:iCPU|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 instr_mem.v(9) " "Net \"instr_mem.data_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554_git/Mini_1_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708595153655 "|MiniLab1|cpu:iCPU|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 instr_mem.v(9) " "Net \"instr_mem.waddr_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554_git/Mini_1_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708595153655 "|MiniLab1|cpu:iCPU|IM:iIM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 instr_mem.v(9) " "Net \"instr_mem.we_a\" at instr_mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "I:/win/554_git/Mini_1_1/instr_mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708595153656 "|MiniLab1|cpu:iCPU|IM:iIM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id cpu:iCPU\|id:iID " "Elaborating entity \"id\" for hierarchy \"cpu:iCPU\|id:iID\"" {  } { { "cpu.v" "iID" { Text "I:/win/554_git/Mini_1_1/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595153747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf cpu:iCPU\|rf:iRF " "Elaborating entity \"rf\" for hierarchy \"cpu:iCPU\|rf:iRF\"" {  } { { "cpu.v" "iRF" { Text "I:/win/554_git/Mini_1_1/cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595153789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_mux cpu:iCPU\|src_mux:ISRCMUX " "Elaborating entity \"src_mux\" for hierarchy \"cpu:iCPU\|src_mux:ISRCMUX\"" {  } { { "cpu.v" "ISRCMUX" { Text "I:/win/554_git/Mini_1_1/cpu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595153814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:iCPU\|alu:iALU " "Elaborating entity \"alu\" for hierarchy \"cpu:iCPU\|alu:iALU\"" {  } { { "cpu.v" "iALU" { Text "I:/win/554_git/Mini_1_1/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595153873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(42) " "Verilog HDL assignment warning at alu.v(42): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595153888 "|MiniLab1|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(50) " "Verilog HDL assignment warning at alu.v(50): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595153888 "|MiniLab1|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(51) " "Verilog HDL assignment warning at alu.v(51): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595153888 "|MiniLab1|cpu:iCPU|alu:iALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(69) " "Verilog HDL assignment warning at alu.v(69): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "I:/win/554_git/Mini_1_1/alu.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708595153888 "|MiniLab1|cpu:iCPU|alu:iALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM cpu:iCPU\|DM:iDM " "Elaborating entity \"DM\" for hierarchy \"cpu:iCPU\|DM:iDM\"" {  } { { "cpu.v" "iDM" { Text "I:/win/554_git/Mini_1_1/cpu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595153907 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 8191 data_mem.v(33) " "Verilog HDL warning at data_mem.v(33): number of words (22) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "data_mem.v" "" { Text "I:/win/554_git/Mini_1_1/data_mem.v" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708595153952 "|MiniLab1|cpu:iCPU|DM:iDM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dst_mux cpu:iCPU\|dst_mux:iDSTMUX " "Elaborating entity \"dst_mux\" for hierarchy \"cpu:iCPU\|dst_mux:iDSTMUX\"" {  } { { "cpu.v" "iDSTMUX" { Text "I:/win/554_git/Mini_1_1/cpu.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595154412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_bool cpu:iCPU\|br_bool:iBRL " "Elaborating entity \"br_bool\" for hierarchy \"cpu:iCPU\|br_bool:iBRL\"" {  } { { "cpu.v" "iBRL" { Text "I:/win/554_git/Mini_1_1/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595154427 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "spart:iSpart\|circular_queue:iRxQueue\|queue " "RAM logic \"spart:iSpart\|circular_queue:iRxQueue\|queue\" is uninferred due to asynchronous read logic" {  } { { "circular_queue.sv" "queue" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1708595155006 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "spart:iSpart\|circular_queue:iTxQueue\|queue " "RAM logic \"spart:iSpart\|circular_queue:iTxQueue\|queue\" is uninferred due to asynchronous read logic" {  } { { "circular_queue.sv" "queue" { Text "I:/win/554_git/Mini_1_1/circular_queue.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1708595155006 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708595155006 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|DM:iDM\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|DM:iDM\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MiniLab1.ram0_DM_89a.hdl.mif " "Parameter INIT_FILE set to db/MiniLab1.ram0_DM_89a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|rf:iRF\|mem0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|rf:iRF\|mem0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|rf:iRF\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|rf:iRF\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|IM:iIM\|instr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|IM:iIM\|instr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16536 " "Parameter NUMWORDS_A set to 16536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MiniLab1.ram0_IM_936.hdl.mif " "Parameter INIT_FILE set to db/MiniLab1.ram0_IM_936.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1708595155197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1708595155197 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1708595155197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|DM:iDM\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|DM:iDM\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595155298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|DM:iDM\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|DM:iDM\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MiniLab1.ram0_DM_89a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MiniLab1.ram0_DM_89a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708595155298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2u1 " "Found entity 1: altsyncram_v2u1" {  } { { "db/altsyncram_v2u1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_v2u1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595155476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595155476 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_DM_89a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_DM_89a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595155571 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_DM_89a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_DM_89a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595155604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|rf:iRF\|altsyncram:mem0_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|rf:iRF\|altsyncram:mem0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595155760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|rf:iRF\|altsyncram:mem0_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|rf:iRF\|altsyncram:mem0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155760 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708595155760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00q1 " "Found entity 1: altsyncram_00q1" {  } { { "db/altsyncram_00q1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_00q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595155892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595155892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595155985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16536 " "Parameter \"NUMWORDS_A\" = \"16536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MiniLab1.ram0_IM_936.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MiniLab1.ram0_IM_936.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708595155985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708595155985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0fc1 " "Found entity 1: altsyncram_0fc1" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595156133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595156133 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156265 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156305 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156345 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156348 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156386 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"I:/win/554_git/Mini_1_1/db/MiniLab1.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1708595156387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595156592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595156592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708595156740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595156740 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a32 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a33 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a34 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a35 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a36 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a37 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a38 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a39 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a40 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a41 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a42 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a43 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a44 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a45 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a46 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a47 " "Synthesized away node \"cpu:iCPU\|IM:iIM\|altsyncram:instr_mem_rtl_0\|altsyncram_0fc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0fc1.tdf" "" { Text "I:/win/554_git/Mini_1_1/db/altsyncram_0fc1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpu.v" "" { Text "I:/win/554_git/Mini_1_1/cpu.v" 42 0 0 } } { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595156867 "|MiniLab1|cpu:iCPU|IM:iIM|altsyncram:instr_mem_rtl_0|altsyncram_0fc1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1708595156867 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1708595156867 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708595157025 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708595157043 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1708595157043 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708595157043 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708595157043 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:iSpart\|inter_ioaddr\[0\] spart:iSpart\|Mux8 " "Converted the fan-out from the tri-state buffer \"spart:iSpart\|inter_ioaddr\[0\]\" to the node \"spart:iSpart\|Mux8\" into an OR gate" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "spart:iSpart\|inter_ioaddr\[1\] spart:iSpart\|Mux8 " "Converted the fan-out from the tri-state buffer \"spart:iSpart\|inter_ioaddr\[1\]\" to the node \"spart:iSpart\|Mux8\" into an OR gate" {  } { { "spart.sv" "" { Text "I:/win/554_git/Mini_1_1/spart.sv" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ioaddr\[0\] spart:iSpart\|inter_ioaddr\[0\] " "Converted the fan-out from the tri-state buffer \"ioaddr\[0\]\" to the node \"spart:iSpart\|inter_ioaddr\[0\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157050 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ioaddr\[1\] spart:iSpart\|inter_ioaddr\[1\] " "Converted the fan-out from the tri-state buffer \"ioaddr\[1\]\" to the node \"spart:iSpart\|inter_ioaddr\[1\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157050 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1708595157050 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[0\] spart:iSpart\|DB\[0\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[0\]\" to the node \"spart:iSpart\|DB\[0\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[7\] cpu:iCPU\|dst_mux:iDSTMUX\|rf_w_data_DM_WB " "Converted the fan-out from the tri-state buffer \"inter_databus\[7\]\" to the node \"cpu:iCPU\|dst_mux:iDSTMUX\|rf_w_data_DM_WB\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[5\] cpu:iCPU\|dst_mux:iDSTMUX\|rf_w_data_DM_WB " "Converted the fan-out from the tri-state buffer \"inter_databus\[5\]\" to the node \"cpu:iCPU\|dst_mux:iDSTMUX\|rf_w_data_DM_WB\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[4\] spart:iSpart\|DB\[12\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[4\]\" to the node \"spart:iSpart\|DB\[12\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[1\] spart:iSpart\|DB\[9\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[1\]\" to the node \"spart:iSpart\|DB\[9\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[2\] spart:iSpart\|DB\[10\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[2\]\" to the node \"spart:iSpart\|DB\[10\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[6\] spart:iSpart\|DB\[6\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[6\]\" to the node \"spart:iSpart\|DB\[6\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inter_databus\[3\] spart:iSpart\|DB\[11\] " "Converted the fan-out from the tri-state buffer \"inter_databus\[3\]\" to the node \"spart:iSpart\|DB\[11\]\" into an OR gate" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1708595157051 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1708595157051 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595157948 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1708595157948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708595157948 "|MiniLab1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708595157948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708595158074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554_git/Mini_1_1/MiniLab1.map.smsg " "Generated suppressed messages file I:/win/554_git/Mini_1_1/MiniLab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595159258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708595159845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708595159845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595160269 "|MiniLab1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595160269 "|MiniLab1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MiniLab1.v" "" { Text "I:/win/554_git/Mini_1_1/MiniLab1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708595160269 "|MiniLab1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708595160269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "989 " "Implemented 989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708595160273 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708595160273 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708595160273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "858 " "Implemented 858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708595160273 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1708595160273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708595160273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708595160419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 22 03:46:00 2024 " "Processing ended: Thu Feb 22 03:46:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708595160419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708595160419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708595160419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708595160419 ""}
