
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002938  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080029f8  080029f8  000129f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a28  08002a28  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a28  08002a28  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a28  08002a28  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a28  08002a28  00012a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a2c  08002a2c  00012a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2000000c  08002a3c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002a3c  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006346  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000140b  00000000  00000000  0002637a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005c8  00000000  00000000  00027788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000520  00000000  00000000  00027d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017390  00000000  00000000  00028270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006dc3  00000000  00000000  0003f600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000858ff  00000000  00000000  000463c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cbcc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001348  00000000  00000000  000cbd18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080029e0 	.word	0x080029e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080029e0 	.word	0x080029e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8000228:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800022a:	4a0a      	ldr	r2, [pc, #40]	; (8000254 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800022c:	6878      	ldr	r0, [r7, #4]
 800022e:	2100      	movs	r1, #0
 8000230:	f001 f8f0 	bl	8001414 <HAL_CAN_GetRxMessage>
 8000234:	1e03      	subs	r3, r0, #0
 8000236:	d106      	bne.n	8000246 <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000238:	2380      	movs	r3, #128	; 0x80
 800023a:	019b      	lsls	r3, r3, #6
 800023c:	4a06      	ldr	r2, [pc, #24]	; (8000258 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 800023e:	0019      	movs	r1, r3
 8000240:	0010      	movs	r0, r2
 8000242:	f001 fea6 	bl	8001f92 <HAL_GPIO_TogglePin>
    }
}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	46bd      	mov	sp, r7
 800024a:	b002      	add	sp, #8
 800024c:	bd80      	pop	{r7, pc}
 800024e:	46c0      	nop			; (mov r8, r8)
 8000250:	20000030 	.word	0x20000030
 8000254:	20000078 	.word	0x20000078
 8000258:	48000800 	.word	0x48000800

0800025c <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    uint32_t er = HAL_CAN_GetError(hcan);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	0018      	movs	r0, r3
 8000268:	f001 fc26 	bl	8001ab8 <HAL_CAN_GetError>
 800026c:	0003      	movs	r3, r0
 800026e:	60fb      	str	r3, [r7, #12]
   // sprintf(trans_str,"ER CAN %lu %08lX", er, er);
   // HAL_UART_Transmit(&huart1, (uint8_t*)trans_str, strlen(trans_str), 100);
}
 8000270:	46c0      	nop			; (mov r8, r8)
 8000272:	46bd      	mov	sp, r7
 8000274:	b004      	add	sp, #16
 8000276:	bd80      	pop	{r7, pc}

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027e:	f000 fb85 	bl	800098c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000282:	f000 f84d 	bl	8000320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000286:	f000 f9b3 	bl	80005f0 <MX_GPIO_Init>
  MX_ADC_Init();
 800028a:	f000 f89b 	bl	80003c4 <MX_ADC_Init>
  MX_CAN_Init();
 800028e:	f000 f94f 	bl	8000530 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  TxHeader.StdId = 0x0378;
 8000292:	4b1f      	ldr	r3, [pc, #124]	; (8000310 <main+0x98>)
 8000294:	22de      	movs	r2, #222	; 0xde
 8000296:	0092      	lsls	r2, r2, #2
 8000298:	601a      	str	r2, [r3, #0]
  TxHeader.ExtId = 0;
 800029a:	4b1d      	ldr	r3, [pc, #116]	; (8000310 <main+0x98>)
 800029c:	2200      	movs	r2, #0
 800029e:	605a      	str	r2, [r3, #4]
  TxHeader.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 80002a0:	4b1b      	ldr	r3, [pc, #108]	; (8000310 <main+0x98>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;   // CAN_ID_EXT
 80002a6:	4b1a      	ldr	r3, [pc, #104]	; (8000310 <main+0x98>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 80002ac:	4b18      	ldr	r3, [pc, #96]	; (8000310 <main+0x98>)
 80002ae:	2208      	movs	r2, #8
 80002b0:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = 0;
 80002b2:	4b17      	ldr	r3, [pc, #92]	; (8000310 <main+0x98>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	751a      	strb	r2, [r3, #20]
  for(uint8_t i = 0; i < 8; i++)
 80002b8:	1dfb      	adds	r3, r7, #7
 80002ba:	2200      	movs	r2, #0
 80002bc:	701a      	strb	r2, [r3, #0]
 80002be:	e00c      	b.n	80002da <main+0x62>
  {
      TxData[i] = (i + 10);
 80002c0:	1dfb      	adds	r3, r7, #7
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	1dfa      	adds	r2, r7, #7
 80002c6:	7812      	ldrb	r2, [r2, #0]
 80002c8:	320a      	adds	r2, #10
 80002ca:	b2d1      	uxtb	r1, r2
 80002cc:	4a11      	ldr	r2, [pc, #68]	; (8000314 <main+0x9c>)
 80002ce:	54d1      	strb	r1, [r2, r3]
  for(uint8_t i = 0; i < 8; i++)
 80002d0:	1dfb      	adds	r3, r7, #7
 80002d2:	781a      	ldrb	r2, [r3, #0]
 80002d4:	1dfb      	adds	r3, r7, #7
 80002d6:	3201      	adds	r2, #1
 80002d8:	701a      	strb	r2, [r3, #0]
 80002da:	1dfb      	adds	r3, r7, #7
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d9ee      	bls.n	80002c0 <main+0x48>
  }
  HAL_CAN_Start(&hcan);
 80002e2:	4b0d      	ldr	r3, [pc, #52]	; (8000318 <main+0xa0>)
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 f817 	bl	8001318 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_ERROR | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE);
 80002ea:	4a0c      	ldr	r2, [pc, #48]	; (800031c <main+0xa4>)
 80002ec:	4b0a      	ldr	r3, [pc, #40]	; (8000318 <main+0xa0>)
 80002ee:	0011      	movs	r1, r2
 80002f0:	0018      	movs	r0, r3
 80002f2:	f001 f9ab 	bl	800164c <HAL_CAN_ActivateNotification>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	4b07      	ldr	r3, [pc, #28]	; (8000318 <main+0xa0>)
 80002fa:	0018      	movs	r0, r3
 80002fc:	f001 f852 	bl	80013a4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000300:	1e03      	subs	r3, r0, #0
 8000302:	d0f9      	beq.n	80002f8 <main+0x80>
	      /*  if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
	        {
	                HAL_UART_Transmit(&huart1, (uint8_t*)"ER SEND\n", 8, 100);
	        }*/

	        HAL_Delay(500);
 8000304:	23fa      	movs	r3, #250	; 0xfa
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	0018      	movs	r0, r3
 800030a:	f000 fba3 	bl	8000a54 <HAL_Delay>
	  while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 800030e:	e7f2      	b.n	80002f6 <main+0x7e>
 8000310:	20000060 	.word	0x20000060
 8000314:	20000028 	.word	0x20000028
 8000318:	20000038 	.word	0x20000038
 800031c:	00008c02 	.word	0x00008c02

08000320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000320:	b590      	push	{r4, r7, lr}
 8000322:	b093      	sub	sp, #76	; 0x4c
 8000324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000326:	2414      	movs	r4, #20
 8000328:	193b      	adds	r3, r7, r4
 800032a:	0018      	movs	r0, r3
 800032c:	2334      	movs	r3, #52	; 0x34
 800032e:	001a      	movs	r2, r3
 8000330:	2100      	movs	r1, #0
 8000332:	f002 fb4d 	bl	80029d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	0018      	movs	r0, r3
 800033a:	2310      	movs	r3, #16
 800033c:	001a      	movs	r2, r3
 800033e:	2100      	movs	r1, #0
 8000340:	f002 fb46 	bl	80029d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000344:	0021      	movs	r1, r4
 8000346:	187b      	adds	r3, r7, r1
 8000348:	2212      	movs	r2, #18
 800034a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800034c:	187b      	adds	r3, r7, r1
 800034e:	2201      	movs	r2, #1
 8000350:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000352:	187b      	adds	r3, r7, r1
 8000354:	2201      	movs	r2, #1
 8000356:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000358:	187b      	adds	r3, r7, r1
 800035a:	2210      	movs	r2, #16
 800035c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800035e:	187b      	adds	r3, r7, r1
 8000360:	2210      	movs	r2, #16
 8000362:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2202      	movs	r2, #2
 8000368:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800036a:	187b      	adds	r3, r7, r1
 800036c:	2280      	movs	r2, #128	; 0x80
 800036e:	0212      	lsls	r2, r2, #8
 8000370:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2280      	movs	r2, #128	; 0x80
 8000376:	0312      	lsls	r2, r2, #12
 8000378:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800037a:	187b      	adds	r3, r7, r1
 800037c:	2200      	movs	r2, #0
 800037e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000380:	187b      	adds	r3, r7, r1
 8000382:	0018      	movs	r0, r3
 8000384:	f001 fe20 	bl	8001fc8 <HAL_RCC_OscConfig>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0x70>
  {
    Error_Handler();
 800038c:	f000 f99e 	bl	80006cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000390:	1d3b      	adds	r3, r7, #4
 8000392:	2207      	movs	r2, #7
 8000394:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2202      	movs	r2, #2
 800039a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2200      	movs	r2, #0
 80003a6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	2101      	movs	r1, #1
 80003ac:	0018      	movs	r0, r3
 80003ae:	f002 f991 	bl	80026d4 <HAL_RCC_ClockConfig>
 80003b2:	1e03      	subs	r3, r0, #0
 80003b4:	d001      	beq.n	80003ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003b6:	f000 f989 	bl	80006cc <Error_Handler>
  }
}
 80003ba:	46c0      	nop			; (mov r8, r8)
 80003bc:	46bd      	mov	sp, r7
 80003be:	b013      	add	sp, #76	; 0x4c
 80003c0:	bd90      	pop	{r4, r7, pc}
	...

080003c4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b084      	sub	sp, #16
 80003c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	0018      	movs	r0, r3
 80003ce:	230c      	movs	r3, #12
 80003d0:	001a      	movs	r2, r3
 80003d2:	2100      	movs	r1, #0
 80003d4:	f002 fafc 	bl	80029d0 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80003d8:	4b53      	ldr	r3, [pc, #332]	; (8000528 <MX_ADC_Init+0x164>)
 80003da:	4a54      	ldr	r2, [pc, #336]	; (800052c <MX_ADC_Init+0x168>)
 80003dc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003de:	4b52      	ldr	r3, [pc, #328]	; (8000528 <MX_ADC_Init+0x164>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80003e4:	4b50      	ldr	r3, [pc, #320]	; (8000528 <MX_ADC_Init+0x164>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003ea:	4b4f      	ldr	r3, [pc, #316]	; (8000528 <MX_ADC_Init+0x164>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003f0:	4b4d      	ldr	r3, [pc, #308]	; (8000528 <MX_ADC_Init+0x164>)
 80003f2:	2201      	movs	r2, #1
 80003f4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003f6:	4b4c      	ldr	r3, [pc, #304]	; (8000528 <MX_ADC_Init+0x164>)
 80003f8:	2204      	movs	r2, #4
 80003fa:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003fc:	4b4a      	ldr	r3, [pc, #296]	; (8000528 <MX_ADC_Init+0x164>)
 80003fe:	2200      	movs	r2, #0
 8000400:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000402:	4b49      	ldr	r3, [pc, #292]	; (8000528 <MX_ADC_Init+0x164>)
 8000404:	2200      	movs	r2, #0
 8000406:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000408:	4b47      	ldr	r3, [pc, #284]	; (8000528 <MX_ADC_Init+0x164>)
 800040a:	2200      	movs	r2, #0
 800040c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800040e:	4b46      	ldr	r3, [pc, #280]	; (8000528 <MX_ADC_Init+0x164>)
 8000410:	2200      	movs	r2, #0
 8000412:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000414:	4b44      	ldr	r3, [pc, #272]	; (8000528 <MX_ADC_Init+0x164>)
 8000416:	22c2      	movs	r2, #194	; 0xc2
 8000418:	32ff      	adds	r2, #255	; 0xff
 800041a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800041c:	4b42      	ldr	r3, [pc, #264]	; (8000528 <MX_ADC_Init+0x164>)
 800041e:	2200      	movs	r2, #0
 8000420:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000422:	4b41      	ldr	r3, [pc, #260]	; (8000528 <MX_ADC_Init+0x164>)
 8000424:	2224      	movs	r2, #36	; 0x24
 8000426:	2100      	movs	r1, #0
 8000428:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800042a:	4b3f      	ldr	r3, [pc, #252]	; (8000528 <MX_ADC_Init+0x164>)
 800042c:	2201      	movs	r2, #1
 800042e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000430:	4b3d      	ldr	r3, [pc, #244]	; (8000528 <MX_ADC_Init+0x164>)
 8000432:	0018      	movs	r0, r3
 8000434:	f000 fb32 	bl	8000a9c <HAL_ADC_Init>
 8000438:	1e03      	subs	r3, r0, #0
 800043a:	d001      	beq.n	8000440 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800043c:	f000 f946 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000446:	1d3b      	adds	r3, r7, #4
 8000448:	2280      	movs	r2, #128	; 0x80
 800044a:	0152      	lsls	r2, r2, #5
 800044c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	2280      	movs	r2, #128	; 0x80
 8000452:	0552      	lsls	r2, r2, #21
 8000454:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000456:	1d3a      	adds	r2, r7, #4
 8000458:	4b33      	ldr	r3, [pc, #204]	; (8000528 <MX_ADC_Init+0x164>)
 800045a:	0011      	movs	r1, r2
 800045c:	0018      	movs	r0, r3
 800045e:	f000 fc5d 	bl	8000d1c <HAL_ADC_ConfigChannel>
 8000462:	1e03      	subs	r3, r0, #0
 8000464:	d001      	beq.n	800046a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000466:	f000 f931 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800046a:	1d3b      	adds	r3, r7, #4
 800046c:	2201      	movs	r2, #1
 800046e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000470:	1d3a      	adds	r2, r7, #4
 8000472:	4b2d      	ldr	r3, [pc, #180]	; (8000528 <MX_ADC_Init+0x164>)
 8000474:	0011      	movs	r1, r2
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fc50 	bl	8000d1c <HAL_ADC_ConfigChannel>
 800047c:	1e03      	subs	r3, r0, #0
 800047e:	d001      	beq.n	8000484 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000480:	f000 f924 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2202      	movs	r2, #2
 8000488:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800048a:	1d3a      	adds	r2, r7, #4
 800048c:	4b26      	ldr	r3, [pc, #152]	; (8000528 <MX_ADC_Init+0x164>)
 800048e:	0011      	movs	r1, r2
 8000490:	0018      	movs	r0, r3
 8000492:	f000 fc43 	bl	8000d1c <HAL_ADC_ConfigChannel>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <MX_ADC_Init+0xda>
  {
    Error_Handler();
 800049a:	f000 f917 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800049e:	1d3b      	adds	r3, r7, #4
 80004a0:	2203      	movs	r2, #3
 80004a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004a4:	1d3a      	adds	r2, r7, #4
 80004a6:	4b20      	ldr	r3, [pc, #128]	; (8000528 <MX_ADC_Init+0x164>)
 80004a8:	0011      	movs	r1, r2
 80004aa:	0018      	movs	r0, r3
 80004ac:	f000 fc36 	bl	8000d1c <HAL_ADC_ConfigChannel>
 80004b0:	1e03      	subs	r3, r0, #0
 80004b2:	d001      	beq.n	80004b8 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 80004b4:	f000 f90a 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	2204      	movs	r2, #4
 80004bc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004be:	1d3a      	adds	r2, r7, #4
 80004c0:	4b19      	ldr	r3, [pc, #100]	; (8000528 <MX_ADC_Init+0x164>)
 80004c2:	0011      	movs	r1, r2
 80004c4:	0018      	movs	r0, r3
 80004c6:	f000 fc29 	bl	8000d1c <HAL_ADC_ConfigChannel>
 80004ca:	1e03      	subs	r3, r0, #0
 80004cc:	d001      	beq.n	80004d2 <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 80004ce:	f000 f8fd 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2205      	movs	r2, #5
 80004d6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004d8:	1d3a      	adds	r2, r7, #4
 80004da:	4b13      	ldr	r3, [pc, #76]	; (8000528 <MX_ADC_Init+0x164>)
 80004dc:	0011      	movs	r1, r2
 80004de:	0018      	movs	r0, r3
 80004e0:	f000 fc1c 	bl	8000d1c <HAL_ADC_ConfigChannel>
 80004e4:	1e03      	subs	r3, r0, #0
 80004e6:	d001      	beq.n	80004ec <MX_ADC_Init+0x128>
  {
    Error_Handler();
 80004e8:	f000 f8f0 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	2206      	movs	r2, #6
 80004f0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80004f2:	1d3a      	adds	r2, r7, #4
 80004f4:	4b0c      	ldr	r3, [pc, #48]	; (8000528 <MX_ADC_Init+0x164>)
 80004f6:	0011      	movs	r1, r2
 80004f8:	0018      	movs	r0, r3
 80004fa:	f000 fc0f 	bl	8000d1c <HAL_ADC_ConfigChannel>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000502:	f000 f8e3 	bl	80006cc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	2207      	movs	r2, #7
 800050a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800050c:	1d3a      	adds	r2, r7, #4
 800050e:	4b06      	ldr	r3, [pc, #24]	; (8000528 <MX_ADC_Init+0x164>)
 8000510:	0011      	movs	r1, r2
 8000512:	0018      	movs	r0, r3
 8000514:	f000 fc02 	bl	8000d1c <HAL_ADC_ConfigChannel>
 8000518:	1e03      	subs	r3, r0, #0
 800051a:	d001      	beq.n	8000520 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 800051c:	f000 f8d6 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	46bd      	mov	sp, r7
 8000524:	b004      	add	sp, #16
 8000526:	bd80      	pop	{r7, pc}
 8000528:	20000094 	.word	0x20000094
 800052c:	40012400 	.word	0x40012400

08000530 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08a      	sub	sp, #40	; 0x28
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000536:	4b2c      	ldr	r3, [pc, #176]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000538:	4a2c      	ldr	r2, [pc, #176]	; (80005ec <MX_CAN_Init+0xbc>)
 800053a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800053c:	4b2a      	ldr	r3, [pc, #168]	; (80005e8 <MX_CAN_Init+0xb8>)
 800053e:	2204      	movs	r2, #4
 8000540:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_SILENT_LOOPBACK;
 8000542:	4b29      	ldr	r3, [pc, #164]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000544:	22c0      	movs	r2, #192	; 0xc0
 8000546:	0612      	lsls	r2, r2, #24
 8000548:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800054a:	4b27      	ldr	r3, [pc, #156]	; (80005e8 <MX_CAN_Init+0xb8>)
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000550:	4b25      	ldr	r3, [pc, #148]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000552:	22c0      	movs	r2, #192	; 0xc0
 8000554:	0312      	lsls	r2, r2, #12
 8000556:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000558:	4b23      	ldr	r3, [pc, #140]	; (80005e8 <MX_CAN_Init+0xb8>)
 800055a:	2280      	movs	r2, #128	; 0x80
 800055c:	0352      	lsls	r2, r2, #13
 800055e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000560:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000562:	2200      	movs	r2, #0
 8000564:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000566:	4b20      	ldr	r3, [pc, #128]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000568:	2201      	movs	r2, #1
 800056a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800056c:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <MX_CAN_Init+0xb8>)
 800056e:	2200      	movs	r2, #0
 8000570:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000572:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000574:	2201      	movs	r2, #1
 8000576:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000578:	4b1b      	ldr	r3, [pc, #108]	; (80005e8 <MX_CAN_Init+0xb8>)
 800057a:	2200      	movs	r2, #0
 800057c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 800057e:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000580:	2201      	movs	r2, #1
 8000582:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000584:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <MX_CAN_Init+0xb8>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fcd6 	bl	8000f38 <HAL_CAN_Init>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <MX_CAN_Init+0x64>
  {
    Error_Handler();
 8000590:	f000 f89c 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  sFilterConfig.FilterBank = 0;
 8000594:	003b      	movs	r3, r7
 8000596:	2200      	movs	r2, #0
 8000598:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800059a:	003b      	movs	r3, r7
 800059c:	2200      	movs	r2, #0
 800059e:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a0:	003b      	movs	r3, r7
 80005a2:	2201      	movs	r2, #1
 80005a4:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 80005a6:	003b      	movs	r3, r7
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80005ac:	003b      	movs	r3, r7
 80005ae:	2200      	movs	r2, #0
 80005b0:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b2:	003b      	movs	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	003b      	movs	r3, r7
 80005ba:	2200      	movs	r2, #0
 80005bc:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005be:	003b      	movs	r3, r7
 80005c0:	2200      	movs	r2, #0
 80005c2:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80005c4:	003b      	movs	r3, r7
 80005c6:	2201      	movs	r2, #1
 80005c8:	621a      	str	r2, [r3, #32]
  //sFilterConfig.SlaveStartFilterBank = 14;

  if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80005ca:	003a      	movs	r2, r7
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <MX_CAN_Init+0xb8>)
 80005ce:	0011      	movs	r1, r2
 80005d0:	0018      	movs	r0, r3
 80005d2:	f000 fdaf 	bl	8001134 <HAL_CAN_ConfigFilter>
 80005d6:	1e03      	subs	r3, r0, #0
 80005d8:	d001      	beq.n	80005de <MX_CAN_Init+0xae>
  {
  Error_Handler();
 80005da:	f000 f877 	bl	80006cc <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b00a      	add	sp, #40	; 0x28
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	20000038 	.word	0x20000038
 80005ec:	40006400 	.word	0x40006400

080005f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b089      	sub	sp, #36	; 0x24
 80005f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f6:	240c      	movs	r4, #12
 80005f8:	193b      	adds	r3, r7, r4
 80005fa:	0018      	movs	r0, r3
 80005fc:	2314      	movs	r3, #20
 80005fe:	001a      	movs	r2, r3
 8000600:	2100      	movs	r1, #0
 8000602:	f002 f9e5 	bl	80029d0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000606:	4b2e      	ldr	r3, [pc, #184]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000608:	695a      	ldr	r2, [r3, #20]
 800060a:	4b2d      	ldr	r3, [pc, #180]	; (80006c0 <MX_GPIO_Init+0xd0>)
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	02c9      	lsls	r1, r1, #11
 8000610:	430a      	orrs	r2, r1
 8000612:	615a      	str	r2, [r3, #20]
 8000614:	4b2a      	ldr	r3, [pc, #168]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000616:	695a      	ldr	r2, [r3, #20]
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	02db      	lsls	r3, r3, #11
 800061c:	4013      	ands	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000622:	4b27      	ldr	r3, [pc, #156]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000624:	695a      	ldr	r2, [r3, #20]
 8000626:	4b26      	ldr	r3, [pc, #152]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000628:	2180      	movs	r1, #128	; 0x80
 800062a:	03c9      	lsls	r1, r1, #15
 800062c:	430a      	orrs	r2, r1
 800062e:	615a      	str	r2, [r3, #20]
 8000630:	4b23      	ldr	r3, [pc, #140]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000632:	695a      	ldr	r2, [r3, #20]
 8000634:	2380      	movs	r3, #128	; 0x80
 8000636:	03db      	lsls	r3, r3, #15
 8000638:	4013      	ands	r3, r2
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063e:	4b20      	ldr	r3, [pc, #128]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000640:	695a      	ldr	r2, [r3, #20]
 8000642:	4b1f      	ldr	r3, [pc, #124]	; (80006c0 <MX_GPIO_Init+0xd0>)
 8000644:	2180      	movs	r1, #128	; 0x80
 8000646:	0289      	lsls	r1, r1, #10
 8000648:	430a      	orrs	r2, r1
 800064a:	615a      	str	r2, [r3, #20]
 800064c:	4b1c      	ldr	r3, [pc, #112]	; (80006c0 <MX_GPIO_Init+0xd0>)
 800064e:	695a      	ldr	r2, [r3, #20]
 8000650:	2380      	movs	r3, #128	; 0x80
 8000652:	029b      	lsls	r3, r3, #10
 8000654:	4013      	ands	r3, r2
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 800065a:	4b1a      	ldr	r3, [pc, #104]	; (80006c4 <MX_GPIO_Init+0xd4>)
 800065c:	2200      	movs	r2, #0
 800065e:	2101      	movs	r1, #1
 8000660:	0018      	movs	r0, r3
 8000662:	f001 fc79 	bl	8001f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000666:	193b      	adds	r3, r7, r4
 8000668:	2201      	movs	r2, #1
 800066a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066c:	193b      	adds	r3, r7, r4
 800066e:	2201      	movs	r2, #1
 8000670:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000678:	193b      	adds	r3, r7, r4
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800067e:	193b      	adds	r3, r7, r4
 8000680:	4a10      	ldr	r2, [pc, #64]	; (80006c4 <MX_GPIO_Init+0xd4>)
 8000682:	0019      	movs	r1, r3
 8000684:	0010      	movs	r0, r2
 8000686:	f001 faff 	bl	8001c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800068a:	0021      	movs	r1, r4
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2202      	movs	r2, #2
 8000690:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2202      	movs	r2, #2
 8000696:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2200      	movs	r2, #0
 80006a2:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2201      	movs	r2, #1
 80006a8:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	4a06      	ldr	r2, [pc, #24]	; (80006c8 <MX_GPIO_Init+0xd8>)
 80006ae:	0019      	movs	r1, r3
 80006b0:	0010      	movs	r0, r2
 80006b2:	f001 fae9 	bl	8001c88 <HAL_GPIO_Init>

}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b009      	add	sp, #36	; 0x24
 80006bc:	bd90      	pop	{r4, r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	40021000 	.word	0x40021000
 80006c4:	48001400 	.word	0x48001400
 80006c8:	48000400 	.word	0x48000400

080006cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d0:	b672      	cpsid	i
}
 80006d2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d4:	e7fe      	b.n	80006d4 <Error_Handler+0x8>
	...

080006d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006de:	4b12      	ldr	r3, [pc, #72]	; (8000728 <HAL_MspInit+0x50>)
 80006e0:	699a      	ldr	r2, [r3, #24]
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <HAL_MspInit+0x50>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	619a      	str	r2, [r3, #24]
 80006ea:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <HAL_MspInit+0x50>)
 80006ec:	699b      	ldr	r3, [r3, #24]
 80006ee:	2201      	movs	r2, #1
 80006f0:	4013      	ands	r3, r2
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f6:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <HAL_MspInit+0x50>)
 80006f8:	69da      	ldr	r2, [r3, #28]
 80006fa:	4b0b      	ldr	r3, [pc, #44]	; (8000728 <HAL_MspInit+0x50>)
 80006fc:	2180      	movs	r1, #128	; 0x80
 80006fe:	0549      	lsls	r1, r1, #21
 8000700:	430a      	orrs	r2, r1
 8000702:	61da      	str	r2, [r3, #28]
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <HAL_MspInit+0x50>)
 8000706:	69da      	ldr	r2, [r3, #28]
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	055b      	lsls	r3, r3, #21
 800070c:	4013      	ands	r3, r2
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 8000712:	4b06      	ldr	r3, [pc, #24]	; (800072c <HAL_MspInit+0x54>)
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	4b05      	ldr	r3, [pc, #20]	; (800072c <HAL_MspInit+0x54>)
 8000718:	2110      	movs	r1, #16
 800071a:	430a      	orrs	r2, r1
 800071c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b002      	add	sp, #8
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	40021000 	.word	0x40021000
 800072c:	40010000 	.word	0x40010000

08000730 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b08b      	sub	sp, #44	; 0x2c
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	2414      	movs	r4, #20
 800073a:	193b      	adds	r3, r7, r4
 800073c:	0018      	movs	r0, r3
 800073e:	2314      	movs	r3, #20
 8000740:	001a      	movs	r2, r3
 8000742:	2100      	movs	r1, #0
 8000744:	f002 f944 	bl	80029d0 <memset>
  if(hadc->Instance==ADC1)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a19      	ldr	r2, [pc, #100]	; (80007b4 <HAL_ADC_MspInit+0x84>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d12b      	bne.n	80007aa <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000752:	4b19      	ldr	r3, [pc, #100]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 8000754:	699a      	ldr	r2, [r3, #24]
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 8000758:	2180      	movs	r1, #128	; 0x80
 800075a:	0089      	lsls	r1, r1, #2
 800075c:	430a      	orrs	r2, r1
 800075e:	619a      	str	r2, [r3, #24]
 8000760:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 8000762:	699a      	ldr	r2, [r3, #24]
 8000764:	2380      	movs	r3, #128	; 0x80
 8000766:	009b      	lsls	r3, r3, #2
 8000768:	4013      	ands	r3, r2
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800076e:	4b12      	ldr	r3, [pc, #72]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 8000770:	695a      	ldr	r2, [r3, #20]
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0289      	lsls	r1, r1, #10
 8000778:	430a      	orrs	r2, r1
 800077a:	615a      	str	r2, [r3, #20]
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <HAL_ADC_MspInit+0x88>)
 800077e:	695a      	ldr	r2, [r3, #20]
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	029b      	lsls	r3, r3, #10
 8000784:	4013      	ands	r3, r2
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800078a:	193b      	adds	r3, r7, r4
 800078c:	22ff      	movs	r2, #255	; 0xff
 800078e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2203      	movs	r2, #3
 8000794:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	193b      	adds	r3, r7, r4
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079c:	193a      	adds	r2, r7, r4
 800079e:	2390      	movs	r3, #144	; 0x90
 80007a0:	05db      	lsls	r3, r3, #23
 80007a2:	0011      	movs	r1, r2
 80007a4:	0018      	movs	r0, r3
 80007a6:	f001 fa6f 	bl	8001c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80007aa:	46c0      	nop			; (mov r8, r8)
 80007ac:	46bd      	mov	sp, r7
 80007ae:	b00b      	add	sp, #44	; 0x2c
 80007b0:	bd90      	pop	{r4, r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	40012400 	.word	0x40012400
 80007b8:	40021000 	.word	0x40021000

080007bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b08b      	sub	sp, #44	; 0x2c
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	2414      	movs	r4, #20
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	0018      	movs	r0, r3
 80007ca:	2314      	movs	r3, #20
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f002 f8fe 	bl	80029d0 <memset>
  if(hcan->Instance==CAN)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a33      	ldr	r2, [pc, #204]	; (80008a8 <HAL_CAN_MspInit+0xec>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d15f      	bne.n	800089e <HAL_CAN_MspInit+0xe2>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007de:	4b33      	ldr	r3, [pc, #204]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 80007e0:	69da      	ldr	r2, [r3, #28]
 80007e2:	4b32      	ldr	r3, [pc, #200]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	0489      	lsls	r1, r1, #18
 80007e8:	430a      	orrs	r2, r1
 80007ea:	61da      	str	r2, [r3, #28]
 80007ec:	4b2f      	ldr	r3, [pc, #188]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 80007ee:	69da      	ldr	r2, [r3, #28]
 80007f0:	2380      	movs	r3, #128	; 0x80
 80007f2:	049b      	lsls	r3, r3, #18
 80007f4:	4013      	ands	r3, r2
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	4b2c      	ldr	r3, [pc, #176]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 80007fc:	695a      	ldr	r2, [r3, #20]
 80007fe:	4b2b      	ldr	r3, [pc, #172]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 8000800:	2180      	movs	r1, #128	; 0x80
 8000802:	02c9      	lsls	r1, r1, #11
 8000804:	430a      	orrs	r2, r1
 8000806:	615a      	str	r2, [r3, #20]
 8000808:	4b28      	ldr	r3, [pc, #160]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 800080a:	695a      	ldr	r2, [r3, #20]
 800080c:	2380      	movs	r3, #128	; 0x80
 800080e:	02db      	lsls	r3, r3, #11
 8000810:	4013      	ands	r3, r2
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	4b25      	ldr	r3, [pc, #148]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 8000818:	695a      	ldr	r2, [r3, #20]
 800081a:	4b24      	ldr	r3, [pc, #144]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 800081c:	2180      	movs	r1, #128	; 0x80
 800081e:	0289      	lsls	r1, r1, #10
 8000820:	430a      	orrs	r2, r1
 8000822:	615a      	str	r2, [r3, #20]
 8000824:	4b21      	ldr	r3, [pc, #132]	; (80008ac <HAL_CAN_MspInit+0xf0>)
 8000826:	695a      	ldr	r2, [r3, #20]
 8000828:	2380      	movs	r3, #128	; 0x80
 800082a:	029b      	lsls	r3, r3, #10
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000832:	193b      	adds	r3, r7, r4
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	0052      	lsls	r2, r2, #1
 8000838:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2202      	movs	r2, #2
 800083e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000846:	193b      	adds	r3, r7, r4
 8000848:	2203      	movs	r2, #3
 800084a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800084c:	193b      	adds	r3, r7, r4
 800084e:	2204      	movs	r2, #4
 8000850:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000852:	193b      	adds	r3, r7, r4
 8000854:	4a16      	ldr	r2, [pc, #88]	; (80008b0 <HAL_CAN_MspInit+0xf4>)
 8000856:	0019      	movs	r1, r3
 8000858:	0010      	movs	r0, r2
 800085a:	f001 fa15 	bl	8001c88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800085e:	0021      	movs	r1, r4
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2280      	movs	r2, #128	; 0x80
 8000864:	0152      	lsls	r2, r2, #5
 8000866:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	187b      	adds	r3, r7, r1
 800086a:	2202      	movs	r2, #2
 800086c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2203      	movs	r2, #3
 8000878:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2204      	movs	r2, #4
 800087e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000880:	187a      	adds	r2, r7, r1
 8000882:	2390      	movs	r3, #144	; 0x90
 8000884:	05db      	lsls	r3, r3, #23
 8000886:	0011      	movs	r1, r2
 8000888:	0018      	movs	r0, r3
 800088a:	f001 f9fd 	bl	8001c88 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 800088e:	2200      	movs	r2, #0
 8000890:	2100      	movs	r1, #0
 8000892:	201e      	movs	r0, #30
 8000894:	f001 f9c6 	bl	8001c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000898:	201e      	movs	r0, #30
 800089a:	f001 f9d8 	bl	8001c4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b00b      	add	sp, #44	; 0x2c
 80008a4:	bd90      	pop	{r4, r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	40006400 	.word	0x40006400
 80008ac:	40021000 	.word	0x40021000
 80008b0:	48000400 	.word	0x48000400

080008b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <NMI_Handler+0x4>

080008ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <HardFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d8:	f000 f8a0 	bl	8000a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
	...

080008e4 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80008e8:	4b03      	ldr	r3, [pc, #12]	; (80008f8 <CEC_CAN_IRQHandler+0x14>)
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 fed8 	bl	80016a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	20000038 	.word	0x20000038

080008fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000908:	4813      	ldr	r0, [pc, #76]	; (8000958 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800090a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800090c:	4813      	ldr	r0, [pc, #76]	; (800095c <LoopForever+0x6>)
    LDR R1, [R0]
 800090e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000910:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000912:	4a13      	ldr	r2, [pc, #76]	; (8000960 <LoopForever+0xa>)
    CMP R1, R2
 8000914:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000916:	d105      	bne.n	8000924 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000918:	4812      	ldr	r0, [pc, #72]	; (8000964 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800091a:	4913      	ldr	r1, [pc, #76]	; (8000968 <LoopForever+0x12>)
    STR R1, [R0]
 800091c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800091e:	4813      	ldr	r0, [pc, #76]	; (800096c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000920:	4913      	ldr	r1, [pc, #76]	; (8000970 <LoopForever+0x1a>)
    STR R1, [R0]
 8000922:	6001      	str	r1, [r0, #0]

08000924 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000924:	4813      	ldr	r0, [pc, #76]	; (8000974 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000926:	4914      	ldr	r1, [pc, #80]	; (8000978 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <LoopForever+0x26>)
  movs r3, #0
 800092a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800092c:	e002      	b.n	8000934 <LoopCopyDataInit>

0800092e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000932:	3304      	adds	r3, #4

08000934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000938:	d3f9      	bcc.n	800092e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800093a:	4a11      	ldr	r2, [pc, #68]	; (8000980 <LoopForever+0x2a>)
  ldr r4, =_ebss
 800093c:	4c11      	ldr	r4, [pc, #68]	; (8000984 <LoopForever+0x2e>)
  movs r3, #0
 800093e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000940:	e001      	b.n	8000946 <LoopFillZerobss>

08000942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000944:	3204      	adds	r2, #4

08000946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000948:	d3fb      	bcc.n	8000942 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800094a:	f7ff ffd7 	bl	80008fc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800094e:	f002 f81b 	bl	8002988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000952:	f7ff fc91 	bl	8000278 <main>

08000956 <LoopForever>:

LoopForever:
    b LoopForever
 8000956:	e7fe      	b.n	8000956 <LoopForever>
  ldr   r0, =_estack
 8000958:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 800095c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000960:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000964:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000968:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800096c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000970:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000978:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800097c:	08002a30 	.word	0x08002a30
  ldr r2, =_sbss
 8000980:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000984:	200000d8 	.word	0x200000d8

08000988 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000988:	e7fe      	b.n	8000988 <ADC1_IRQHandler>
	...

0800098c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000990:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <HAL_Init+0x24>)
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <HAL_Init+0x24>)
 8000996:	2110      	movs	r1, #16
 8000998:	430a      	orrs	r2, r1
 800099a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800099c:	2000      	movs	r0, #0
 800099e:	f000 f809 	bl	80009b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a2:	f7ff fe99 	bl	80006d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	0018      	movs	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	40022000 	.word	0x40022000

080009b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009bc:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <HAL_InitTick+0x5c>)
 80009be:	681c      	ldr	r4, [r3, #0]
 80009c0:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <HAL_InitTick+0x60>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	0019      	movs	r1, r3
 80009c6:	23fa      	movs	r3, #250	; 0xfa
 80009c8:	0098      	lsls	r0, r3, #2
 80009ca:	f7ff fb9d 	bl	8000108 <__udivsi3>
 80009ce:	0003      	movs	r3, r0
 80009d0:	0019      	movs	r1, r3
 80009d2:	0020      	movs	r0, r4
 80009d4:	f7ff fb98 	bl	8000108 <__udivsi3>
 80009d8:	0003      	movs	r3, r0
 80009da:	0018      	movs	r0, r3
 80009dc:	f001 f947 	bl	8001c6e <HAL_SYSTICK_Config>
 80009e0:	1e03      	subs	r3, r0, #0
 80009e2:	d001      	beq.n	80009e8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e00f      	b.n	8000a08 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2b03      	cmp	r3, #3
 80009ec:	d80b      	bhi.n	8000a06 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ee:	6879      	ldr	r1, [r7, #4]
 80009f0:	2301      	movs	r3, #1
 80009f2:	425b      	negs	r3, r3
 80009f4:	2200      	movs	r2, #0
 80009f6:	0018      	movs	r0, r3
 80009f8:	f001 f914 	bl	8001c24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <HAL_InitTick+0x64>)
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a02:	2300      	movs	r3, #0
 8000a04:	e000      	b.n	8000a08 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a06:	2301      	movs	r3, #1
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b003      	add	sp, #12
 8000a0e:	bd90      	pop	{r4, r7, pc}
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000008 	.word	0x20000008
 8000a18:	20000004 	.word	0x20000004

08000a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a20:	4b05      	ldr	r3, [pc, #20]	; (8000a38 <HAL_IncTick+0x1c>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	001a      	movs	r2, r3
 8000a26:	4b05      	ldr	r3, [pc, #20]	; (8000a3c <HAL_IncTick+0x20>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	18d2      	adds	r2, r2, r3
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <HAL_IncTick+0x20>)
 8000a2e:	601a      	str	r2, [r3, #0]
}
 8000a30:	46c0      	nop			; (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	20000008 	.word	0x20000008
 8000a3c:	200000d4 	.word	0x200000d4

08000a40 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  return uwTick;
 8000a44:	4b02      	ldr	r3, [pc, #8]	; (8000a50 <HAL_GetTick+0x10>)
 8000a46:	681b      	ldr	r3, [r3, #0]
}
 8000a48:	0018      	movs	r0, r3
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	200000d4 	.word	0x200000d4

08000a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a5c:	f7ff fff0 	bl	8000a40 <HAL_GetTick>
 8000a60:	0003      	movs	r3, r0
 8000a62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	3301      	adds	r3, #1
 8000a6c:	d005      	beq.n	8000a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <HAL_Delay+0x44>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	001a      	movs	r2, r3
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	189b      	adds	r3, r3, r2
 8000a78:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	f7ff ffe0 	bl	8000a40 <HAL_GetTick>
 8000a80:	0002      	movs	r2, r0
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	429a      	cmp	r2, r3
 8000a8a:	d8f7      	bhi.n	8000a7c <HAL_Delay+0x28>
  {
  }
}
 8000a8c:	46c0      	nop			; (mov r8, r8)
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b004      	add	sp, #16
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	20000008 	.word	0x20000008

08000a9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000aa4:	230f      	movs	r3, #15
 8000aa6:	18fb      	adds	r3, r7, r3
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d101      	bne.n	8000aba <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e125      	b.n	8000d06 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d10a      	bne.n	8000ad8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2234      	movs	r2, #52	; 0x34
 8000acc:	2100      	movs	r1, #0
 8000ace:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f7ff fe2c 	bl	8000730 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000adc:	2210      	movs	r2, #16
 8000ade:	4013      	ands	r3, r2
 8000ae0:	d000      	beq.n	8000ae4 <HAL_ADC_Init+0x48>
 8000ae2:	e103      	b.n	8000cec <HAL_ADC_Init+0x250>
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	18fb      	adds	r3, r7, r3
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d000      	beq.n	8000af0 <HAL_ADC_Init+0x54>
 8000aee:	e0fd      	b.n	8000cec <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	689b      	ldr	r3, [r3, #8]
 8000af6:	2204      	movs	r2, #4
 8000af8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000afa:	d000      	beq.n	8000afe <HAL_ADC_Init+0x62>
 8000afc:	e0f6      	b.n	8000cec <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b02:	4a83      	ldr	r2, [pc, #524]	; (8000d10 <HAL_ADC_Init+0x274>)
 8000b04:	4013      	ands	r3, r2
 8000b06:	2202      	movs	r2, #2
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	2203      	movs	r2, #3
 8000b16:	4013      	ands	r3, r2
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d112      	bne.n	8000b42 <HAL_ADC_Init+0xa6>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2201      	movs	r2, #1
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d009      	beq.n	8000b3e <HAL_ADC_Init+0xa2>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	68da      	ldr	r2, [r3, #12]
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	021b      	lsls	r3, r3, #8
 8000b34:	401a      	ands	r2, r3
 8000b36:	2380      	movs	r3, #128	; 0x80
 8000b38:	021b      	lsls	r3, r3, #8
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d101      	bne.n	8000b42 <HAL_ADC_Init+0xa6>
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e000      	b.n	8000b44 <HAL_ADC_Init+0xa8>
 8000b42:	2300      	movs	r3, #0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d116      	bne.n	8000b76 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	68db      	ldr	r3, [r3, #12]
 8000b4e:	2218      	movs	r2, #24
 8000b50:	4393      	bics	r3, r2
 8000b52:	0019      	movs	r1, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689a      	ldr	r2, [r3, #8]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	691b      	ldr	r3, [r3, #16]
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	0899      	lsrs	r1, r3, #2
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	685a      	ldr	r2, [r3, #4]
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	430a      	orrs	r2, r1
 8000b74:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	68da      	ldr	r2, [r3, #12]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4964      	ldr	r1, [pc, #400]	; (8000d14 <HAL_ADC_Init+0x278>)
 8000b82:	400a      	ands	r2, r1
 8000b84:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7e1b      	ldrb	r3, [r3, #24]
 8000b8a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	7e5b      	ldrb	r3, [r3, #25]
 8000b90:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b92:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	7e9b      	ldrb	r3, [r3, #26]
 8000b98:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000b9a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d002      	beq.n	8000baa <HAL_ADC_Init+0x10e>
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	015b      	lsls	r3, r3, #5
 8000ba8:	e000      	b.n	8000bac <HAL_ADC_Init+0x110>
 8000baa:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bac:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000bb2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d101      	bne.n	8000bc0 <HAL_ADC_Init+0x124>
 8000bbc:	2304      	movs	r3, #4
 8000bbe:	e000      	b.n	8000bc2 <HAL_ADC_Init+0x126>
 8000bc0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000bc2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2124      	movs	r1, #36	; 0x24
 8000bc8:	5c5b      	ldrb	r3, [r3, r1]
 8000bca:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000bcc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	7edb      	ldrb	r3, [r3, #27]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d115      	bne.n	8000c08 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	7e9b      	ldrb	r3, [r3, #26]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d105      	bne.n	8000bf0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	0252      	lsls	r2, r2, #9
 8000bea:	4313      	orrs	r3, r2
 8000bec:	60bb      	str	r3, [r7, #8]
 8000bee:	e00b      	b.n	8000c08 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bf4:	2220      	movs	r2, #32
 8000bf6:	431a      	orrs	r2, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c00:	2201      	movs	r2, #1
 8000c02:	431a      	orrs	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69da      	ldr	r2, [r3, #28]
 8000c0c:	23c2      	movs	r3, #194	; 0xc2
 8000c0e:	33ff      	adds	r3, #255	; 0xff
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d007      	beq.n	8000c24 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	68d9      	ldr	r1, [r3, #12]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	430a      	orrs	r2, r1
 8000c32:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	055b      	lsls	r3, r3, #21
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d01b      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d017      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d013      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	d00f      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	d00b      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c64:	2b05      	cmp	r3, #5
 8000c66:	d007      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6c:	2b06      	cmp	r3, #6
 8000c6e:	d003      	beq.n	8000c78 <HAL_ADC_Init+0x1dc>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c74:	2b07      	cmp	r3, #7
 8000c76:	d112      	bne.n	8000c9e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	695a      	ldr	r2, [r3, #20]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2107      	movs	r1, #7
 8000c84:	438a      	bics	r2, r1
 8000c86:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	6959      	ldr	r1, [r3, #20]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c92:	2207      	movs	r2, #7
 8000c94:	401a      	ands	r2, r3
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	4a1c      	ldr	r2, [pc, #112]	; (8000d18 <HAL_ADC_Init+0x27c>)
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	68ba      	ldr	r2, [r7, #8]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d10b      	bne.n	8000cc6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb8:	2203      	movs	r2, #3
 8000cba:	4393      	bics	r3, r2
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000cc4:	e01c      	b.n	8000d00 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cca:	2212      	movs	r2, #18
 8000ccc:	4393      	bics	r3, r2
 8000cce:	2210      	movs	r2, #16
 8000cd0:	431a      	orrs	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cda:	2201      	movs	r2, #1
 8000cdc:	431a      	orrs	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000ce2:	230f      	movs	r3, #15
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000cea:	e009      	b.n	8000d00 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cf0:	2210      	movs	r2, #16
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d00:	230f      	movs	r3, #15
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	781b      	ldrb	r3, [r3, #0]
}
 8000d06:	0018      	movs	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b004      	add	sp, #16
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	fffffefd 	.word	0xfffffefd
 8000d14:	fffe0219 	.word	0xfffe0219
 8000d18:	833fffe7 	.word	0x833fffe7

08000d1c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d26:	230f      	movs	r3, #15
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d36:	2380      	movs	r3, #128	; 0x80
 8000d38:	055b      	lsls	r3, r3, #21
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d011      	beq.n	8000d62 <HAL_ADC_ConfigChannel+0x46>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d00d      	beq.n	8000d62 <HAL_ADC_ConfigChannel+0x46>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d009      	beq.n	8000d62 <HAL_ADC_ConfigChannel+0x46>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d52:	2b03      	cmp	r3, #3
 8000d54:	d005      	beq.n	8000d62 <HAL_ADC_ConfigChannel+0x46>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5a:	2b04      	cmp	r3, #4
 8000d5c:	d001      	beq.n	8000d62 <HAL_ADC_ConfigChannel+0x46>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2234      	movs	r2, #52	; 0x34
 8000d66:	5c9b      	ldrb	r3, [r3, r2]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d101      	bne.n	8000d70 <HAL_ADC_ConfigChannel+0x54>
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	e0d0      	b.n	8000f12 <HAL_ADC_ConfigChannel+0x1f6>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2234      	movs	r2, #52	; 0x34
 8000d74:	2101      	movs	r1, #1
 8000d76:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	2204      	movs	r2, #4
 8000d80:	4013      	ands	r3, r2
 8000d82:	d000      	beq.n	8000d86 <HAL_ADC_ConfigChannel+0x6a>
 8000d84:	e0b4      	b.n	8000ef0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	4a64      	ldr	r2, [pc, #400]	; (8000f1c <HAL_ADC_ConfigChannel+0x200>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d100      	bne.n	8000d92 <HAL_ADC_ConfigChannel+0x76>
 8000d90:	e082      	b.n	8000e98 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	409a      	lsls	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	430a      	orrs	r2, r1
 8000da6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	055b      	lsls	r3, r3, #21
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d037      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d033      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d02f      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d02b      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd0:	2b04      	cmp	r3, #4
 8000dd2:	d027      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd8:	2b05      	cmp	r3, #5
 8000dda:	d023      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de0:	2b06      	cmp	r3, #6
 8000de2:	d01f      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de8:	2b07      	cmp	r3, #7
 8000dea:	d01b      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	689a      	ldr	r2, [r3, #8]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	2107      	movs	r1, #7
 8000df8:	400b      	ands	r3, r1
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d012      	beq.n	8000e24 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	695a      	ldr	r2, [r3, #20]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2107      	movs	r1, #7
 8000e0a:	438a      	bics	r2, r1
 8000e0c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	6959      	ldr	r1, [r3, #20]
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	2207      	movs	r2, #7
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	430a      	orrs	r2, r1
 8000e22:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b10      	cmp	r3, #16
 8000e2a:	d007      	beq.n	8000e3c <HAL_ADC_ConfigChannel+0x120>
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b11      	cmp	r3, #17
 8000e32:	d003      	beq.n	8000e3c <HAL_ADC_ConfigChannel+0x120>
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2b12      	cmp	r3, #18
 8000e3a:	d163      	bne.n	8000f04 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000e3c:	4b38      	ldr	r3, [pc, #224]	; (8000f20 <HAL_ADC_ConfigChannel+0x204>)
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b10      	cmp	r3, #16
 8000e46:	d009      	beq.n	8000e5c <HAL_ADC_ConfigChannel+0x140>
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b11      	cmp	r3, #17
 8000e4e:	d102      	bne.n	8000e56 <HAL_ADC_ConfigChannel+0x13a>
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	03db      	lsls	r3, r3, #15
 8000e54:	e004      	b.n	8000e60 <HAL_ADC_ConfigChannel+0x144>
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	045b      	lsls	r3, r3, #17
 8000e5a:	e001      	b.n	8000e60 <HAL_ADC_ConfigChannel+0x144>
 8000e5c:	2380      	movs	r3, #128	; 0x80
 8000e5e:	041b      	lsls	r3, r3, #16
 8000e60:	4a2f      	ldr	r2, [pc, #188]	; (8000f20 <HAL_ADC_ConfigChannel+0x204>)
 8000e62:	430b      	orrs	r3, r1
 8000e64:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b10      	cmp	r3, #16
 8000e6c:	d14a      	bne.n	8000f04 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e6e:	4b2d      	ldr	r3, [pc, #180]	; (8000f24 <HAL_ADC_ConfigChannel+0x208>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	492d      	ldr	r1, [pc, #180]	; (8000f28 <HAL_ADC_ConfigChannel+0x20c>)
 8000e74:	0018      	movs	r0, r3
 8000e76:	f7ff f947 	bl	8000108 <__udivsi3>
 8000e7a:	0003      	movs	r3, r0
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	0013      	movs	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	189b      	adds	r3, r3, r2
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e88:	e002      	b.n	8000e90 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1f9      	bne.n	8000e8a <HAL_ADC_ConfigChannel+0x16e>
 8000e96:	e035      	b.n	8000f04 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4099      	lsls	r1, r3
 8000ea6:	000b      	movs	r3, r1
 8000ea8:	43d9      	mvns	r1, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	400a      	ands	r2, r1
 8000eb0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2b10      	cmp	r3, #16
 8000eb8:	d007      	beq.n	8000eca <HAL_ADC_ConfigChannel+0x1ae>
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	2b11      	cmp	r3, #17
 8000ec0:	d003      	beq.n	8000eca <HAL_ADC_ConfigChannel+0x1ae>
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b12      	cmp	r3, #18
 8000ec8:	d11c      	bne.n	8000f04 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <HAL_ADC_ConfigChannel+0x204>)
 8000ecc:	6819      	ldr	r1, [r3, #0]
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b10      	cmp	r3, #16
 8000ed4:	d007      	beq.n	8000ee6 <HAL_ADC_ConfigChannel+0x1ca>
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b11      	cmp	r3, #17
 8000edc:	d101      	bne.n	8000ee2 <HAL_ADC_ConfigChannel+0x1c6>
 8000ede:	4b13      	ldr	r3, [pc, #76]	; (8000f2c <HAL_ADC_ConfigChannel+0x210>)
 8000ee0:	e002      	b.n	8000ee8 <HAL_ADC_ConfigChannel+0x1cc>
 8000ee2:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <HAL_ADC_ConfigChannel+0x214>)
 8000ee4:	e000      	b.n	8000ee8 <HAL_ADC_ConfigChannel+0x1cc>
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_ADC_ConfigChannel+0x218>)
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	; (8000f20 <HAL_ADC_ConfigChannel+0x204>)
 8000eea:	400b      	ands	r3, r1
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e009      	b.n	8000f04 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ef4:	2220      	movs	r2, #32
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000efc:	230f      	movs	r3, #15
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	2201      	movs	r2, #1
 8000f02:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2234      	movs	r2, #52	; 0x34
 8000f08:	2100      	movs	r1, #0
 8000f0a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000f0c:	230f      	movs	r3, #15
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	781b      	ldrb	r3, [r3, #0]
}
 8000f12:	0018      	movs	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b004      	add	sp, #16
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	00001001 	.word	0x00001001
 8000f20:	40012708 	.word	0x40012708
 8000f24:	20000000 	.word	0x20000000
 8000f28:	000f4240 	.word	0x000f4240
 8000f2c:	ffbfffff 	.word	0xffbfffff
 8000f30:	feffffff 	.word	0xfeffffff
 8000f34:	ff7fffff 	.word	0xff7fffff

08000f38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e0f0      	b.n	800112c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2220      	movs	r2, #32
 8000f4e:	5c9b      	ldrb	r3, [r3, r2]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d103      	bne.n	8000f5e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f7ff fc2f 	bl	80007bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2102      	movs	r1, #2
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f6e:	f7ff fd67 	bl	8000a40 <HAL_GetTick>
 8000f72:	0003      	movs	r3, r0
 8000f74:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f76:	e013      	b.n	8000fa0 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f78:	f7ff fd62 	bl	8000a40 <HAL_GetTick>
 8000f7c:	0002      	movs	r2, r0
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b0a      	cmp	r3, #10
 8000f84:	d90c      	bls.n	8000fa0 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8a:	2280      	movs	r2, #128	; 0x80
 8000f8c:	0292      	lsls	r2, r2, #10
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2220      	movs	r2, #32
 8000f98:	2105      	movs	r1, #5
 8000f9a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e0c5      	b.n	800112c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	4013      	ands	r3, r2
 8000faa:	d1e5      	bne.n	8000f78 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fbc:	f7ff fd40 	bl	8000a40 <HAL_GetTick>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fc4:	e013      	b.n	8000fee <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fc6:	f7ff fd3b 	bl	8000a40 <HAL_GetTick>
 8000fca:	0002      	movs	r2, r0
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	2b0a      	cmp	r3, #10
 8000fd2:	d90c      	bls.n	8000fee <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd8:	2280      	movs	r2, #128	; 0x80
 8000fda:	0292      	lsls	r2, r2, #10
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	2105      	movs	r1, #5
 8000fe8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e09e      	b.n	800112c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d0e5      	beq.n	8000fc6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7e1b      	ldrb	r3, [r3, #24]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d108      	bne.n	8001014 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2180      	movs	r1, #128	; 0x80
 800100e:	430a      	orrs	r2, r1
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	e007      	b.n	8001024 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2180      	movs	r1, #128	; 0x80
 8001020:	438a      	bics	r2, r1
 8001022:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	7e5b      	ldrb	r3, [r3, #25]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d108      	bne.n	800103e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2140      	movs	r1, #64	; 0x40
 8001038:	430a      	orrs	r2, r1
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	e007      	b.n	800104e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2140      	movs	r1, #64	; 0x40
 800104a:	438a      	bics	r2, r1
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	7e9b      	ldrb	r3, [r3, #26]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d108      	bne.n	8001068 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2120      	movs	r1, #32
 8001062:	430a      	orrs	r2, r1
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	e007      	b.n	8001078 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2120      	movs	r1, #32
 8001074:	438a      	bics	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	7edb      	ldrb	r3, [r3, #27]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d108      	bne.n	8001092 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2110      	movs	r1, #16
 800108c:	438a      	bics	r2, r1
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	e007      	b.n	80010a2 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2110      	movs	r1, #16
 800109e:	430a      	orrs	r2, r1
 80010a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	7f1b      	ldrb	r3, [r3, #28]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d108      	bne.n	80010bc <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2108      	movs	r1, #8
 80010b6:	430a      	orrs	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	e007      	b.n	80010cc <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2108      	movs	r1, #8
 80010c8:	438a      	bics	r2, r1
 80010ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7f5b      	ldrb	r3, [r3, #29]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d108      	bne.n	80010e6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2104      	movs	r1, #4
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	e007      	b.n	80010f6 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2104      	movs	r1, #4
 80010f2:	438a      	bics	r2, r1
 80010f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	689a      	ldr	r2, [r3, #8]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	68db      	ldr	r3, [r3, #12]
 80010fe:	431a      	orrs	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	431a      	orrs	r2, r3
 800110c:	0011      	movs	r1, r2
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	1e5a      	subs	r2, r3, #1
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	430a      	orrs	r2, r1
 800111a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2220      	movs	r2, #32
 8001126:	2101      	movs	r1, #1
 8001128:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800112a:	2300      	movs	r3, #0
}
 800112c:	0018      	movs	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	b004      	add	sp, #16
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001144:	2013      	movs	r0, #19
 8001146:	183b      	adds	r3, r7, r0
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	2120      	movs	r1, #32
 800114c:	5c52      	ldrb	r2, [r2, r1]
 800114e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001150:	0002      	movs	r2, r0
 8001152:	18bb      	adds	r3, r7, r2
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d004      	beq.n	8001164 <HAL_CAN_ConfigFilter+0x30>
 800115a:	18bb      	adds	r3, r7, r2
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d000      	beq.n	8001164 <HAL_CAN_ConfigFilter+0x30>
 8001162:	e0cd      	b.n	8001300 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001164:	697a      	ldr	r2, [r7, #20]
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	58d3      	ldr	r3, [r2, r3]
 800116c:	2201      	movs	r2, #1
 800116e:	431a      	orrs	r2, r3
 8001170:	0011      	movs	r1, r2
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	221f      	movs	r2, #31
 8001180:	4013      	ands	r3, r2
 8001182:	2201      	movs	r2, #1
 8001184:	409a      	lsls	r2, r3
 8001186:	0013      	movs	r3, r2
 8001188:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	2387      	movs	r3, #135	; 0x87
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	58d3      	ldr	r3, [r2, r3]
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	43d2      	mvns	r2, r2
 8001196:	401a      	ands	r2, r3
 8001198:	0011      	movs	r1, r2
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	2387      	movs	r3, #135	; 0x87
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d129      	bne.n	80011fe <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80011aa:	697a      	ldr	r2, [r7, #20]
 80011ac:	2383      	movs	r3, #131	; 0x83
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	58d3      	ldr	r3, [r2, r3]
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	43d2      	mvns	r2, r2
 80011b6:	401a      	ands	r2, r3
 80011b8:	0011      	movs	r1, r2
 80011ba:	697a      	ldr	r2, [r7, #20]
 80011bc:	2383      	movs	r3, #131	; 0x83
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	041b      	lsls	r3, r3, #16
 80011ce:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011d4:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	3248      	adds	r2, #72	; 0x48
 80011da:	00d2      	lsls	r2, r2, #3
 80011dc:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	041b      	lsls	r3, r3, #16
 80011ea:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011f0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011f2:	6979      	ldr	r1, [r7, #20]
 80011f4:	3348      	adds	r3, #72	; 0x48
 80011f6:	00db      	lsls	r3, r3, #3
 80011f8:	18cb      	adds	r3, r1, r3
 80011fa:	3304      	adds	r3, #4
 80011fc:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d128      	bne.n	8001258 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	2383      	movs	r3, #131	; 0x83
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	58d2      	ldr	r2, [r2, r3]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	431a      	orrs	r2, r3
 8001212:	0011      	movs	r1, r2
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	2383      	movs	r3, #131	; 0x83
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	041b      	lsls	r3, r3, #16
 8001228:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800122e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3248      	adds	r2, #72	; 0x48
 8001234:	00d2      	lsls	r2, r2, #3
 8001236:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	041b      	lsls	r3, r3, #16
 8001244:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800124a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800124c:	6979      	ldr	r1, [r7, #20]
 800124e:	3348      	adds	r3, #72	; 0x48
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	18cb      	adds	r3, r1, r3
 8001254:	3304      	adds	r3, #4
 8001256:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d10c      	bne.n	800127a <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001260:	697a      	ldr	r2, [r7, #20]
 8001262:	2381      	movs	r3, #129	; 0x81
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	58d3      	ldr	r3, [r2, r3]
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	43d2      	mvns	r2, r2
 800126c:	401a      	ands	r2, r3
 800126e:	0011      	movs	r1, r2
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	2381      	movs	r3, #129	; 0x81
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	50d1      	str	r1, [r2, r3]
 8001278:	e00a      	b.n	8001290 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800127a:	697a      	ldr	r2, [r7, #20]
 800127c:	2381      	movs	r3, #129	; 0x81
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	58d2      	ldr	r2, [r2, r3]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	431a      	orrs	r2, r3
 8001286:	0011      	movs	r1, r2
 8001288:	697a      	ldr	r2, [r7, #20]
 800128a:	2381      	movs	r3, #129	; 0x81
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d10c      	bne.n	80012b2 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	2385      	movs	r3, #133	; 0x85
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	58d3      	ldr	r3, [r2, r3]
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	43d2      	mvns	r2, r2
 80012a4:	401a      	ands	r2, r3
 80012a6:	0011      	movs	r1, r2
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	2385      	movs	r3, #133	; 0x85
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	50d1      	str	r1, [r2, r3]
 80012b0:	e00a      	b.n	80012c8 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80012b2:	697a      	ldr	r2, [r7, #20]
 80012b4:	2385      	movs	r3, #133	; 0x85
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	58d2      	ldr	r2, [r2, r3]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	431a      	orrs	r2, r3
 80012be:	0011      	movs	r1, r2
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	2385      	movs	r3, #133	; 0x85
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	6a1b      	ldr	r3, [r3, #32]
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d10a      	bne.n	80012e6 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	2387      	movs	r3, #135	; 0x87
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	58d2      	ldr	r2, [r2, r3]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	431a      	orrs	r2, r3
 80012dc:	0011      	movs	r1, r2
 80012de:	697a      	ldr	r2, [r7, #20]
 80012e0:	2387      	movs	r3, #135	; 0x87
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	2380      	movs	r3, #128	; 0x80
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	58d3      	ldr	r3, [r2, r3]
 80012ee:	2201      	movs	r2, #1
 80012f0:	4393      	bics	r3, r2
 80012f2:	0019      	movs	r1, r3
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	e007      	b.n	8001310 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001304:	2280      	movs	r2, #128	; 0x80
 8001306:	02d2      	lsls	r2, r2, #11
 8001308:	431a      	orrs	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
  }
}
 8001310:	0018      	movs	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	b006      	add	sp, #24
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2220      	movs	r2, #32
 8001324:	5c9b      	ldrb	r3, [r3, r2]
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b01      	cmp	r3, #1
 800132a:	d12f      	bne.n	800138c <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2220      	movs	r2, #32
 8001330:	2102      	movs	r1, #2
 8001332:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2101      	movs	r1, #1
 8001340:	438a      	bics	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001344:	f7ff fb7c 	bl	8000a40 <HAL_GetTick>
 8001348:	0003      	movs	r3, r0
 800134a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800134c:	e013      	b.n	8001376 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800134e:	f7ff fb77 	bl	8000a40 <HAL_GetTick>
 8001352:	0002      	movs	r2, r0
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b0a      	cmp	r3, #10
 800135a:	d90c      	bls.n	8001376 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001360:	2280      	movs	r2, #128	; 0x80
 8001362:	0292      	lsls	r2, r2, #10
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2220      	movs	r2, #32
 800136e:	2105      	movs	r1, #5
 8001370:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e012      	b.n	800139c <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	4013      	ands	r3, r2
 8001380:	d1e5      	bne.n	800134e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001388:	2300      	movs	r3, #0
 800138a:	e007      	b.n	800139c <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	0312      	lsls	r2, r2, #12
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
  }
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	b004      	add	sp, #16
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013b0:	200b      	movs	r0, #11
 80013b2:	183b      	adds	r3, r7, r0
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	2120      	movs	r1, #32
 80013b8:	5c52      	ldrb	r2, [r2, r1]
 80013ba:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80013bc:	0002      	movs	r2, r0
 80013be:	18bb      	adds	r3, r7, r2
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d003      	beq.n	80013ce <HAL_CAN_GetTxMailboxesFreeLevel+0x2a>
 80013c6:	18bb      	adds	r3, r7, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d11d      	bne.n	800140a <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689a      	ldr	r2, [r3, #8]
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	04db      	lsls	r3, r3, #19
 80013d8:	4013      	ands	r3, r2
 80013da:	d002      	beq.n	80013e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x3e>
    {
      freelevel++;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	3301      	adds	r3, #1
 80013e0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	689a      	ldr	r2, [r3, #8]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	051b      	lsls	r3, r3, #20
 80013ec:	4013      	ands	r3, r2
 80013ee:	d002      	beq.n	80013f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x52>
    {
      freelevel++;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	055b      	lsls	r3, r3, #21
 8001400:	4013      	ands	r3, r2
 8001402:	d002      	beq.n	800140a <HAL_CAN_GetTxMailboxesFreeLevel+0x66>
    {
      freelevel++;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3301      	adds	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800140a:	68fb      	ldr	r3, [r7, #12]
}
 800140c:	0018      	movs	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	b004      	add	sp, #16
 8001412:	bd80      	pop	{r7, pc}

08001414 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b086      	sub	sp, #24
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001422:	2017      	movs	r0, #23
 8001424:	183b      	adds	r3, r7, r0
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	2120      	movs	r1, #32
 800142a:	5c52      	ldrb	r2, [r2, r1]
 800142c:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800142e:	0002      	movs	r2, r0
 8001430:	18bb      	adds	r3, r7, r2
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b01      	cmp	r3, #1
 8001436:	d004      	beq.n	8001442 <HAL_CAN_GetRxMessage+0x2e>
 8001438:	18bb      	adds	r3, r7, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d000      	beq.n	8001442 <HAL_CAN_GetRxMessage+0x2e>
 8001440:	e0f8      	b.n	8001634 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d10e      	bne.n	8001466 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2203      	movs	r2, #3
 8001450:	4013      	ands	r3, r2
 8001452:	d117      	bne.n	8001484 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001458:	2280      	movs	r2, #128	; 0x80
 800145a:	0392      	lsls	r2, r2, #14
 800145c:	431a      	orrs	r2, r3
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e0ee      	b.n	8001644 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	691b      	ldr	r3, [r3, #16]
 800146c:	2203      	movs	r2, #3
 800146e:	4013      	ands	r3, r2
 8001470:	d108      	bne.n	8001484 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001476:	2280      	movs	r2, #128	; 0x80
 8001478:	0392      	lsls	r2, r2, #14
 800147a:	431a      	orrs	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0df      	b.n	8001644 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	68ba      	ldr	r2, [r7, #8]
 800148a:	321b      	adds	r2, #27
 800148c:	0112      	lsls	r2, r2, #4
 800148e:	58d3      	ldr	r3, [r2, r3]
 8001490:	2204      	movs	r2, #4
 8001492:	401a      	ands	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10b      	bne.n	80014b8 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	68ba      	ldr	r2, [r7, #8]
 80014a6:	321b      	adds	r2, #27
 80014a8:	0112      	lsls	r2, r2, #4
 80014aa:	58d3      	ldr	r3, [r2, r3]
 80014ac:	0d5b      	lsrs	r3, r3, #21
 80014ae:	055b      	lsls	r3, r3, #21
 80014b0:	0d5a      	lsrs	r2, r3, #21
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e00a      	b.n	80014ce <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	68ba      	ldr	r2, [r7, #8]
 80014be:	321b      	adds	r2, #27
 80014c0:	0112      	lsls	r2, r2, #4
 80014c2:	58d3      	ldr	r3, [r2, r3]
 80014c4:	08db      	lsrs	r3, r3, #3
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	08da      	lsrs	r2, r3, #3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	321b      	adds	r2, #27
 80014d6:	0112      	lsls	r2, r2, #4
 80014d8:	58d3      	ldr	r3, [r2, r3]
 80014da:	2202      	movs	r2, #2
 80014dc:	401a      	ands	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	331b      	adds	r3, #27
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	18d3      	adds	r3, r2, r3
 80014ee:	3304      	adds	r3, #4
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	220f      	movs	r2, #15
 80014f4:	401a      	ands	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	331b      	adds	r3, #27
 8001502:	011b      	lsls	r3, r3, #4
 8001504:	18d3      	adds	r3, r2, r3
 8001506:	3304      	adds	r3, #4
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	0a1b      	lsrs	r3, r3, #8
 800150c:	22ff      	movs	r2, #255	; 0xff
 800150e:	401a      	ands	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	331b      	adds	r3, #27
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	18d3      	adds	r3, r2, r3
 8001520:	3304      	adds	r3, #4
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	0c1b      	lsrs	r3, r3, #16
 8001526:	041b      	lsls	r3, r3, #16
 8001528:	0c1a      	lsrs	r2, r3, #16
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6819      	ldr	r1, [r3, #0]
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	23dc      	movs	r3, #220	; 0xdc
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	0112      	lsls	r2, r2, #4
 800153a:	188a      	adds	r2, r1, r2
 800153c:	18d3      	adds	r3, r2, r3
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	b2da      	uxtb	r2, r3
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	6819      	ldr	r1, [r3, #0]
 800154a:	68ba      	ldr	r2, [r7, #8]
 800154c:	23dc      	movs	r3, #220	; 0xdc
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	0112      	lsls	r2, r2, #4
 8001552:	188a      	adds	r2, r1, r2
 8001554:	18d3      	adds	r3, r2, r3
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	0a1a      	lsrs	r2, r3, #8
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	3301      	adds	r3, #1
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6819      	ldr	r1, [r3, #0]
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	23dc      	movs	r3, #220	; 0xdc
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	0112      	lsls	r2, r2, #4
 800156e:	188a      	adds	r2, r1, r2
 8001570:	18d3      	adds	r3, r2, r3
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	0c1a      	lsrs	r2, r3, #16
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	3302      	adds	r3, #2
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6819      	ldr	r1, [r3, #0]
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	23dc      	movs	r3, #220	; 0xdc
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	0112      	lsls	r2, r2, #4
 800158a:	188a      	adds	r2, r1, r2
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	0e1a      	lsrs	r2, r3, #24
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	3303      	adds	r3, #3
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6819      	ldr	r1, [r3, #0]
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	23de      	movs	r3, #222	; 0xde
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	188a      	adds	r2, r1, r2
 80015a8:	18d3      	adds	r3, r2, r3
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	3304      	adds	r3, #4
 80015b0:	b2d2      	uxtb	r2, r2
 80015b2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6819      	ldr	r1, [r3, #0]
 80015b8:	68ba      	ldr	r2, [r7, #8]
 80015ba:	23de      	movs	r3, #222	; 0xde
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	0112      	lsls	r2, r2, #4
 80015c0:	188a      	adds	r2, r1, r2
 80015c2:	18d3      	adds	r3, r2, r3
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	0a1a      	lsrs	r2, r3, #8
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	3305      	adds	r3, #5
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6819      	ldr	r1, [r3, #0]
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	23de      	movs	r3, #222	; 0xde
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	188a      	adds	r2, r1, r2
 80015de:	18d3      	adds	r3, r2, r3
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	0c1a      	lsrs	r2, r3, #16
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	3306      	adds	r3, #6
 80015e8:	b2d2      	uxtb	r2, r2
 80015ea:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	23de      	movs	r3, #222	; 0xde
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	0112      	lsls	r2, r2, #4
 80015f8:	188a      	adds	r2, r1, r2
 80015fa:	18d3      	adds	r3, r2, r3
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	0e1a      	lsrs	r2, r3, #24
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	3307      	adds	r3, #7
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d108      	bne.n	8001620 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68da      	ldr	r2, [r3, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2120      	movs	r1, #32
 800161a:	430a      	orrs	r2, r1
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	e007      	b.n	8001630 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	691a      	ldr	r2, [r3, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2120      	movs	r1, #32
 800162c:	430a      	orrs	r2, r1
 800162e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	e007      	b.n	8001644 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	02d2      	lsls	r2, r2, #11
 800163c:	431a      	orrs	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
  }
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b006      	add	sp, #24
 800164a:	bd80      	pop	{r7, pc}

0800164c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001656:	200f      	movs	r0, #15
 8001658:	183b      	adds	r3, r7, r0
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	2120      	movs	r1, #32
 800165e:	5c52      	ldrb	r2, [r2, r1]
 8001660:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001662:	0002      	movs	r2, r0
 8001664:	18bb      	adds	r3, r7, r2
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d003      	beq.n	8001674 <HAL_CAN_ActivateNotification+0x28>
 800166c:	18bb      	adds	r3, r7, r2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b02      	cmp	r3, #2
 8001672:	d109      	bne.n	8001688 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6959      	ldr	r1, [r3, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	430a      	orrs	r2, r1
 8001682:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001684:	2300      	movs	r3, #0
 8001686:	e007      	b.n	8001698 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168c:	2280      	movs	r2, #128	; 0x80
 800168e:	02d2      	lsls	r2, r2, #11
 8001690:	431a      	orrs	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
  }
}
 8001698:	0018      	movs	r0, r3
 800169a:	46bd      	mov	sp, r7
 800169c:	b004      	add	sp, #16
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	; 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	691b      	ldr	r3, [r3, #16]
 80016d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80016dc:	6a3b      	ldr	r3, [r7, #32]
 80016de:	2201      	movs	r2, #1
 80016e0:	4013      	ands	r3, r2
 80016e2:	d100      	bne.n	80016e6 <HAL_CAN_IRQHandler+0x46>
 80016e4:	e084      	b.n	80017f0 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80016e6:	69bb      	ldr	r3, [r7, #24]
 80016e8:	2201      	movs	r2, #1
 80016ea:	4013      	ands	r3, r2
 80016ec:	d024      	beq.n	8001738 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2201      	movs	r2, #1
 80016f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	2202      	movs	r2, #2
 80016fa:	4013      	ands	r3, r2
 80016fc:	d004      	beq.n	8001708 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	0018      	movs	r0, r3
 8001702:	f000 f981 	bl	8001a08 <HAL_CAN_TxMailbox0CompleteCallback>
 8001706:	e017      	b.n	8001738 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	2204      	movs	r2, #4
 800170c:	4013      	ands	r3, r2
 800170e:	d005      	beq.n	800171c <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	2280      	movs	r2, #128	; 0x80
 8001714:	0112      	lsls	r2, r2, #4
 8001716:	4313      	orrs	r3, r2
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
 800171a:	e00d      	b.n	8001738 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	2208      	movs	r2, #8
 8001720:	4013      	ands	r3, r2
 8001722:	d005      	beq.n	8001730 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	2280      	movs	r2, #128	; 0x80
 8001728:	0152      	lsls	r2, r2, #5
 800172a:	4313      	orrs	r3, r2
 800172c:	627b      	str	r3, [r7, #36]	; 0x24
 800172e:	e003      	b.n	8001738 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	0018      	movs	r0, r3
 8001734:	f000 f980 	bl	8001a38 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4013      	ands	r3, r2
 8001740:	d028      	beq.n	8001794 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2280      	movs	r2, #128	; 0x80
 8001748:	0052      	lsls	r2, r2, #1
 800174a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4013      	ands	r3, r2
 8001754:	d004      	beq.n	8001760 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	0018      	movs	r0, r3
 800175a:	f000 f95d 	bl	8001a18 <HAL_CAN_TxMailbox1CompleteCallback>
 800175e:	e019      	b.n	8001794 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	2380      	movs	r3, #128	; 0x80
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	4013      	ands	r3, r2
 8001768:	d005      	beq.n	8001776 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176c:	2280      	movs	r2, #128	; 0x80
 800176e:	0192      	lsls	r2, r2, #6
 8001770:	4313      	orrs	r3, r2
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
 8001774:	e00e      	b.n	8001794 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	011b      	lsls	r3, r3, #4
 800177c:	4013      	ands	r3, r2
 800177e:	d005      	beq.n	800178c <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001782:	2280      	movs	r2, #128	; 0x80
 8001784:	01d2      	lsls	r2, r2, #7
 8001786:	4313      	orrs	r3, r2
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
 800178a:	e003      	b.n	8001794 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	0018      	movs	r0, r3
 8001790:	f000 f95a 	bl	8001a48 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	025b      	lsls	r3, r3, #9
 800179a:	4013      	ands	r3, r2
 800179c:	d028      	beq.n	80017f0 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2280      	movs	r2, #128	; 0x80
 80017a4:	0252      	lsls	r2, r2, #9
 80017a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	2380      	movs	r3, #128	; 0x80
 80017ac:	029b      	lsls	r3, r3, #10
 80017ae:	4013      	ands	r3, r2
 80017b0:	d004      	beq.n	80017bc <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	0018      	movs	r0, r3
 80017b6:	f000 f937 	bl	8001a28 <HAL_CAN_TxMailbox2CompleteCallback>
 80017ba:	e019      	b.n	80017f0 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	2380      	movs	r3, #128	; 0x80
 80017c0:	02db      	lsls	r3, r3, #11
 80017c2:	4013      	ands	r3, r2
 80017c4:	d005      	beq.n	80017d2 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80017c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c8:	2280      	movs	r2, #128	; 0x80
 80017ca:	0212      	lsls	r2, r2, #8
 80017cc:	4313      	orrs	r3, r2
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
 80017d0:	e00e      	b.n	80017f0 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	2380      	movs	r3, #128	; 0x80
 80017d6:	031b      	lsls	r3, r3, #12
 80017d8:	4013      	ands	r3, r2
 80017da:	d005      	beq.n	80017e8 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80017dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017de:	2280      	movs	r2, #128	; 0x80
 80017e0:	0252      	lsls	r2, r2, #9
 80017e2:	4313      	orrs	r3, r2
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24
 80017e6:	e003      	b.n	80017f0 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	0018      	movs	r0, r3
 80017ec:	f000 f934 	bl	8001a58 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	2208      	movs	r2, #8
 80017f4:	4013      	ands	r3, r2
 80017f6:	d00c      	beq.n	8001812 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	2210      	movs	r2, #16
 80017fc:	4013      	ands	r3, r2
 80017fe:	d008      	beq.n	8001812 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001802:	2280      	movs	r2, #128	; 0x80
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	4313      	orrs	r3, r2
 8001808:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2210      	movs	r2, #16
 8001810:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001812:	6a3b      	ldr	r3, [r7, #32]
 8001814:	2204      	movs	r2, #4
 8001816:	4013      	ands	r3, r2
 8001818:	d00b      	beq.n	8001832 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	2208      	movs	r2, #8
 800181e:	4013      	ands	r3, r2
 8001820:	d007      	beq.n	8001832 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2208      	movs	r2, #8
 8001828:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	0018      	movs	r0, r3
 800182e:	f000 f91b 	bl	8001a68 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001832:	6a3b      	ldr	r3, [r7, #32]
 8001834:	2202      	movs	r2, #2
 8001836:	4013      	ands	r3, r2
 8001838:	d009      	beq.n	800184e <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	2203      	movs	r2, #3
 8001842:	4013      	ands	r3, r2
 8001844:	d003      	beq.n	800184e <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	0018      	movs	r0, r3
 800184a:	f7fe fce9 	bl	8000220 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800184e:	6a3b      	ldr	r3, [r7, #32]
 8001850:	2240      	movs	r2, #64	; 0x40
 8001852:	4013      	ands	r3, r2
 8001854:	d00c      	beq.n	8001870 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	2210      	movs	r2, #16
 800185a:	4013      	ands	r3, r2
 800185c:	d008      	beq.n	8001870 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800185e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001860:	2280      	movs	r2, #128	; 0x80
 8001862:	00d2      	lsls	r2, r2, #3
 8001864:	4313      	orrs	r3, r2
 8001866:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2210      	movs	r2, #16
 800186e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	2220      	movs	r2, #32
 8001874:	4013      	ands	r3, r2
 8001876:	d00b      	beq.n	8001890 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	2208      	movs	r2, #8
 800187c:	4013      	ands	r3, r2
 800187e:	d007      	beq.n	8001890 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2208      	movs	r2, #8
 8001886:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	0018      	movs	r0, r3
 800188c:	f000 f8fc 	bl	8001a88 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001890:	6a3b      	ldr	r3, [r7, #32]
 8001892:	2210      	movs	r2, #16
 8001894:	4013      	ands	r3, r2
 8001896:	d009      	beq.n	80018ac <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	2203      	movs	r2, #3
 80018a0:	4013      	ands	r3, r2
 80018a2:	d003      	beq.n	80018ac <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	0018      	movs	r0, r3
 80018a8:	f000 f8e6 	bl	8001a78 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80018ac:	6a3a      	ldr	r2, [r7, #32]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	029b      	lsls	r3, r3, #10
 80018b2:	4013      	ands	r3, r2
 80018b4:	d00b      	beq.n	80018ce <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	2210      	movs	r2, #16
 80018ba:	4013      	ands	r3, r2
 80018bc:	d007      	beq.n	80018ce <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2210      	movs	r2, #16
 80018c4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	0018      	movs	r0, r3
 80018ca:	f000 f8e5 	bl	8001a98 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80018ce:	6a3a      	ldr	r2, [r7, #32]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	025b      	lsls	r3, r3, #9
 80018d4:	4013      	ands	r3, r2
 80018d6:	d00b      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	2208      	movs	r2, #8
 80018dc:	4013      	ands	r3, r2
 80018de:	d007      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2208      	movs	r2, #8
 80018e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	0018      	movs	r0, r3
 80018ec:	f000 f8dc 	bl	8001aa8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80018f0:	6a3a      	ldr	r2, [r7, #32]
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	4013      	ands	r3, r2
 80018f8:	d100      	bne.n	80018fc <HAL_CAN_IRQHandler+0x25c>
 80018fa:	e074      	b.n	80019e6 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	2204      	movs	r2, #4
 8001900:	4013      	ands	r3, r2
 8001902:	d100      	bne.n	8001906 <HAL_CAN_IRQHandler+0x266>
 8001904:	e06b      	b.n	80019de <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001906:	6a3a      	ldr	r2, [r7, #32]
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	4013      	ands	r3, r2
 800190e:	d007      	beq.n	8001920 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2201      	movs	r2, #1
 8001914:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001916:	d003      	beq.n	8001920 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191a:	2201      	movs	r2, #1
 800191c:	4313      	orrs	r3, r2
 800191e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001920:	6a3a      	ldr	r2, [r7, #32]
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	4013      	ands	r3, r2
 8001928:	d007      	beq.n	800193a <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2202      	movs	r2, #2
 800192e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001930:	d003      	beq.n	800193a <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	2202      	movs	r2, #2
 8001936:	4313      	orrs	r3, r2
 8001938:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800193a:	6a3a      	ldr	r2, [r7, #32]
 800193c:	2380      	movs	r3, #128	; 0x80
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4013      	ands	r3, r2
 8001942:	d007      	beq.n	8001954 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2204      	movs	r2, #4
 8001948:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800194a:	d003      	beq.n	8001954 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800194c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194e:	2204      	movs	r2, #4
 8001950:	4313      	orrs	r3, r2
 8001952:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001954:	6a3a      	ldr	r2, [r7, #32]
 8001956:	2380      	movs	r3, #128	; 0x80
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	4013      	ands	r3, r2
 800195c:	d03f      	beq.n	80019de <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2270      	movs	r2, #112	; 0x70
 8001962:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001964:	d03b      	beq.n	80019de <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2270      	movs	r2, #112	; 0x70
 800196a:	4013      	ands	r3, r2
 800196c:	2b60      	cmp	r3, #96	; 0x60
 800196e:	d027      	beq.n	80019c0 <HAL_CAN_IRQHandler+0x320>
 8001970:	d82c      	bhi.n	80019cc <HAL_CAN_IRQHandler+0x32c>
 8001972:	2b50      	cmp	r3, #80	; 0x50
 8001974:	d01f      	beq.n	80019b6 <HAL_CAN_IRQHandler+0x316>
 8001976:	d829      	bhi.n	80019cc <HAL_CAN_IRQHandler+0x32c>
 8001978:	2b40      	cmp	r3, #64	; 0x40
 800197a:	d017      	beq.n	80019ac <HAL_CAN_IRQHandler+0x30c>
 800197c:	d826      	bhi.n	80019cc <HAL_CAN_IRQHandler+0x32c>
 800197e:	2b30      	cmp	r3, #48	; 0x30
 8001980:	d00f      	beq.n	80019a2 <HAL_CAN_IRQHandler+0x302>
 8001982:	d823      	bhi.n	80019cc <HAL_CAN_IRQHandler+0x32c>
 8001984:	2b10      	cmp	r3, #16
 8001986:	d002      	beq.n	800198e <HAL_CAN_IRQHandler+0x2ee>
 8001988:	2b20      	cmp	r3, #32
 800198a:	d005      	beq.n	8001998 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800198c:	e01e      	b.n	80019cc <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	2208      	movs	r2, #8
 8001992:	4313      	orrs	r3, r2
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001996:	e01a      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	2210      	movs	r2, #16
 800199c:	4313      	orrs	r3, r2
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019a0:	e015      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	2220      	movs	r2, #32
 80019a6:	4313      	orrs	r3, r2
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019aa:	e010      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 80019ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ae:	2240      	movs	r2, #64	; 0x40
 80019b0:	4313      	orrs	r3, r2
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019b4:	e00b      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 80019b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b8:	2280      	movs	r2, #128	; 0x80
 80019ba:	4313      	orrs	r3, r2
 80019bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019be:	e006      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	2280      	movs	r2, #128	; 0x80
 80019c4:	0052      	lsls	r2, r2, #1
 80019c6:	4313      	orrs	r3, r2
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80019ca:	e000      	b.n	80019ce <HAL_CAN_IRQHandler+0x32e>
            break;
 80019cc:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	699a      	ldr	r2, [r3, #24]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2170      	movs	r1, #112	; 0x70
 80019da:	438a      	bics	r2, r1
 80019dc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2204      	movs	r2, #4
 80019e4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d009      	beq.n	8001a00 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f2:	431a      	orrs	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	0018      	movs	r0, r3
 80019fc:	f7fe fc2e 	bl	800025c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001a00:	46c0      	nop			; (mov r8, r8)
 8001a02:	46bd      	mov	sp, r7
 8001a04:	b00a      	add	sp, #40	; 0x28
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001a10:	46c0      	nop			; (mov r8, r8)
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b002      	add	sp, #8
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001a20:	46c0      	nop			; (mov r8, r8)
 8001a22:	46bd      	mov	sp, r7
 8001a24:	b002      	add	sp, #8
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001a30:	46c0      	nop			; (mov r8, r8)
 8001a32:	46bd      	mov	sp, r7
 8001a34:	b002      	add	sp, #8
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001a40:	46c0      	nop			; (mov r8, r8)
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b002      	add	sp, #8
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b002      	add	sp, #8
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001a60:	46c0      	nop			; (mov r8, r8)
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001a70:	46c0      	nop			; (mov r8, r8)
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b002      	add	sp, #8
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001a80:	46c0      	nop			; (mov r8, r8)
 8001a82:	46bd      	mov	sp, r7
 8001a84:	b002      	add	sp, #8
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001a90:	46c0      	nop			; (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b002      	add	sp, #8
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001aa0:	46c0      	nop			; (mov r8, r8)
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	b002      	add	sp, #8
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ab0:	46c0      	nop			; (mov r8, r8)
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b002      	add	sp, #8
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b002      	add	sp, #8
 8001aca:	bd80      	pop	{r7, pc}

08001acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	0002      	movs	r2, r0
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ad8:	1dfb      	adds	r3, r7, #7
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b7f      	cmp	r3, #127	; 0x7f
 8001ade:	d809      	bhi.n	8001af4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae0:	1dfb      	adds	r3, r7, #7
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	001a      	movs	r2, r3
 8001ae6:	231f      	movs	r3, #31
 8001ae8:	401a      	ands	r2, r3
 8001aea:	4b04      	ldr	r3, [pc, #16]	; (8001afc <__NVIC_EnableIRQ+0x30>)
 8001aec:	2101      	movs	r1, #1
 8001aee:	4091      	lsls	r1, r2
 8001af0:	000a      	movs	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]
  }
}
 8001af4:	46c0      	nop			; (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b002      	add	sp, #8
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	e000e100 	.word	0xe000e100

08001b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b00:	b590      	push	{r4, r7, lr}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	0002      	movs	r2, r0
 8001b08:	6039      	str	r1, [r7, #0]
 8001b0a:	1dfb      	adds	r3, r7, #7
 8001b0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b0e:	1dfb      	adds	r3, r7, #7
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	2b7f      	cmp	r3, #127	; 0x7f
 8001b14:	d828      	bhi.n	8001b68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b16:	4a2f      	ldr	r2, [pc, #188]	; (8001bd4 <__NVIC_SetPriority+0xd4>)
 8001b18:	1dfb      	adds	r3, r7, #7
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	b25b      	sxtb	r3, r3
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	33c0      	adds	r3, #192	; 0xc0
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	589b      	ldr	r3, [r3, r2]
 8001b26:	1dfa      	adds	r2, r7, #7
 8001b28:	7812      	ldrb	r2, [r2, #0]
 8001b2a:	0011      	movs	r1, r2
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	400a      	ands	r2, r1
 8001b30:	00d2      	lsls	r2, r2, #3
 8001b32:	21ff      	movs	r1, #255	; 0xff
 8001b34:	4091      	lsls	r1, r2
 8001b36:	000a      	movs	r2, r1
 8001b38:	43d2      	mvns	r2, r2
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	019b      	lsls	r3, r3, #6
 8001b42:	22ff      	movs	r2, #255	; 0xff
 8001b44:	401a      	ands	r2, r3
 8001b46:	1dfb      	adds	r3, r7, #7
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	4003      	ands	r3, r0
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b54:	481f      	ldr	r0, [pc, #124]	; (8001bd4 <__NVIC_SetPriority+0xd4>)
 8001b56:	1dfb      	adds	r3, r7, #7
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	b25b      	sxtb	r3, r3
 8001b5c:	089b      	lsrs	r3, r3, #2
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	33c0      	adds	r3, #192	; 0xc0
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b66:	e031      	b.n	8001bcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b68:	4a1b      	ldr	r2, [pc, #108]	; (8001bd8 <__NVIC_SetPriority+0xd8>)
 8001b6a:	1dfb      	adds	r3, r7, #7
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	0019      	movs	r1, r3
 8001b70:	230f      	movs	r3, #15
 8001b72:	400b      	ands	r3, r1
 8001b74:	3b08      	subs	r3, #8
 8001b76:	089b      	lsrs	r3, r3, #2
 8001b78:	3306      	adds	r3, #6
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	18d3      	adds	r3, r2, r3
 8001b7e:	3304      	adds	r3, #4
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	1dfa      	adds	r2, r7, #7
 8001b84:	7812      	ldrb	r2, [r2, #0]
 8001b86:	0011      	movs	r1, r2
 8001b88:	2203      	movs	r2, #3
 8001b8a:	400a      	ands	r2, r1
 8001b8c:	00d2      	lsls	r2, r2, #3
 8001b8e:	21ff      	movs	r1, #255	; 0xff
 8001b90:	4091      	lsls	r1, r2
 8001b92:	000a      	movs	r2, r1
 8001b94:	43d2      	mvns	r2, r2
 8001b96:	401a      	ands	r2, r3
 8001b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	019b      	lsls	r3, r3, #6
 8001b9e:	22ff      	movs	r2, #255	; 0xff
 8001ba0:	401a      	ands	r2, r3
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	0018      	movs	r0, r3
 8001ba8:	2303      	movs	r3, #3
 8001baa:	4003      	ands	r3, r0
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001bb0:	4809      	ldr	r0, [pc, #36]	; (8001bd8 <__NVIC_SetPriority+0xd8>)
 8001bb2:	1dfb      	adds	r3, r7, #7
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	001c      	movs	r4, r3
 8001bb8:	230f      	movs	r3, #15
 8001bba:	4023      	ands	r3, r4
 8001bbc:	3b08      	subs	r3, #8
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	3306      	adds	r3, #6
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	18c3      	adds	r3, r0, r3
 8001bc8:	3304      	adds	r3, #4
 8001bca:	601a      	str	r2, [r3, #0]
}
 8001bcc:	46c0      	nop			; (mov r8, r8)
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b003      	add	sp, #12
 8001bd2:	bd90      	pop	{r4, r7, pc}
 8001bd4:	e000e100 	.word	0xe000e100
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	1e5a      	subs	r2, r3, #1
 8001be8:	2380      	movs	r3, #128	; 0x80
 8001bea:	045b      	lsls	r3, r3, #17
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d301      	bcc.n	8001bf4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e010      	b.n	8001c16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <SysTick_Config+0x44>)
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	3a01      	subs	r2, #1
 8001bfa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	425b      	negs	r3, r3
 8001c00:	2103      	movs	r1, #3
 8001c02:	0018      	movs	r0, r3
 8001c04:	f7ff ff7c 	bl	8001b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <SysTick_Config+0x44>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c0e:	4b04      	ldr	r3, [pc, #16]	; (8001c20 <SysTick_Config+0x44>)
 8001c10:	2207      	movs	r2, #7
 8001c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	0018      	movs	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b002      	add	sp, #8
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	e000e010 	.word	0xe000e010

08001c24 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60b9      	str	r1, [r7, #8]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	210f      	movs	r1, #15
 8001c30:	187b      	adds	r3, r7, r1
 8001c32:	1c02      	adds	r2, r0, #0
 8001c34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c36:	68ba      	ldr	r2, [r7, #8]
 8001c38:	187b      	adds	r3, r7, r1
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b25b      	sxtb	r3, r3
 8001c3e:	0011      	movs	r1, r2
 8001c40:	0018      	movs	r0, r3
 8001c42:	f7ff ff5d 	bl	8001b00 <__NVIC_SetPriority>
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b004      	add	sp, #16
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	0002      	movs	r2, r0
 8001c56:	1dfb      	adds	r3, r7, #7
 8001c58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c5a:	1dfb      	adds	r3, r7, #7
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	0018      	movs	r0, r3
 8001c62:	f7ff ff33 	bl	8001acc <__NVIC_EnableIRQ>
}
 8001c66:	46c0      	nop			; (mov r8, r8)
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	b002      	add	sp, #8
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b082      	sub	sp, #8
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f7ff ffaf 	bl	8001bdc <SysTick_Config>
 8001c7e:	0003      	movs	r3, r0
}
 8001c80:	0018      	movs	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b002      	add	sp, #8
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c92:	2300      	movs	r3, #0
 8001c94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c96:	e149      	b.n	8001f2c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	4091      	lsls	r1, r2
 8001ca2:	000a      	movs	r2, r1
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d100      	bne.n	8001cb0 <HAL_GPIO_Init+0x28>
 8001cae:	e13a      	b.n	8001f26 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d00b      	beq.n	8001cd0 <HAL_GPIO_Init+0x48>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cc4:	2b11      	cmp	r3, #17
 8001cc6:	d003      	beq.n	8001cd0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b12      	cmp	r3, #18
 8001cce:	d130      	bne.n	8001d32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	2203      	movs	r2, #3
 8001cdc:	409a      	lsls	r2, r3
 8001cde:	0013      	movs	r3, r2
 8001ce0:	43da      	mvns	r2, r3
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	409a      	lsls	r2, r3
 8001cf2:	0013      	movs	r3, r2
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d06:	2201      	movs	r2, #1
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	0013      	movs	r3, r2
 8001d0e:	43da      	mvns	r2, r3
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	4013      	ands	r3, r2
 8001d14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	091b      	lsrs	r3, r3, #4
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	401a      	ands	r2, r3
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	409a      	lsls	r2, r3
 8001d24:	0013      	movs	r3, r2
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	409a      	lsls	r2, r3
 8001d40:	0013      	movs	r3, r2
 8001d42:	43da      	mvns	r2, r3
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	409a      	lsls	r2, r3
 8001d54:	0013      	movs	r3, r2
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d003      	beq.n	8001d72 <HAL_GPIO_Init+0xea>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b12      	cmp	r3, #18
 8001d70:	d123      	bne.n	8001dba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	08da      	lsrs	r2, r3, #3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3208      	adds	r2, #8
 8001d7a:	0092      	lsls	r2, r2, #2
 8001d7c:	58d3      	ldr	r3, [r2, r3]
 8001d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	2207      	movs	r2, #7
 8001d84:	4013      	ands	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	220f      	movs	r2, #15
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	0013      	movs	r3, r2
 8001d8e:	43da      	mvns	r2, r3
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	691a      	ldr	r2, [r3, #16]
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	2107      	movs	r1, #7
 8001d9e:	400b      	ands	r3, r1
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	409a      	lsls	r2, r3
 8001da4:	0013      	movs	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	08da      	lsrs	r2, r3, #3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3208      	adds	r2, #8
 8001db4:	0092      	lsls	r2, r2, #2
 8001db6:	6939      	ldr	r1, [r7, #16]
 8001db8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	2203      	movs	r2, #3
 8001dc6:	409a      	lsls	r2, r3
 8001dc8:	0013      	movs	r3, r2
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	401a      	ands	r2, r3
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	409a      	lsls	r2, r3
 8001de0:	0013      	movs	r3, r2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	055b      	lsls	r3, r3, #21
 8001df6:	4013      	ands	r3, r2
 8001df8:	d100      	bne.n	8001dfc <HAL_GPIO_Init+0x174>
 8001dfa:	e094      	b.n	8001f26 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfc:	4b51      	ldr	r3, [pc, #324]	; (8001f44 <HAL_GPIO_Init+0x2bc>)
 8001dfe:	699a      	ldr	r2, [r3, #24]
 8001e00:	4b50      	ldr	r3, [pc, #320]	; (8001f44 <HAL_GPIO_Init+0x2bc>)
 8001e02:	2101      	movs	r1, #1
 8001e04:	430a      	orrs	r2, r1
 8001e06:	619a      	str	r2, [r3, #24]
 8001e08:	4b4e      	ldr	r3, [pc, #312]	; (8001f44 <HAL_GPIO_Init+0x2bc>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4013      	ands	r3, r2
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e14:	4a4c      	ldr	r2, [pc, #304]	; (8001f48 <HAL_GPIO_Init+0x2c0>)
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	589b      	ldr	r3, [r3, r2]
 8001e20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2203      	movs	r2, #3
 8001e26:	4013      	ands	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	220f      	movs	r2, #15
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	0013      	movs	r3, r2
 8001e30:	43da      	mvns	r2, r3
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	2390      	movs	r3, #144	; 0x90
 8001e3c:	05db      	lsls	r3, r3, #23
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d00d      	beq.n	8001e5e <HAL_GPIO_Init+0x1d6>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a41      	ldr	r2, [pc, #260]	; (8001f4c <HAL_GPIO_Init+0x2c4>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d007      	beq.n	8001e5a <HAL_GPIO_Init+0x1d2>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a40      	ldr	r2, [pc, #256]	; (8001f50 <HAL_GPIO_Init+0x2c8>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d101      	bne.n	8001e56 <HAL_GPIO_Init+0x1ce>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e004      	b.n	8001e60 <HAL_GPIO_Init+0x1d8>
 8001e56:	2305      	movs	r3, #5
 8001e58:	e002      	b.n	8001e60 <HAL_GPIO_Init+0x1d8>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <HAL_GPIO_Init+0x1d8>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	2103      	movs	r1, #3
 8001e64:	400a      	ands	r2, r1
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	4093      	lsls	r3, r2
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e70:	4935      	ldr	r1, [pc, #212]	; (8001f48 <HAL_GPIO_Init+0x2c0>)
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	089b      	lsrs	r3, r3, #2
 8001e76:	3302      	adds	r3, #2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e7e:	4b35      	ldr	r3, [pc, #212]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	43da      	mvns	r2, r3
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	025b      	lsls	r3, r3, #9
 8001e96:	4013      	ands	r3, r2
 8001e98:	d003      	beq.n	8001ea2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ea2:	4b2c      	ldr	r3, [pc, #176]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001ea8:	4b2a      	ldr	r3, [pc, #168]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	43da      	mvns	r2, r3
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	029b      	lsls	r3, r3, #10
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d003      	beq.n	8001ecc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ecc:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ed2:	4b20      	ldr	r3, [pc, #128]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	43da      	mvns	r2, r3
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685a      	ldr	r2, [r3, #4]
 8001ee6:	2380      	movs	r3, #128	; 0x80
 8001ee8:	035b      	lsls	r3, r3, #13
 8001eea:	4013      	ands	r3, r2
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ef6:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001efc:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43da      	mvns	r2, r3
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	2380      	movs	r3, #128	; 0x80
 8001f12:	039b      	lsls	r3, r3, #14
 8001f14:	4013      	ands	r3, r2
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <HAL_GPIO_Init+0x2cc>)
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	40da      	lsrs	r2, r3
 8001f34:	1e13      	subs	r3, r2, #0
 8001f36:	d000      	beq.n	8001f3a <HAL_GPIO_Init+0x2b2>
 8001f38:	e6ae      	b.n	8001c98 <HAL_GPIO_Init+0x10>
  } 
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46c0      	nop			; (mov r8, r8)
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	b006      	add	sp, #24
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40010000 	.word	0x40010000
 8001f4c:	48000400 	.word	0x48000400
 8001f50:	48000800 	.word	0x48000800
 8001f54:	40010400 	.word	0x40010400

08001f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	0008      	movs	r0, r1
 8001f62:	0011      	movs	r1, r2
 8001f64:	1cbb      	adds	r3, r7, #2
 8001f66:	1c02      	adds	r2, r0, #0
 8001f68:	801a      	strh	r2, [r3, #0]
 8001f6a:	1c7b      	adds	r3, r7, #1
 8001f6c:	1c0a      	adds	r2, r1, #0
 8001f6e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f70:	1c7b      	adds	r3, r7, #1
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d004      	beq.n	8001f82 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f78:	1cbb      	adds	r3, r7, #2
 8001f7a:	881a      	ldrh	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f80:	e003      	b.n	8001f8a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f82:	1cbb      	adds	r3, r7, #2
 8001f84:	881a      	ldrh	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f8a:	46c0      	nop			; (mov r8, r8)
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	b002      	add	sp, #8
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b084      	sub	sp, #16
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
 8001f9a:	000a      	movs	r2, r1
 8001f9c:	1cbb      	adds	r3, r7, #2
 8001f9e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	695b      	ldr	r3, [r3, #20]
 8001fa4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fa6:	1cbb      	adds	r3, r7, #2
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	4013      	ands	r3, r2
 8001fae:	041a      	lsls	r2, r3, #16
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	1cb9      	adds	r1, r7, #2
 8001fb6:	8809      	ldrh	r1, [r1, #0]
 8001fb8:	400b      	ands	r3, r1
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	619a      	str	r2, [r3, #24]
}
 8001fc0:	46c0      	nop			; (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b004      	add	sp, #16
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d102      	bne.n	8001fdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	f000 fb76 	bl	80026c8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d100      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x20>
 8001fe6:	e08e      	b.n	8002106 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fe8:	4bc5      	ldr	r3, [pc, #788]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	220c      	movs	r2, #12
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	d00e      	beq.n	8002012 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ff4:	4bc2      	ldr	r3, [pc, #776]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	220c      	movs	r2, #12
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b08      	cmp	r3, #8
 8001ffe:	d117      	bne.n	8002030 <HAL_RCC_OscConfig+0x68>
 8002000:	4bbf      	ldr	r3, [pc, #764]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002002:	685a      	ldr	r2, [r3, #4]
 8002004:	23c0      	movs	r3, #192	; 0xc0
 8002006:	025b      	lsls	r3, r3, #9
 8002008:	401a      	ands	r2, r3
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	025b      	lsls	r3, r3, #9
 800200e:	429a      	cmp	r2, r3
 8002010:	d10e      	bne.n	8002030 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002012:	4bbb      	ldr	r3, [pc, #748]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	2380      	movs	r3, #128	; 0x80
 8002018:	029b      	lsls	r3, r3, #10
 800201a:	4013      	ands	r3, r2
 800201c:	d100      	bne.n	8002020 <HAL_RCC_OscConfig+0x58>
 800201e:	e071      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d000      	beq.n	800202a <HAL_RCC_OscConfig+0x62>
 8002028:	e06c      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	f000 fb4c 	bl	80026c8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d107      	bne.n	8002048 <HAL_RCC_OscConfig+0x80>
 8002038:	4bb1      	ldr	r3, [pc, #708]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	4bb0      	ldr	r3, [pc, #704]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800203e:	2180      	movs	r1, #128	; 0x80
 8002040:	0249      	lsls	r1, r1, #9
 8002042:	430a      	orrs	r2, r1
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	e02f      	b.n	80020a8 <HAL_RCC_OscConfig+0xe0>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10c      	bne.n	800206a <HAL_RCC_OscConfig+0xa2>
 8002050:	4bab      	ldr	r3, [pc, #684]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4baa      	ldr	r3, [pc, #680]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002056:	49ab      	ldr	r1, [pc, #684]	; (8002304 <HAL_RCC_OscConfig+0x33c>)
 8002058:	400a      	ands	r2, r1
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	4ba8      	ldr	r3, [pc, #672]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4ba7      	ldr	r3, [pc, #668]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002062:	49a9      	ldr	r1, [pc, #676]	; (8002308 <HAL_RCC_OscConfig+0x340>)
 8002064:	400a      	ands	r2, r1
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	e01e      	b.n	80020a8 <HAL_RCC_OscConfig+0xe0>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b05      	cmp	r3, #5
 8002070:	d10e      	bne.n	8002090 <HAL_RCC_OscConfig+0xc8>
 8002072:	4ba3      	ldr	r3, [pc, #652]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4ba2      	ldr	r3, [pc, #648]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002078:	2180      	movs	r1, #128	; 0x80
 800207a:	02c9      	lsls	r1, r1, #11
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	4b9f      	ldr	r3, [pc, #636]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	4b9e      	ldr	r3, [pc, #632]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002086:	2180      	movs	r1, #128	; 0x80
 8002088:	0249      	lsls	r1, r1, #9
 800208a:	430a      	orrs	r2, r1
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e00b      	b.n	80020a8 <HAL_RCC_OscConfig+0xe0>
 8002090:	4b9b      	ldr	r3, [pc, #620]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b9a      	ldr	r3, [pc, #616]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002096:	499b      	ldr	r1, [pc, #620]	; (8002304 <HAL_RCC_OscConfig+0x33c>)
 8002098:	400a      	ands	r2, r1
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	4b98      	ldr	r3, [pc, #608]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b97      	ldr	r3, [pc, #604]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80020a2:	4999      	ldr	r1, [pc, #612]	; (8002308 <HAL_RCC_OscConfig+0x340>)
 80020a4:	400a      	ands	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d014      	beq.n	80020da <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b0:	f7fe fcc6 	bl	8000a40 <HAL_GetTick>
 80020b4:	0003      	movs	r3, r0
 80020b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b8:	e008      	b.n	80020cc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020ba:	f7fe fcc1 	bl	8000a40 <HAL_GetTick>
 80020be:	0002      	movs	r2, r0
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b64      	cmp	r3, #100	; 0x64
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e2fd      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020cc:	4b8c      	ldr	r3, [pc, #560]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	2380      	movs	r3, #128	; 0x80
 80020d2:	029b      	lsls	r3, r3, #10
 80020d4:	4013      	ands	r3, r2
 80020d6:	d0f0      	beq.n	80020ba <HAL_RCC_OscConfig+0xf2>
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7fe fcb1 	bl	8000a40 <HAL_GetTick>
 80020de:	0003      	movs	r3, r0
 80020e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020e4:	f7fe fcac 	bl	8000a40 <HAL_GetTick>
 80020e8:	0002      	movs	r2, r0
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b64      	cmp	r3, #100	; 0x64
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e2e8      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020f6:	4b82      	ldr	r3, [pc, #520]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	2380      	movs	r3, #128	; 0x80
 80020fc:	029b      	lsls	r3, r3, #10
 80020fe:	4013      	ands	r3, r2
 8002100:	d1f0      	bne.n	80020e4 <HAL_RCC_OscConfig+0x11c>
 8002102:	e000      	b.n	8002106 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002104:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2202      	movs	r2, #2
 800210c:	4013      	ands	r3, r2
 800210e:	d100      	bne.n	8002112 <HAL_RCC_OscConfig+0x14a>
 8002110:	e06c      	b.n	80021ec <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002112:	4b7b      	ldr	r3, [pc, #492]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	220c      	movs	r2, #12
 8002118:	4013      	ands	r3, r2
 800211a:	d00e      	beq.n	800213a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800211c:	4b78      	ldr	r3, [pc, #480]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	220c      	movs	r2, #12
 8002122:	4013      	ands	r3, r2
 8002124:	2b08      	cmp	r3, #8
 8002126:	d11f      	bne.n	8002168 <HAL_RCC_OscConfig+0x1a0>
 8002128:	4b75      	ldr	r3, [pc, #468]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	23c0      	movs	r3, #192	; 0xc0
 800212e:	025b      	lsls	r3, r3, #9
 8002130:	401a      	ands	r2, r3
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	021b      	lsls	r3, r3, #8
 8002136:	429a      	cmp	r2, r3
 8002138:	d116      	bne.n	8002168 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	4b71      	ldr	r3, [pc, #452]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2202      	movs	r2, #2
 8002140:	4013      	ands	r3, r2
 8002142:	d005      	beq.n	8002150 <HAL_RCC_OscConfig+0x188>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d001      	beq.n	8002150 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e2bb      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002150:	4b6b      	ldr	r3, [pc, #428]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	22f8      	movs	r2, #248	; 0xf8
 8002156:	4393      	bics	r3, r2
 8002158:	0019      	movs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	00da      	lsls	r2, r3, #3
 8002160:	4b67      	ldr	r3, [pc, #412]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002166:	e041      	b.n	80021ec <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d024      	beq.n	80021ba <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002170:	4b63      	ldr	r3, [pc, #396]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b62      	ldr	r3, [pc, #392]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002176:	2101      	movs	r1, #1
 8002178:	430a      	orrs	r2, r1
 800217a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217c:	f7fe fc60 	bl	8000a40 <HAL_GetTick>
 8002180:	0003      	movs	r3, r0
 8002182:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002186:	f7fe fc5b 	bl	8000a40 <HAL_GetTick>
 800218a:	0002      	movs	r2, r0
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e297      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002198:	4b59      	ldr	r3, [pc, #356]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2202      	movs	r2, #2
 800219e:	4013      	ands	r3, r2
 80021a0:	d0f1      	beq.n	8002186 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a2:	4b57      	ldr	r3, [pc, #348]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	22f8      	movs	r2, #248	; 0xf8
 80021a8:	4393      	bics	r3, r2
 80021aa:	0019      	movs	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	00da      	lsls	r2, r3, #3
 80021b2:	4b53      	ldr	r3, [pc, #332]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80021b4:	430a      	orrs	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	e018      	b.n	80021ec <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ba:	4b51      	ldr	r3, [pc, #324]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	4b50      	ldr	r3, [pc, #320]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80021c0:	2101      	movs	r1, #1
 80021c2:	438a      	bics	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c6:	f7fe fc3b 	bl	8000a40 <HAL_GetTick>
 80021ca:	0003      	movs	r3, r0
 80021cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021d0:	f7fe fc36 	bl	8000a40 <HAL_GetTick>
 80021d4:	0002      	movs	r2, r0
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e272      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e2:	4b47      	ldr	r3, [pc, #284]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2202      	movs	r2, #2
 80021e8:	4013      	ands	r3, r2
 80021ea:	d1f1      	bne.n	80021d0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2208      	movs	r2, #8
 80021f2:	4013      	ands	r3, r2
 80021f4:	d036      	beq.n	8002264 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d019      	beq.n	8002232 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021fe:	4b40      	ldr	r3, [pc, #256]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002202:	4b3f      	ldr	r3, [pc, #252]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002204:	2101      	movs	r1, #1
 8002206:	430a      	orrs	r2, r1
 8002208:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220a:	f7fe fc19 	bl	8000a40 <HAL_GetTick>
 800220e:	0003      	movs	r3, r0
 8002210:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002214:	f7fe fc14 	bl	8000a40 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e250      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002226:	4b36      	ldr	r3, [pc, #216]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	2202      	movs	r2, #2
 800222c:	4013      	ands	r3, r2
 800222e:	d0f1      	beq.n	8002214 <HAL_RCC_OscConfig+0x24c>
 8002230:	e018      	b.n	8002264 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002232:	4b33      	ldr	r3, [pc, #204]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002234:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002236:	4b32      	ldr	r3, [pc, #200]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002238:	2101      	movs	r1, #1
 800223a:	438a      	bics	r2, r1
 800223c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7fe fbff 	bl	8000a40 <HAL_GetTick>
 8002242:	0003      	movs	r3, r0
 8002244:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002248:	f7fe fbfa 	bl	8000a40 <HAL_GetTick>
 800224c:	0002      	movs	r2, r0
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e236      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800225a:	4b29      	ldr	r3, [pc, #164]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	2202      	movs	r2, #2
 8002260:	4013      	ands	r3, r2
 8002262:	d1f1      	bne.n	8002248 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2204      	movs	r2, #4
 800226a:	4013      	ands	r3, r2
 800226c:	d100      	bne.n	8002270 <HAL_RCC_OscConfig+0x2a8>
 800226e:	e0b5      	b.n	80023dc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002270:	201f      	movs	r0, #31
 8002272:	183b      	adds	r3, r7, r0
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002278:	4b21      	ldr	r3, [pc, #132]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	2380      	movs	r3, #128	; 0x80
 800227e:	055b      	lsls	r3, r3, #21
 8002280:	4013      	ands	r3, r2
 8002282:	d110      	bne.n	80022a6 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002284:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002286:	69da      	ldr	r2, [r3, #28]
 8002288:	4b1d      	ldr	r3, [pc, #116]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 800228a:	2180      	movs	r1, #128	; 0x80
 800228c:	0549      	lsls	r1, r1, #21
 800228e:	430a      	orrs	r2, r1
 8002290:	61da      	str	r2, [r3, #28]
 8002292:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 8002294:	69da      	ldr	r2, [r3, #28]
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	055b      	lsls	r3, r3, #21
 800229a:	4013      	ands	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80022a0:	183b      	adds	r3, r7, r0
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022a6:	4b19      	ldr	r3, [pc, #100]	; (800230c <HAL_RCC_OscConfig+0x344>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4013      	ands	r3, r2
 80022b0:	d11a      	bne.n	80022e8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b2:	4b16      	ldr	r3, [pc, #88]	; (800230c <HAL_RCC_OscConfig+0x344>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	4b15      	ldr	r3, [pc, #84]	; (800230c <HAL_RCC_OscConfig+0x344>)
 80022b8:	2180      	movs	r1, #128	; 0x80
 80022ba:	0049      	lsls	r1, r1, #1
 80022bc:	430a      	orrs	r2, r1
 80022be:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c0:	f7fe fbbe 	bl	8000a40 <HAL_GetTick>
 80022c4:	0003      	movs	r3, r0
 80022c6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7fe fbb9 	bl	8000a40 <HAL_GetTick>
 80022ce:	0002      	movs	r2, r0
 80022d0:	69bb      	ldr	r3, [r7, #24]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b64      	cmp	r3, #100	; 0x64
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e1f5      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_RCC_OscConfig+0x344>)
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	4013      	ands	r3, r2
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d10f      	bne.n	8002310 <HAL_RCC_OscConfig+0x348>
 80022f0:	4b03      	ldr	r3, [pc, #12]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80022f2:	6a1a      	ldr	r2, [r3, #32]
 80022f4:	4b02      	ldr	r3, [pc, #8]	; (8002300 <HAL_RCC_OscConfig+0x338>)
 80022f6:	2101      	movs	r1, #1
 80022f8:	430a      	orrs	r2, r1
 80022fa:	621a      	str	r2, [r3, #32]
 80022fc:	e036      	b.n	800236c <HAL_RCC_OscConfig+0x3a4>
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	40021000 	.word	0x40021000
 8002304:	fffeffff 	.word	0xfffeffff
 8002308:	fffbffff 	.word	0xfffbffff
 800230c:	40007000 	.word	0x40007000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10c      	bne.n	8002332 <HAL_RCC_OscConfig+0x36a>
 8002318:	4bca      	ldr	r3, [pc, #808]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800231a:	6a1a      	ldr	r2, [r3, #32]
 800231c:	4bc9      	ldr	r3, [pc, #804]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800231e:	2101      	movs	r1, #1
 8002320:	438a      	bics	r2, r1
 8002322:	621a      	str	r2, [r3, #32]
 8002324:	4bc7      	ldr	r3, [pc, #796]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002326:	6a1a      	ldr	r2, [r3, #32]
 8002328:	4bc6      	ldr	r3, [pc, #792]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800232a:	2104      	movs	r1, #4
 800232c:	438a      	bics	r2, r1
 800232e:	621a      	str	r2, [r3, #32]
 8002330:	e01c      	b.n	800236c <HAL_RCC_OscConfig+0x3a4>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	2b05      	cmp	r3, #5
 8002338:	d10c      	bne.n	8002354 <HAL_RCC_OscConfig+0x38c>
 800233a:	4bc2      	ldr	r3, [pc, #776]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800233c:	6a1a      	ldr	r2, [r3, #32]
 800233e:	4bc1      	ldr	r3, [pc, #772]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002340:	2104      	movs	r1, #4
 8002342:	430a      	orrs	r2, r1
 8002344:	621a      	str	r2, [r3, #32]
 8002346:	4bbf      	ldr	r3, [pc, #764]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002348:	6a1a      	ldr	r2, [r3, #32]
 800234a:	4bbe      	ldr	r3, [pc, #760]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800234c:	2101      	movs	r1, #1
 800234e:	430a      	orrs	r2, r1
 8002350:	621a      	str	r2, [r3, #32]
 8002352:	e00b      	b.n	800236c <HAL_RCC_OscConfig+0x3a4>
 8002354:	4bbb      	ldr	r3, [pc, #748]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002356:	6a1a      	ldr	r2, [r3, #32]
 8002358:	4bba      	ldr	r3, [pc, #744]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800235a:	2101      	movs	r1, #1
 800235c:	438a      	bics	r2, r1
 800235e:	621a      	str	r2, [r3, #32]
 8002360:	4bb8      	ldr	r3, [pc, #736]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002362:	6a1a      	ldr	r2, [r3, #32]
 8002364:	4bb7      	ldr	r3, [pc, #732]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002366:	2104      	movs	r1, #4
 8002368:	438a      	bics	r2, r1
 800236a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d014      	beq.n	800239e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002374:	f7fe fb64 	bl	8000a40 <HAL_GetTick>
 8002378:	0003      	movs	r3, r0
 800237a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800237c:	e009      	b.n	8002392 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800237e:	f7fe fb5f 	bl	8000a40 <HAL_GetTick>
 8002382:	0002      	movs	r2, r0
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	4aaf      	ldr	r2, [pc, #700]	; (8002648 <HAL_RCC_OscConfig+0x680>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e19a      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002392:	4bac      	ldr	r3, [pc, #688]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	2202      	movs	r2, #2
 8002398:	4013      	ands	r3, r2
 800239a:	d0f0      	beq.n	800237e <HAL_RCC_OscConfig+0x3b6>
 800239c:	e013      	b.n	80023c6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239e:	f7fe fb4f 	bl	8000a40 <HAL_GetTick>
 80023a2:	0003      	movs	r3, r0
 80023a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a6:	e009      	b.n	80023bc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a8:	f7fe fb4a 	bl	8000a40 <HAL_GetTick>
 80023ac:	0002      	movs	r2, r0
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	4aa5      	ldr	r2, [pc, #660]	; (8002648 <HAL_RCC_OscConfig+0x680>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e185      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023bc:	4ba1      	ldr	r3, [pc, #644]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	2202      	movs	r2, #2
 80023c2:	4013      	ands	r3, r2
 80023c4:	d1f0      	bne.n	80023a8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023c6:	231f      	movs	r3, #31
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d105      	bne.n	80023dc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d0:	4b9c      	ldr	r3, [pc, #624]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023d2:	69da      	ldr	r2, [r3, #28]
 80023d4:	4b9b      	ldr	r3, [pc, #620]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023d6:	499d      	ldr	r1, [pc, #628]	; (800264c <HAL_RCC_OscConfig+0x684>)
 80023d8:	400a      	ands	r2, r1
 80023da:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2210      	movs	r2, #16
 80023e2:	4013      	ands	r3, r2
 80023e4:	d063      	beq.n	80024ae <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d12a      	bne.n	8002444 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80023ee:	4b95      	ldr	r3, [pc, #596]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023f2:	4b94      	ldr	r3, [pc, #592]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023f4:	2104      	movs	r1, #4
 80023f6:	430a      	orrs	r2, r1
 80023f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80023fa:	4b92      	ldr	r3, [pc, #584]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80023fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023fe:	4b91      	ldr	r3, [pc, #580]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002400:	2101      	movs	r1, #1
 8002402:	430a      	orrs	r2, r1
 8002404:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002406:	f7fe fb1b 	bl	8000a40 <HAL_GetTick>
 800240a:	0003      	movs	r3, r0
 800240c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002410:	f7fe fb16 	bl	8000a40 <HAL_GetTick>
 8002414:	0002      	movs	r2, r0
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e152      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002422:	4b88      	ldr	r3, [pc, #544]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002426:	2202      	movs	r2, #2
 8002428:	4013      	ands	r3, r2
 800242a:	d0f1      	beq.n	8002410 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800242c:	4b85      	ldr	r3, [pc, #532]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800242e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002430:	22f8      	movs	r2, #248	; 0xf8
 8002432:	4393      	bics	r3, r2
 8002434:	0019      	movs	r1, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	00da      	lsls	r2, r3, #3
 800243c:	4b81      	ldr	r3, [pc, #516]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800243e:	430a      	orrs	r2, r1
 8002440:	635a      	str	r2, [r3, #52]	; 0x34
 8002442:	e034      	b.n	80024ae <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	3305      	adds	r3, #5
 800244a:	d111      	bne.n	8002470 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800244c:	4b7d      	ldr	r3, [pc, #500]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800244e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002450:	4b7c      	ldr	r3, [pc, #496]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002452:	2104      	movs	r1, #4
 8002454:	438a      	bics	r2, r1
 8002456:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002458:	4b7a      	ldr	r3, [pc, #488]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800245a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800245c:	22f8      	movs	r2, #248	; 0xf8
 800245e:	4393      	bics	r3, r2
 8002460:	0019      	movs	r1, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	00da      	lsls	r2, r3, #3
 8002468:	4b76      	ldr	r3, [pc, #472]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800246a:	430a      	orrs	r2, r1
 800246c:	635a      	str	r2, [r3, #52]	; 0x34
 800246e:	e01e      	b.n	80024ae <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002470:	4b74      	ldr	r3, [pc, #464]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002472:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002474:	4b73      	ldr	r3, [pc, #460]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002476:	2104      	movs	r1, #4
 8002478:	430a      	orrs	r2, r1
 800247a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800247c:	4b71      	ldr	r3, [pc, #452]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800247e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002480:	4b70      	ldr	r3, [pc, #448]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002482:	2101      	movs	r1, #1
 8002484:	438a      	bics	r2, r1
 8002486:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002488:	f7fe fada 	bl	8000a40 <HAL_GetTick>
 800248c:	0003      	movs	r3, r0
 800248e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002492:	f7fe fad5 	bl	8000a40 <HAL_GetTick>
 8002496:	0002      	movs	r2, r0
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e111      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80024a4:	4b67      	ldr	r3, [pc, #412]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80024a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024a8:	2202      	movs	r2, #2
 80024aa:	4013      	ands	r3, r2
 80024ac:	d1f1      	bne.n	8002492 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2220      	movs	r2, #32
 80024b4:	4013      	ands	r3, r2
 80024b6:	d05c      	beq.n	8002572 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80024b8:	4b62      	ldr	r3, [pc, #392]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	220c      	movs	r2, #12
 80024be:	4013      	ands	r3, r2
 80024c0:	2b0c      	cmp	r3, #12
 80024c2:	d00e      	beq.n	80024e2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80024c4:	4b5f      	ldr	r3, [pc, #380]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	220c      	movs	r2, #12
 80024ca:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d114      	bne.n	80024fa <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80024d0:	4b5c      	ldr	r3, [pc, #368]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80024d2:	685a      	ldr	r2, [r3, #4]
 80024d4:	23c0      	movs	r3, #192	; 0xc0
 80024d6:	025b      	lsls	r3, r3, #9
 80024d8:	401a      	ands	r2, r3
 80024da:	23c0      	movs	r3, #192	; 0xc0
 80024dc:	025b      	lsls	r3, r3, #9
 80024de:	429a      	cmp	r2, r3
 80024e0:	d10b      	bne.n	80024fa <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80024e2:	4b58      	ldr	r3, [pc, #352]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80024e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024e6:	2380      	movs	r3, #128	; 0x80
 80024e8:	025b      	lsls	r3, r3, #9
 80024ea:	4013      	ands	r3, r2
 80024ec:	d040      	beq.n	8002570 <HAL_RCC_OscConfig+0x5a8>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d03c      	beq.n	8002570 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e0e6      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d01b      	beq.n	800253a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002502:	4b50      	ldr	r3, [pc, #320]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002506:	4b4f      	ldr	r3, [pc, #316]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002508:	2180      	movs	r1, #128	; 0x80
 800250a:	0249      	lsls	r1, r1, #9
 800250c:	430a      	orrs	r2, r1
 800250e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002510:	f7fe fa96 	bl	8000a40 <HAL_GetTick>
 8002514:	0003      	movs	r3, r0
 8002516:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800251a:	f7fe fa91 	bl	8000a40 <HAL_GetTick>
 800251e:	0002      	movs	r2, r0
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e0cd      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800252c:	4b45      	ldr	r3, [pc, #276]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800252e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002530:	2380      	movs	r3, #128	; 0x80
 8002532:	025b      	lsls	r3, r3, #9
 8002534:	4013      	ands	r3, r2
 8002536:	d0f0      	beq.n	800251a <HAL_RCC_OscConfig+0x552>
 8002538:	e01b      	b.n	8002572 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800253a:	4b42      	ldr	r3, [pc, #264]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800253c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800253e:	4b41      	ldr	r3, [pc, #260]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002540:	4943      	ldr	r1, [pc, #268]	; (8002650 <HAL_RCC_OscConfig+0x688>)
 8002542:	400a      	ands	r2, r1
 8002544:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002546:	f7fe fa7b 	bl	8000a40 <HAL_GetTick>
 800254a:	0003      	movs	r3, r0
 800254c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002550:	f7fe fa76 	bl	8000a40 <HAL_GetTick>
 8002554:	0002      	movs	r2, r0
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e0b2      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002562:	4b38      	ldr	r3, [pc, #224]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002564:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	025b      	lsls	r3, r3, #9
 800256a:	4013      	ands	r3, r2
 800256c:	d1f0      	bne.n	8002550 <HAL_RCC_OscConfig+0x588>
 800256e:	e000      	b.n	8002572 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002570:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002576:	2b00      	cmp	r3, #0
 8002578:	d100      	bne.n	800257c <HAL_RCC_OscConfig+0x5b4>
 800257a:	e0a4      	b.n	80026c6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800257c:	4b31      	ldr	r3, [pc, #196]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	220c      	movs	r2, #12
 8002582:	4013      	ands	r3, r2
 8002584:	2b08      	cmp	r3, #8
 8002586:	d100      	bne.n	800258a <HAL_RCC_OscConfig+0x5c2>
 8002588:	e078      	b.n	800267c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	2b02      	cmp	r3, #2
 8002590:	d14c      	bne.n	800262c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002592:	4b2c      	ldr	r3, [pc, #176]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	4b2b      	ldr	r3, [pc, #172]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002598:	492e      	ldr	r1, [pc, #184]	; (8002654 <HAL_RCC_OscConfig+0x68c>)
 800259a:	400a      	ands	r2, r1
 800259c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259e:	f7fe fa4f 	bl	8000a40 <HAL_GetTick>
 80025a2:	0003      	movs	r3, r0
 80025a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a8:	f7fe fa4a 	bl	8000a40 <HAL_GetTick>
 80025ac:	0002      	movs	r2, r0
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e086      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ba:	4b22      	ldr	r3, [pc, #136]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	049b      	lsls	r3, r3, #18
 80025c2:	4013      	ands	r3, r2
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025c6:	4b1f      	ldr	r3, [pc, #124]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ca:	220f      	movs	r2, #15
 80025cc:	4393      	bics	r3, r2
 80025ce:	0019      	movs	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025d6:	430a      	orrs	r2, r1
 80025d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80025da:	4b1a      	ldr	r3, [pc, #104]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	4a1e      	ldr	r2, [pc, #120]	; (8002658 <HAL_RCC_OscConfig+0x690>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	0019      	movs	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	431a      	orrs	r2, r3
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025f0:	430a      	orrs	r2, r1
 80025f2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4b12      	ldr	r3, [pc, #72]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 80025fa:	2180      	movs	r1, #128	; 0x80
 80025fc:	0449      	lsls	r1, r1, #17
 80025fe:	430a      	orrs	r2, r1
 8002600:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002602:	f7fe fa1d 	bl	8000a40 <HAL_GetTick>
 8002606:	0003      	movs	r3, r0
 8002608:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fa18 	bl	8000a40 <HAL_GetTick>
 8002610:	0002      	movs	r2, r0
 8002612:	69bb      	ldr	r3, [r7, #24]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e054      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800261e:	4b09      	ldr	r3, [pc, #36]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	2380      	movs	r3, #128	; 0x80
 8002624:	049b      	lsls	r3, r3, #18
 8002626:	4013      	ands	r3, r2
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x644>
 800262a:	e04c      	b.n	80026c6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <HAL_RCC_OscConfig+0x67c>)
 8002632:	4908      	ldr	r1, [pc, #32]	; (8002654 <HAL_RCC_OscConfig+0x68c>)
 8002634:	400a      	ands	r2, r1
 8002636:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7fe fa02 	bl	8000a40 <HAL_GetTick>
 800263c:	0003      	movs	r3, r0
 800263e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002640:	e015      	b.n	800266e <HAL_RCC_OscConfig+0x6a6>
 8002642:	46c0      	nop			; (mov r8, r8)
 8002644:	40021000 	.word	0x40021000
 8002648:	00001388 	.word	0x00001388
 800264c:	efffffff 	.word	0xefffffff
 8002650:	fffeffff 	.word	0xfffeffff
 8002654:	feffffff 	.word	0xfeffffff
 8002658:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800265c:	f7fe f9f0 	bl	8000a40 <HAL_GetTick>
 8002660:	0002      	movs	r2, r0
 8002662:	69bb      	ldr	r3, [r7, #24]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e02c      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800266e:	4b18      	ldr	r3, [pc, #96]	; (80026d0 <HAL_RCC_OscConfig+0x708>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	049b      	lsls	r3, r3, #18
 8002676:	4013      	ands	r3, r2
 8002678:	d1f0      	bne.n	800265c <HAL_RCC_OscConfig+0x694>
 800267a:	e024      	b.n	80026c6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e01f      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002688:	4b11      	ldr	r3, [pc, #68]	; (80026d0 <HAL_RCC_OscConfig+0x708>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800268e:	4b10      	ldr	r3, [pc, #64]	; (80026d0 <HAL_RCC_OscConfig+0x708>)
 8002690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002692:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	23c0      	movs	r3, #192	; 0xc0
 8002698:	025b      	lsls	r3, r3, #9
 800269a:	401a      	ands	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d10e      	bne.n	80026c2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	220f      	movs	r2, #15
 80026a8:	401a      	ands	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d107      	bne.n	80026c2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80026b2:	697a      	ldr	r2, [r7, #20]
 80026b4:	23f0      	movs	r3, #240	; 0xf0
 80026b6:	039b      	lsls	r3, r3, #14
 80026b8:	401a      	ands	r2, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026be:	429a      	cmp	r2, r3
 80026c0:	d001      	beq.n	80026c6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b008      	add	sp, #32
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000

080026d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e0bf      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026e8:	4b61      	ldr	r3, [pc, #388]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2201      	movs	r2, #1
 80026ee:	4013      	ands	r3, r2
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d911      	bls.n	800271a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026f6:	4b5e      	ldr	r3, [pc, #376]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2201      	movs	r2, #1
 80026fc:	4393      	bics	r3, r2
 80026fe:	0019      	movs	r1, r3
 8002700:	4b5b      	ldr	r3, [pc, #364]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002708:	4b59      	ldr	r3, [pc, #356]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2201      	movs	r2, #1
 800270e:	4013      	ands	r3, r2
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d001      	beq.n	800271a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e0a6      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2202      	movs	r2, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d015      	beq.n	8002750 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2204      	movs	r2, #4
 800272a:	4013      	ands	r3, r2
 800272c:	d006      	beq.n	800273c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800272e:	4b51      	ldr	r3, [pc, #324]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002730:	685a      	ldr	r2, [r3, #4]
 8002732:	4b50      	ldr	r3, [pc, #320]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002734:	21e0      	movs	r1, #224	; 0xe0
 8002736:	00c9      	lsls	r1, r1, #3
 8002738:	430a      	orrs	r2, r1
 800273a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800273c:	4b4d      	ldr	r3, [pc, #308]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	22f0      	movs	r2, #240	; 0xf0
 8002742:	4393      	bics	r3, r2
 8002744:	0019      	movs	r1, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	4b4a      	ldr	r3, [pc, #296]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 800274c:	430a      	orrs	r2, r1
 800274e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2201      	movs	r2, #1
 8002756:	4013      	ands	r3, r2
 8002758:	d04c      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d107      	bne.n	8002772 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002762:	4b44      	ldr	r3, [pc, #272]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	2380      	movs	r3, #128	; 0x80
 8002768:	029b      	lsls	r3, r3, #10
 800276a:	4013      	ands	r3, r2
 800276c:	d120      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e07a      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d107      	bne.n	800278a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800277a:	4b3e      	ldr	r3, [pc, #248]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	049b      	lsls	r3, r3, #18
 8002782:	4013      	ands	r3, r2
 8002784:	d114      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e06e      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b03      	cmp	r3, #3
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002792:	4b38      	ldr	r3, [pc, #224]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002794:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	025b      	lsls	r3, r3, #9
 800279a:	4013      	ands	r3, r2
 800279c:	d108      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e062      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027a2:	4b34      	ldr	r3, [pc, #208]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2202      	movs	r2, #2
 80027a8:	4013      	ands	r3, r2
 80027aa:	d101      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e05b      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027b0:	4b30      	ldr	r3, [pc, #192]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2203      	movs	r2, #3
 80027b6:	4393      	bics	r3, r2
 80027b8:	0019      	movs	r1, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	4b2d      	ldr	r3, [pc, #180]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027c4:	f7fe f93c 	bl	8000a40 <HAL_GetTick>
 80027c8:	0003      	movs	r3, r0
 80027ca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027cc:	e009      	b.n	80027e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ce:	f7fe f937 	bl	8000a40 <HAL_GetTick>
 80027d2:	0002      	movs	r2, r0
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	4a27      	ldr	r2, [pc, #156]	; (8002878 <HAL_RCC_ClockConfig+0x1a4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e042      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	4b24      	ldr	r3, [pc, #144]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	220c      	movs	r2, #12
 80027e8:	401a      	ands	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d1ec      	bne.n	80027ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027f4:	4b1e      	ldr	r3, [pc, #120]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2201      	movs	r2, #1
 80027fa:	4013      	ands	r3, r2
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d211      	bcs.n	8002826 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002802:	4b1b      	ldr	r3, [pc, #108]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2201      	movs	r2, #1
 8002808:	4393      	bics	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	4b18      	ldr	r3, [pc, #96]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002814:	4b16      	ldr	r3, [pc, #88]	; (8002870 <HAL_RCC_ClockConfig+0x19c>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2201      	movs	r2, #1
 800281a:	4013      	ands	r3, r2
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d001      	beq.n	8002826 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e020      	b.n	8002868 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2204      	movs	r2, #4
 800282c:	4013      	ands	r3, r2
 800282e:	d009      	beq.n	8002844 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002830:	4b10      	ldr	r3, [pc, #64]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	4a11      	ldr	r2, [pc, #68]	; (800287c <HAL_RCC_ClockConfig+0x1a8>)
 8002836:	4013      	ands	r3, r2
 8002838:	0019      	movs	r1, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	4b0d      	ldr	r3, [pc, #52]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 8002840:	430a      	orrs	r2, r1
 8002842:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002844:	f000 f820 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 8002848:	0001      	movs	r1, r0
 800284a:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_RCC_ClockConfig+0x1a0>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	220f      	movs	r2, #15
 8002852:	4013      	ands	r3, r2
 8002854:	4a0a      	ldr	r2, [pc, #40]	; (8002880 <HAL_RCC_ClockConfig+0x1ac>)
 8002856:	5cd3      	ldrb	r3, [r2, r3]
 8002858:	000a      	movs	r2, r1
 800285a:	40da      	lsrs	r2, r3
 800285c:	4b09      	ldr	r3, [pc, #36]	; (8002884 <HAL_RCC_ClockConfig+0x1b0>)
 800285e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002860:	2000      	movs	r0, #0
 8002862:	f7fe f8a7 	bl	80009b4 <HAL_InitTick>
  
  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	0018      	movs	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	b004      	add	sp, #16
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40022000 	.word	0x40022000
 8002874:	40021000 	.word	0x40021000
 8002878:	00001388 	.word	0x00001388
 800287c:	fffff8ff 	.word	0xfffff8ff
 8002880:	08002a18 	.word	0x08002a18
 8002884:	20000000 	.word	0x20000000

08002888 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b08f      	sub	sp, #60	; 0x3c
 800288c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800288e:	2314      	movs	r3, #20
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	4a38      	ldr	r2, [pc, #224]	; (8002974 <HAL_RCC_GetSysClockFreq+0xec>)
 8002894:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002896:	c313      	stmia	r3!, {r0, r1, r4}
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	4a36      	ldr	r2, [pc, #216]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf0>)
 80028a0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80028a2:	c313      	stmia	r3!, {r0, r1, r4}
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028ac:	2300      	movs	r3, #0
 80028ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80028b0:	2300      	movs	r3, #0
 80028b2:	637b      	str	r3, [r7, #52]	; 0x34
 80028b4:	2300      	movs	r3, #0
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80028bc:	4b2f      	ldr	r3, [pc, #188]	; (800297c <HAL_RCC_GetSysClockFreq+0xf4>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	220c      	movs	r2, #12
 80028c6:	4013      	ands	r3, r2
 80028c8:	2b0c      	cmp	r3, #12
 80028ca:	d047      	beq.n	800295c <HAL_RCC_GetSysClockFreq+0xd4>
 80028cc:	d849      	bhi.n	8002962 <HAL_RCC_GetSysClockFreq+0xda>
 80028ce:	2b04      	cmp	r3, #4
 80028d0:	d002      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x50>
 80028d2:	2b08      	cmp	r3, #8
 80028d4:	d003      	beq.n	80028de <HAL_RCC_GetSysClockFreq+0x56>
 80028d6:	e044      	b.n	8002962 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028d8:	4b29      	ldr	r3, [pc, #164]	; (8002980 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028da:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028dc:	e044      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80028de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028e0:	0c9b      	lsrs	r3, r3, #18
 80028e2:	220f      	movs	r2, #15
 80028e4:	4013      	ands	r3, r2
 80028e6:	2214      	movs	r2, #20
 80028e8:	18ba      	adds	r2, r7, r2
 80028ea:	5cd3      	ldrb	r3, [r2, r3]
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80028ee:	4b23      	ldr	r3, [pc, #140]	; (800297c <HAL_RCC_GetSysClockFreq+0xf4>)
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	220f      	movs	r2, #15
 80028f4:	4013      	ands	r3, r2
 80028f6:	1d3a      	adds	r2, r7, #4
 80028f8:	5cd3      	ldrb	r3, [r2, r3]
 80028fa:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80028fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028fe:	23c0      	movs	r3, #192	; 0xc0
 8002900:	025b      	lsls	r3, r3, #9
 8002902:	401a      	ands	r2, r3
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	025b      	lsls	r3, r3, #9
 8002908:	429a      	cmp	r2, r3
 800290a:	d109      	bne.n	8002920 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800290c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800290e:	481c      	ldr	r0, [pc, #112]	; (8002980 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002910:	f7fd fbfa 	bl	8000108 <__udivsi3>
 8002914:	0003      	movs	r3, r0
 8002916:	001a      	movs	r2, r3
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	4353      	muls	r3, r2
 800291c:	637b      	str	r3, [r7, #52]	; 0x34
 800291e:	e01a      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002920:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002922:	23c0      	movs	r3, #192	; 0xc0
 8002924:	025b      	lsls	r3, r3, #9
 8002926:	401a      	ands	r2, r3
 8002928:	23c0      	movs	r3, #192	; 0xc0
 800292a:	025b      	lsls	r3, r3, #9
 800292c:	429a      	cmp	r2, r3
 800292e:	d109      	bne.n	8002944 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002930:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002932:	4814      	ldr	r0, [pc, #80]	; (8002984 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002934:	f7fd fbe8 	bl	8000108 <__udivsi3>
 8002938:	0003      	movs	r3, r0
 800293a:	001a      	movs	r2, r3
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	4353      	muls	r3, r2
 8002940:	637b      	str	r3, [r7, #52]	; 0x34
 8002942:	e008      	b.n	8002956 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002944:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002946:	480e      	ldr	r0, [pc, #56]	; (8002980 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002948:	f7fd fbde 	bl	8000108 <__udivsi3>
 800294c:	0003      	movs	r3, r0
 800294e:	001a      	movs	r2, r3
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	4353      	muls	r3, r2
 8002954:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002958:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800295a:	e005      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800295c:	4b09      	ldr	r3, [pc, #36]	; (8002984 <HAL_RCC_GetSysClockFreq+0xfc>)
 800295e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002960:	e002      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002962:	4b07      	ldr	r3, [pc, #28]	; (8002980 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002964:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002966:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800296a:	0018      	movs	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	b00f      	add	sp, #60	; 0x3c
 8002970:	bd90      	pop	{r4, r7, pc}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	080029f8 	.word	0x080029f8
 8002978:	08002a08 	.word	0x08002a08
 800297c:	40021000 	.word	0x40021000
 8002980:	007a1200 	.word	0x007a1200
 8002984:	02dc6c00 	.word	0x02dc6c00

08002988 <__libc_init_array>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	2600      	movs	r6, #0
 800298c:	4d0c      	ldr	r5, [pc, #48]	; (80029c0 <__libc_init_array+0x38>)
 800298e:	4c0d      	ldr	r4, [pc, #52]	; (80029c4 <__libc_init_array+0x3c>)
 8002990:	1b64      	subs	r4, r4, r5
 8002992:	10a4      	asrs	r4, r4, #2
 8002994:	42a6      	cmp	r6, r4
 8002996:	d109      	bne.n	80029ac <__libc_init_array+0x24>
 8002998:	2600      	movs	r6, #0
 800299a:	f000 f821 	bl	80029e0 <_init>
 800299e:	4d0a      	ldr	r5, [pc, #40]	; (80029c8 <__libc_init_array+0x40>)
 80029a0:	4c0a      	ldr	r4, [pc, #40]	; (80029cc <__libc_init_array+0x44>)
 80029a2:	1b64      	subs	r4, r4, r5
 80029a4:	10a4      	asrs	r4, r4, #2
 80029a6:	42a6      	cmp	r6, r4
 80029a8:	d105      	bne.n	80029b6 <__libc_init_array+0x2e>
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
 80029ac:	00b3      	lsls	r3, r6, #2
 80029ae:	58eb      	ldr	r3, [r5, r3]
 80029b0:	4798      	blx	r3
 80029b2:	3601      	adds	r6, #1
 80029b4:	e7ee      	b.n	8002994 <__libc_init_array+0xc>
 80029b6:	00b3      	lsls	r3, r6, #2
 80029b8:	58eb      	ldr	r3, [r5, r3]
 80029ba:	4798      	blx	r3
 80029bc:	3601      	adds	r6, #1
 80029be:	e7f2      	b.n	80029a6 <__libc_init_array+0x1e>
 80029c0:	08002a28 	.word	0x08002a28
 80029c4:	08002a28 	.word	0x08002a28
 80029c8:	08002a28 	.word	0x08002a28
 80029cc:	08002a2c 	.word	0x08002a2c

080029d0 <memset>:
 80029d0:	0003      	movs	r3, r0
 80029d2:	1882      	adds	r2, r0, r2
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d100      	bne.n	80029da <memset+0xa>
 80029d8:	4770      	bx	lr
 80029da:	7019      	strb	r1, [r3, #0]
 80029dc:	3301      	adds	r3, #1
 80029de:	e7f9      	b.n	80029d4 <memset+0x4>

080029e0 <_init>:
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029e6:	bc08      	pop	{r3}
 80029e8:	469e      	mov	lr, r3
 80029ea:	4770      	bx	lr

080029ec <_fini>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f2:	bc08      	pop	{r3}
 80029f4:	469e      	mov	lr, r3
 80029f6:	4770      	bx	lr
