[{"DBLP title": "Analyzing and Optimizing the Dummy Rounds Scheme.", "DBLP authors": ["Stanislav Jerabek", "Jan Schmidt"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724632", "OA papers": [{"PaperId": "https://openalex.org/W2947479029", "PaperTitle": "Analyzing and Optimizing the Dummy Rounds Scheme", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Czech Technical University in Prague": 2.0}, "Authors": ["Stanislav Jerabek", "Jan Schmidt"]}]}, {"DBLP title": "Automated Integration of Dynamic Power Management into FPGA-Based Design.", "DBLP authors": ["Michal Skuta", "Dominik Macko"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724635", "OA papers": [{"PaperId": "https://openalex.org/W2947527213", "PaperTitle": "Automated Integration of Dynamic Power Management into FPGA-Based Design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 2.0}, "Authors": ["Michal Skuta", "Dominik Macko"]}]}, {"DBLP title": "Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430.", "DBLP authors": ["Karel Szurman", "Zdenek Kot\u00e1sek"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724636", "OA papers": [{"PaperId": "https://openalex.org/W2946945802", "PaperTitle": "Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Karel Szurman", "Zdenek Kotasek"]}]}, {"DBLP title": "Generic Error Localization for the Electronic System Level.", "DBLP authors": ["Sebastian Pointner", "Pablo Gonz\u00e1lez de Aledo", "Robert Wille"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724637", "OA papers": [{"PaperId": "https://openalex.org/W2947321942", "PaperTitle": "Generic Error Localization for the Electronic System Level", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Johannes Kepler University of Linz": 2.0, "Imperial College London": 1.0}, "Authors": ["Sebastian Pointner", "Pablo Gonzalez de Aledo", "Robert Wille"]}]}, {"DBLP title": "A 5 to 10.5 GHz Low-power Wideband I/Q Transmitter with Integrated Current-Mode Logic Frequency Divider.", "DBLP authors": ["Hwann-Kaeo Chiou", "Wei-Min Sung"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724638", "OA papers": [{"PaperId": "https://openalex.org/W2947127634", "PaperTitle": "A 5 to 10.5 GHz Low-power Wideband I/Q Transmitter with Integrated Current-Mode Logic Frequency Divider", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 2.0}, "Authors": ["Hwann-Kaeo Chiou", "Wei-Min Sung"]}]}, {"DBLP title": "Development of wearable hardware platform to measure the ECG and EMG with IMU to detect motion artifacts.", "DBLP authors": ["Muhammad Tanweer", "Kari A. I. Halonen"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724639", "OA papers": [{"PaperId": "https://openalex.org/W2947786056", "PaperTitle": "Development of wearable hardware platform to measure the ECG and EMG with IMU to detect motion artifacts", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Aalto University": 2.0}, "Authors": ["Muhammad Rizwan Tanweer", "Kari Halonen"]}]}, {"DBLP title": "Efficient Error Recovery Scheme in Fault-tolerant NoC Architectures.", "DBLP authors": ["Martin Strava"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724641", "OA papers": [{"PaperId": "https://openalex.org/W2947544688", "PaperTitle": "Efficient Error Recovery Scheme in Fault-tolerant NoC Architectures", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Department of Microelectronics; Brno University of Technology; Brno Czech Republic": 1.0}, "Authors": ["Martin Strava"]}]}, {"DBLP title": "New categories of Safe Faults in a processor-based Embedded System.", "DBLP authors": ["Cemil Cem G\u00fcrsoy", "Maksim Jenihhin", "Adeboye Stephen Oyeniran", "Davide Piumatti", "Jaan Raik", "Matteo Sonza Reorda", "Raimund Ubar"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724642", "OA papers": [{"PaperId": "https://openalex.org/W3102759955", "PaperTitle": "New categories of Safe Faults in a processor-based Embedded System", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tallinn University of Technology": 5.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Cemil Cem Gursoy", "Maksim Jenihhin", "Adeboye Stephen Oyeniran", "D. Piumatti", "Jaan Raik", "M. Sonza Reorda", "Raimund Ubar"]}]}, {"DBLP title": "Design of a True Random Number Generator Based on Low Power Oscillator with Increased Jitter.", "DBLP authors": ["Mariusz Derlecki", "Krzysztof Siwiec", "Pawel Narczyk", "Witold A. Pleskacz"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724643", "OA papers": [{"PaperId": "https://openalex.org/W2946885893", "PaperTitle": "Design of a True Random Number Generator Based on Low Power Oscillator with Increased Jitter", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Warsaw University of Technology Institute of Microelectronics and Optoelectronics, ul. Koszykowa 75, Warszawa, 00-662, POLAND": 4.0}, "Authors": ["Mariusz Derlecki", "Krzysztof Siwiec", "Pawel Narczyk", "Witold A. Pleskacz"]}]}, {"DBLP title": "Effective Screening of Automotive SoCs by Combining Burn-In and System Level Test.", "DBLP authors": ["F. Almeida", "Paolo Bernardi", "D. Calabrese", "Marco Restifo", "Matteo Sonza Reorda", "Davide Appello", "Giorgio Pollaccia", "Vincenzo Tancorre", "Roberto Ugioli", "G. Zoppi"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724644", "OA papers": [{"PaperId": "https://openalex.org/W2947039574", "PaperTitle": "Effective Screening of Automotive SoCs by Combining Burn-In and System Level Test", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Polytechnic University of Turin": 5.0, "STMicroelectronics Srl, Automotive Product Group, Agrate Brianza, Italy": 5.0}, "Authors": ["F. Almeida", "Paolo Bernardi", "D. Calabrese", "M. Restifo", "M. Sonza Reorda", "D. Appello", "Giorgio Pollaccia", "V. Tancorre", "Roberto Ugioli", "G Zoppi"]}]}, {"DBLP title": "Hardware and control design of a ball balancing robot.", "DBLP authors": ["Ioana Lal", "Marius Nicoara", "Alexandru Codrean", "Lucian Busoniu"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724645", "OA papers": [{"PaperId": "https://openalex.org/W2947022680", "PaperTitle": "Hardware and control design of a ball balancing robot", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Engineering Center Cluj, Robert Bosch, Romania]": 2.0, "Technical University of Cluj-Napoca": 2.0}, "Authors": ["Ioana Lal", "Marius Marin Nicoara", "Alexandru Codrean", "Lucian Busoniu"]}]}, {"DBLP title": "Hybrid on-line self-test architecture for computational units on embedded processor cores.", "DBLP authors": ["Andrea Floridia", "Gianmarco Mongano", "Davide Piumatti", "Ernesto S\u00e1nchez"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724647", "OA papers": [{"PaperId": "https://openalex.org/W2944644733", "PaperTitle": "Hybrid on-line self-test architecture for computational units on embedded processor cores", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Andrea Floridia", "Gianmarco Mongano", "D. Piumatti", "Ernesto Sanchez"]}]}, {"DBLP title": "Fault Tolerant Control System of the Rotary Hearth Furnace Servicing Machines.", "DBLP authors": ["Vlad Muresan", "Mihail Abrudean"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724648", "OA papers": [{"PaperId": "https://openalex.org/W2947484717", "PaperTitle": "Fault Tolerant Control System of the Rotary Hearth Furnace Servicing Machines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Cluj-Napoca": 2.0}, "Authors": ["Vlad Muresan", "Mihail Abrudean"]}]}, {"DBLP title": "Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing.", "DBLP authors": ["Amin Malekpour", "Roshan G. Ragel", "Daniel Murphy", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724649", "OA papers": [{"PaperId": "https://openalex.org/W2947261450", "PaperTitle": "Hardware Trojan Detection and Recovery in MPSoCs via On-line Application Specific Testing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNSW Sydney": 4.0, "University of Peradeniya": 1.0}, "Authors": ["Amin Malekpour", "Roshan Ragel", "Daniel Murphy", "Aleksandar Ignjatovic", "Sri Parameswaran"]}]}, {"DBLP title": "Ultra Low-Voltage Rail-to-Rail Comparator Design in 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Viera Stopjakov\u00e1"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724650", "OA papers": [{"PaperId": "https://openalex.org/W2946881460", "PaperTitle": "Ultra Low-Voltage Rail-to-Rail Comparator Design in 130 nm CMOS Technology", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Lukas Nagy", "Daniel Arbet", "Martin Kovac", "Miroslav Potocny", "Viera Stopjakova"]}]}, {"DBLP title": "Radiation- and Temperature-Induced Fault Modeling and Simulation in BiCMOS LSI's Components using RAD-THERM TCAD Subsystem.", "DBLP authors": ["Konstantin O. Petrosyants", "Maxim V. Kozhukhov", "Dmitry Popov"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724651", "OA papers": [{"PaperId": "https://openalex.org/W2947976444", "PaperTitle": "Radiation- and Temperature-Induced Fault Modeling and Simulation in BiCMOS LSI\u2019s Components using RAD-THERM TCAD Subsystem", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Moscow State Institute of Electronics and Mathematics": 1.0, "National Research University Higher School of Economics": 1.0, "Department of Scientific Technical Research, JC \u201cVNIIEM Corporation\u201d, Moscow, Russia": 1.0}, "Authors": ["Konstantin O. Petrosyants", "Maxim V. Kozhukhov", "Dmitry Popov"]}]}, {"DBLP title": "Hash-based Pattern Matching for High Speed Networks.", "DBLP authors": ["Tomas Fukac", "Jan Korenek"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724652", "OA papers": [{"PaperId": "https://openalex.org/W2947287917", "PaperTitle": "Hash-based Pattern Matching for High Speed Networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Tomas Fukac", "Jan Korenek"]}]}, {"DBLP title": "FPGA-based SIFT implementation for wearable computing.", "DBLP authors": ["Attila Fej\u00e9r", "Zolt\u00e1n Nagy", "Jenny Benois-Pineau", "P\u00e9ter Szolgay", "Aymar de Rugy", "Jean-Philippe Domenger"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724653", "OA papers": [{"PaperId": "https://openalex.org/W2947634938", "PaperTitle": "FPGA-based SIFT implementation for wearable computing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Attila Fejer", "Zolt\u00e1n Zsolt Nagy", "Jenny Benois-Pineau", "P\u00e9ter Szolgay", "Aymar de Rugy", "Jean-Philippe Domenger"]}]}, {"DBLP title": "Encryption-Based Secure JTAG.", "DBLP authors": ["Emanuele Valea", "Mathieu Da Silva", "Marie-Lise Flottes", "Giorgio Di Natale", "Bruno Rouzeyre"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724654", "OA papers": [{"PaperId": "https://openalex.org/W2947480578", "PaperTitle": "Encryption-Based Secure JTAG", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0, "Grenoble Institute of Technology": 1.0}, "Authors": ["Emanuele Valea", "Mathieu Da Silva", "Marie-Lise Flottes", "Giorgio Di Natale", "Bruno Rouzeyre"]}]}, {"DBLP title": "A Sketch Classifier Technique with Deep Learning Models Realized in an Embedded System.", "DBLP authors": ["Tsung-Han Tsai", "Po-Ting Chi", "Kuo-Hsing Cheng"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724656", "OA papers": [{"PaperId": "https://openalex.org/W2947918020", "PaperTitle": "A Sketch Classifier Technique with Deep Learning Models Realized in an Embedded System", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 3.0}, "Authors": ["Tsung-Han Tsai", "Po-Wei Chi", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "Modular Data Link Layer Processing for THz communication.", "DBLP authors": ["Lukasz Lopacinski", "Mohamed Hussein Eissa", "Goran Panic", "Alireza Hasani", "Rolf Kraemer"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724657", "OA papers": [{"PaperId": "https://openalex.org/W2947313265", "PaperTitle": "Modular Data Link Layer Processing for THz communication", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Innovations for High Performance Microelectronics": 5.0}, "Authors": ["Lukasz Lopacinski", "Mohamed Hussein Eissa", "Gordana Panic", "Alireza Hasani", "R. W. Kraemer"]}]}, {"DBLP title": "Acceleration of Feature Extraction for Real-Time Analysis of Encrypted Network Traffic.", "DBLP authors": ["Roman Vrana", "Jan Korenek", "David Novak"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724658", "OA papers": [{"PaperId": "https://openalex.org/W2946999402", "PaperTitle": "Acceleration of Feature Extraction for Real-Time Analysis of Encrypted Network Traffic", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Roman Vrana", "Jan Korenek", "David Novak"]}]}, {"DBLP title": "Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems.", "DBLP authors": ["Luk\u00e1s Koh\u00fatka", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724659", "OA papers": [{"PaperId": "https://openalex.org/W2947987120", "PaperTitle": "Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Lukas Kohutka", "Lukas Nagy", "Viera Stopjakova"]}]}, {"DBLP title": "Nonlinear Compression Codes Used In IC Testing.", "DBLP authors": ["Ondrej Nov\u00e1k"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724661", "OA papers": [{"PaperId": "https://openalex.org/W2947970007", "PaperTitle": "Nonlinear Compression Codes Used In IC Testing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Liberec": 1.0}, "Authors": ["Ond\u0159ej Nov\u00e1k"]}]}, {"DBLP title": "A new FPGA-based Detection Method for Spurious Variations in PCBA Power Distribution Network.", "DBLP authors": ["Sergei Odintsov", "Ludovica Bozzoli", "Corrado De Sio", "Luca Sterpone", "Artur Jutman"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724662", "OA papers": [{"PaperId": "https://openalex.org/W2947203440", "PaperTitle": "A new FPGA-based Detection Method for Spurious Variations in PCBA Power Distribution Network", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tallinn University of Technology": 1.0, "Polytechnic University of Turin": 3.0, "Testonica Lab, Tallinn, Estonia": 1.0}, "Authors": ["Sergei D. Odintsov", "Ludovica Bozzoli", "Corrado De Sio", "Luca Sterpone", "Artur Jutman"]}]}, {"DBLP title": "Using Voters May Lead to Secret Leakage.", "DBLP authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724663", "OA papers": [{"PaperId": "https://openalex.org/W2947664067", "PaperTitle": "Using Voters May Lead to Secret Leakage", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Jan Belohoubek", "Petr Fiser", "Jan Schmidt"]}]}, {"DBLP title": "Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems.", "DBLP authors": ["Ching-Hwa Cheng", "Tang-Chieh Liu"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724664", "OA papers": [{"PaperId": "https://openalex.org/W2947312264", "PaperTitle": "Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Feng Chia University": 2.0}, "Authors": ["Ching-Hwa Cheng", "Tang-Chieh Liu"]}]}, {"DBLP title": "Implementation of FPGA-based Accelerator for Deep Neural Networks.", "DBLP authors": ["Tsung-Han Tsai", "Yuan-Chen Ho", "Ming-Hwa Sheu"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724665", "OA papers": [{"PaperId": "https://openalex.org/W2947828424", "PaperTitle": "Implementation of FPGA-based Accelerator for Deep Neural Networks", "Year": 2019, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Central University": 2.0, "National Yunlin University of Science and Technology": 1.0}, "Authors": ["Tsung-Han Tsai", "Yuan-Chen Ho", "Ming-Hwa Sheu"]}]}, {"DBLP title": "High side power MOSFET switch driver for a low-power AC/DC converter.", "DBLP authors": ["Miroslav Potocn\u00fd", "Juraj Brenkus", "Viera Stopjakov\u00e1"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724667", "OA papers": [{"PaperId": "https://openalex.org/W2947753637", "PaperTitle": "High side power MOSFET switch driver for a low-power AC/DC converter", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Miroslav Potocny", "Juraj Brenkus", "Viera Stopjakova"]}]}, {"DBLP title": "Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology.", "DBLP authors": ["Martin Kov\u00e1c", "Daniel Arbet", "Viera Stopjakov\u00e1", "Michal Sovcik", "Luk\u00e1s Nagy"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724668", "OA papers": [{"PaperId": "https://openalex.org/W2947701525", "PaperTitle": "Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Martin Kovac", "Daniel Arbet", "Viera Stopjakova", "Michal Sovclk", "Lukas Nagy"]}]}, {"DBLP title": "From Constraints to Tape-Out: Towards a Continuous AMS Design Flow.", "DBLP authors": ["Andreas Krinke", "Tilman Horst", "Georg Gl\u00e4ser", "Martin Grabmann", "Tobias Markus", "Benjamin Prautsch", "Uwe Hatnik", "Jens Lienig"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724669", "OA papers": [{"PaperId": "https://openalex.org/W2947318531", "PaperTitle": "From Constraints to Tape-Out: Towards a Continuous AMS Design Flow", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Dresden": 3.0, "Institut f\u00fcr Mikroelektronik- und Mechatronik-Systeme": 2.0, "Heidelberg University": 1.0, "Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 2.0}, "Authors": ["Andreas Krinke", "Tilman Horst", "Georg Glaser", "Martin Grabmann", "Tobias Markus", "Benjamin Prautsch", "Uwe Hatnik", "Jens Lienig"]}]}, {"DBLP title": "Fault-Aware Performance Assessment Approach for Embedded Networks.", "DBLP authors": ["Jan Malburg", "Karl Janson", "Jaan Raik", "Frank Dannemann"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724670", "OA papers": [{"PaperId": "https://openalex.org/W2947045566", "PaperTitle": "Fault-Aware Performance Assessment Approach for Embedded Networks", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"German Aerospace Center": 2.0, "Tallinn University of Technology": 2.0}, "Authors": ["Jan Malburg", "Karl Janson", "Jaan Raik", "Frank Dannemann"]}]}, {"DBLP title": "Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers.", "DBLP authors": ["Hsiang-Chih Hsiao", "Chun-Wei Chen", "Jonas Wang", "Ming-Der Shieh", "Pei-Yin Chen"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724671", "OA papers": [{"PaperId": "https://openalex.org/W2947919625", "PaperTitle": "Architecture-aware Memory Access Scheduling for High-throughput Cascaded Classifiers", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 4.0, "Himax (Taiwan)": 1.0}, "Authors": ["Hsiang-Chih Hsiao", "Chun-Wei Chen", "Jonas Wang", "Ming-Der Shieh", "Pei-Yin Chen"]}]}, {"DBLP title": "On the in-field test of the GPGPU scheduler memory.", "DBLP authors": ["Stefano Di Carlo", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"], "year": 2019, "doi": "https://doi.org/10.1109/DDECS.2019.8724672", "OA papers": [{"PaperId": "https://openalex.org/W2947770260", "PaperTitle": "On the in-field test of the GPGPU scheduler memory", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Stefano Di Carlo", "Josie E. Rodriguez Condia", "Matteo Sonza Reorda"]}]}]