<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>axis_uart.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="axis_uart.v"></a><a name="Topic19"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">axis_uart.v</div>
</div>

<a name="Authors"></a><a name="Topic20"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic21"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic22"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2021/06/24"></a><a name="Topic23"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2021/06/24</div>
</div>

<a name="Information"></a><a name="Topic24"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic11"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>V2 upgrade to UART that will create a full UART compatible IP DTE device.</p></div>
</div>

<a name="License_MIT"></a><a name="Topic26"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2021 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="axis_uart"></a><a name="Topic12"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">axis_uart</div>
 <div id="NDPrototype12" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/5/2"><span class="SHKeyword">module</span> axis_uart #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">2000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">1</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">RX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">TX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="4/6/5/7" data-NarrowGridArea="6/1/7/6" style="grid-area:4/6/5/7">) ( <span class="SHKeyword">input wire</span> aclk, <span class="SHKeyword">input wire</span> arstn, <span class="SHKeyword">input wire</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] reg_parity, <span class="SHKeyword">input wire</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] reg_stop_bits, <span class="SHKeyword">input wire</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] reg_data_bits, <span class="SHKeyword">input wire</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] reg_baud_rate, <span class="SHKeyword">input wire</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] reg_istatus_bits, <span class="SHKeyword">output wire</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] reg_ostatus_bits, <span class="SHKeyword">input wire</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axis_tdata, <span class="SHKeyword">input wire</span> s_axis_tvalid, <span class="SHKeyword">output wire</span> s_axis_tready, <span class="SHKeyword">output wire</span> [BUS_WIDTH*<span class="SHNumber">8</span>-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] m_axis_tdata, <span class="SHKeyword">output wire</span> m_axis_tvalid, <span class="SHKeyword">input wire</span> m_axis_tready, <span class="SHKeyword">output wire</span> tx, <span class="SHKeyword">input wire</span> rx, <span class="SHKeyword">output wire</span> dtr, <span class="SHKeyword">input wire</span> dcd, <span class="SHKeyword">input wire</span> dsr, <span class="SHKeyword">output wire</span> rts, <span class="SHKeyword">input wire</span> cts, <span class="SHKeyword">input wire</span> ri )</div></div></div></div>
 <div class="CBody"><p>AXIS UART DTE, a UART with AXI Streaming interface.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>AXIS data bus width in bytes.</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>DELAY RX internal baud rate by CLOCK_SPEED number of cycles.</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>DELAY TX internal baud rate by CLOCK_SPEED number of cycles.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">aclk</td><td class="CDLDefinition"><p>Clock for AXIS</p></td></tr><tr><td class="CDLEntry">arstn</td><td class="CDLDefinition"><p>Negative reset for AXIS</p></td></tr><tr><td class="CDLEntry">reg_parity</td><td class="CDLDefinition"><p>Set the parity type, 0 = none, 1 = odd, 2 = even, 3 = mark , 4 = space</p></td></tr><tr><td class="CDLEntry">reg_stop_bits</td><td class="CDLDefinition"><p>Set the number of stop bits (0 to 3, 0=0, 1=1, 2=2, 3=??).</p></td></tr><tr><td class="CDLEntry">reg_data_bits</td><td class="CDLDefinition"><p>Set the number of data bits up to the BUS_WIDTH*8 (1 to 16, all values are biased by 1, 0+1=1).</p></td></tr><tr><td class="CDLEntry">reg_baud_rate</td><td class="CDLDefinition"><p>Frequency in Hz for the output/input data rate. This can be up to half of AXIS clock (any 32 bit unsigned value in Hz).</p></td></tr><tr><td class="CDLEntry">reg_istatus_bits</td><td class="CDLDefinition"><p>Collection of input status bits for dtr,cts,dts,dcd.</p></td></tr><tr><td class="CDLEntry">reg_ostatus_bits</td><td class="CDLDefinition"><p>Collection of output status bits for rx/tx frame, rx parity.</p></td></tr><tr><td class="CDLEntry">s_axis_tdata</td><td class="CDLDefinition"><p>Input data for UART TX.</p></td></tr><tr><td class="CDLEntry">s_axis_tvalid</td><td class="CDLDefinition"><p>When set active high the input data is valid</p></td></tr><tr><td class="CDLEntry">s_axis_tready</td><td class="CDLDefinition"><p>When active high the device is ready for input data.</p></td></tr><tr><td class="CDLEntry">m_axis_tdata</td><td class="CDLDefinition"><p>Output data from UART RX</p></td></tr><tr><td class="CDLEntry">m_axis_tvalid</td><td class="CDLDefinition"><p>When active high the output data is valid</p></td></tr><tr><td class="CDLEntry">m_axis_tready</td><td class="CDLDefinition"><p>When set active high the output device is ready for data.</p></td></tr><tr><td class="CDLEntry">uart_clk</td><td class="CDLDefinition"><p>Clock used for BAUD rate generation</p></td></tr><tr><td class="CDLEntry">uart_rstn</td><td class="CDLDefinition"><p>Negative reset for UART, for anything clocked on uart_clk</p></td></tr><tr><td class="CDLEntry">tx</td><td class="CDLDefinition"><p>transmit for UART (output to RX)</p></td></tr><tr><td class="CDLEntry">rx</td><td class="CDLDefinition"><p>receive for UART (input from TX)</p></td></tr><tr><td class="CDLEntry">rts</td><td class="CDLDefinition"><p>request to send is a loop with CTS</p></td></tr><tr><td class="CDLEntry">dtr</td><td class="CDLDefinition"><p>data terminal ready</p></td></tr><tr><td class="CDLEntry">cts</td><td class="CDLDefinition"><p>clear to send is a loop with RTS</p></td></tr><tr><td class="CDLEntry">ri</td><td class="CDLDefinition"><p>ring indicator</p></td></tr></table></div>
</div>

<a name="axis_uart.Instantiated_Modules"></a><a name="Topic28"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantiated Modules</div>
</div>

<a name="uart_baud_gen_tx"></a><a name="Topic13"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">uart_baud_gen_tx</div>
 <div id="NDPrototype13" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2">mod_clock_ena_gen #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">CLOCK_SPEED(CLOCK_SPEED),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DELAY(TX_BAUD_DELAY)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">) uart_baud_gen_tx ( .clk(aclk), .rstn(arstn), .start0(<span class="SHNumber">1'b1</span>), .clr(s_axis_tready), .hold(r_tx_hold), .rate(r_baud_rate), .ena(s_tx_uart_ena) )</div></div></div></div>
 <div class="CBody"><p>Generates TX BAUD rate for UART modules using modulo divide method.</p></div>
</div>

<a name="uart_baud_gen_rx"></a><a name="Topic14"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">uart_baud_gen_rx</div>
 <div id="NDPrototype14" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2">mod_clock_ena_gen #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">CLOCK_SPEED(CLOCK_SPEED),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DELAY(RX_BAUD_DELAY)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">) uart_baud_gen_rx ( .clk(aclk), .rstn(arstn), .start0(<span class="SHNumber">1'b0</span>), .clr(r_rx_uart_clr), .hold(s_rx_hold), .rate(r_baud_rate), .ena(s_rx_uart_ena) )</div></div></div></div>
 <div class="CBody"><p>Generates RX BAUD rate for UART modules using modulo divide method.</p></div>
</div>

<a name="inst_piso"></a><a name="Topic15"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_piso</div>
 <div id="NDPrototype15" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/4/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/4/2">piso #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">BUS_WIDTH(BUS_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">DEFAULT_RESET_VAL(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">DEFAULT_SHIFT_VAL(<span class="SHNumber">1</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="3/4/4/5" data-NarrowGridArea="5/1/6/4" style="grid-area:3/4/4/5">) inst_piso ( .clk(aclk), .rstn(arstn), .ena(s_tx_uart_ena), .rev(<span class="SHNumber">1'b1</span>), .load(r_tx_load), .pdata(r_tx_buffer), .sdata(tx), .dcount(s_tx_dcount) )</div></div></div></div>
 <div class="CBody"><p>take axis input parallel data at bus size, and output the word to the UART TX</p></div>
</div>

<a name="inst_sipo"></a><a name="Topic16"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_sipo</div>
 <div id="NDPrototype16" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2">sipo #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">BUS_WIDTH(BUS_WIDTH)</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) inst_sipo ( .clk(aclk), .rstn(arstn), .ena(s_rx_uart_ena), .rev(<span class="SHNumber">1'b1</span>), .load(r_rx_load), .pdata(s_rx_buffer), .sdata(rx), .dcount(s_rx_dcount) )</div></div></div></div>
 <div class="CBody"><p>take UART RX data, and output the word to the parallel data bus.</p></div>
</div>

</body></html>