{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_quiet; (run from /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_quiet\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_quiet_2019 -o sim.exe +define+SIMULATION /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/order_book.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/circuit_breaker.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/anomaly_detector.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/feature_extractor.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/ml_inference_engine.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/cascade_detector.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/tt_um_nanotrade.v /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/tb_quiet_2019.v (in eda.work/sim_quiet.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2657 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/eda.work/sim_quiet.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_quiet_2019__pch.h -o Vtb_quiet_2019__pch.h.fast.gch\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_quiet_2019__pch.h -o Vtb_quiet_2019__pch.h.slow.gch\necho \"\" > Vtb_quiet_2019__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019.o Vtb_quiet_2019.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019___024root__DepSet_h9aa98c33__0.o Vtb_quiet_2019___024root__DepSet_h9aa98c33__0.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019___024root__DepSet_h9aa98c33__1.o Vtb_quiet_2019___024root__DepSet_h9aa98c33__1.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019___024root__DepSet_h000593c6__0.o Vtb_quiet_2019___024root__DepSet_h000593c6__0.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019___024root__DepSet_h000593c6__1.o Vtb_quiet_2019___024root__DepSet_h000593c6__1.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019__main.o Vtb_quiet_2019__main.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.fast -c -o Vtb_quiet_2019__Trace__0.o Vtb_quiet_2019__Trace__0.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019__ConstPool_0.o Vtb_quiet_2019__ConstPool_0.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019___024root__Slow.o Vtb_quiet_2019___024root__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019___024root__DepSet_h9aa98c33__0__Slow.o Vtb_quiet_2019___024root__DepSet_h9aa98c33__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019___024root__DepSet_h000593c6__0__Slow.o Vtb_quiet_2019___024root__DepSet_h000593c6__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019__Syms.o Vtb_quiet_2019__Syms.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019__Trace__0__Slow.o Vtb_quiet_2019__Trace__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_quiet_2019__pch.h.slow -c -o Vtb_quiet_2019__TraceDecls__0__Slow.o Vtb_quiet_2019__TraceDecls__0__Slow.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_quiet_2019__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_quiet_2019__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/eda.work/sim_quiet.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.431 MB sources in 9 modules, into 1.637 MB in 14 C++ files needing 0.000 MB\n- Verilator: Walltime 13.433 s (elab=0.004, cvt=0.109, bld=13.288); cpu 0.175 s on 7 threads; alloced 68.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/eda.work/sim_quiet.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_quiet.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2793 for ./obj_dir/sim.exe\n\n+====================================================================+\n|  NanoTrade -- QUIET MARKET DAY REPLAY                              |\n|  Date: October 3, 2019  |  VIX: 17  |  Low volatility             |\n|  GOAL: Zero false positives. Detect fat-finger at 2:37 PM.        |\n+====================================================================+\n\n  [WARMUP] 600 cycles settling all rolling-window detectors...\n  [cy 12] Order matched\n  [cy 16] Order matched\n  [cy 20] Order matched\n  [cy 262] ML: class=NORMAL -- quiet day confirmed\n  [cy 518] ML: class=NORMAL -- quiet day confirmed\n  [cy 774] ML: class=NORMAL -- quiet day confirmed\n  [cy 1030] ML: class=5 conf=0                                  \n  [cy 1286] ML: class=5 conf=0                                  \n  [cy 1542] ML: class=5 conf=0                                  \n  [cy 1798] ML: class=5 conf=0                                  \n  [cy 2054] ML: class=5 conf=0                                  \n  [cy 2310] ML: class=5 conf=0                                  \n  [WARMUP] Done. Baselines settled. FP counting active from here.\n\n  [    09:30:00] N: MSFT $136.50  VIX=17  calm institutional open\n  [cy 2566] ML: class=5 conf=0                                  \n  [    10:00:00] DRIFT: $136.50 -> $137.00  balanced buy/sell    \n  [cy 2822] ML: class=5 conf=0                                  \n  [    11:15:00] xy: ad revenue steady, quiet flow  scaled ~560  \n  [cy 3078] ML: class=5 conf=0                                  \n  [cy 3334] ML: class=5 conf=0                                  \n  [    12:30:00] LL: Volume dips 20%  (still far above vol_dry)  \n  [    13:30:00] proxy: pre-earnings accum  scaled 476           \n  [cy 3590] ML: class=5 conf=0                                  \n  [cy 3846] ML: class=5 conf=0                                  \n\n  ================================================================\n  2:37 PM -- FAT-FINGER: 50,000-share sell (meant: 500)          \n  Expected: VOLUME SURGE alert                                   \n  ================================================================\n  [cy 3974] CORRECT ALERT: type=7 prio=7                           <Flash Crash>\n  Market makers stepping in...\n  [cy 3977] CORRECT ALERT: type=5 prio=5                               (Anomaly)\n  [cy 3990] CORRECT ALERT: type=7 prio=7                           <Flash Crash>\n  [    14:38:00] OVERY: fat-finger corrected, normal flow resumes\n  [    15:00:00]  MISS: PMI 47.8 vs 50.0  brief risk-off dip     \n  [cy 4102] ML: class=5 conf=0  << anomaly correctly detected >>\n  [cy 4129] CORRECT ALERT: type=7 prio=7                           <Flash Crash>\n  [cy 4132] CORRECT ALERT: type=5 prio=5                               (Anomaly)\n  [    15:30:00] Y REBALANCING: index funds, smooth & predictable\n  [cy 4358] ML: class=5 conf=0                                  \n  [    15:45:00] NCE: 256-cycle window of normal data -> NORMAL  \n  [cy 4614] ML: class=5 conf=0                                  \n  [cy 4870] ML: class=5 conf=0                                  \n  [cy 5126] ML: class=5 conf=0                                  \n  [cy 5382] ML: class=5 conf=0                                  \n\n+====================================================================+\n|             QUIET DAY SIMULATION SUMMARY                           |\n+====================================================================+\n|  Total Cycles        : 5629                                        |\n|  False Positives     : 0      (must be 0)                          |\n|  Order Book Matches  : 1903                                        |\n|  ML Inferences       : 21                                          |\n|                                                                    |\n|  VALIDATION:                                                       |\n|  [PASS] ZERO false positives on normal trading data             |\n|                                                                    |\n|  Oct 3 2019: MSFT closed $136.37. VIX=17. S&P flat (+0.08%).    |\n|  Fat-finger: VOLUME SURGE detected in 1 clock cycle = 20 ns.     |\n+====================================================================+\n\n- /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/tb_quiet_2019.v:340: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 113us; walltime 0.016 s; speed 7.190 ms/s\n- Verilator: cpu 0.016 s on 1 threads; alloced 204 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/f864e6d9-bca8-40fb-b1af-6aa91b44af9e.edacmd/eda.work/sim_quiet.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_quiet_2019: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_quiet.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 19781,
  "stdout_total_size": 19781,
  "message": "Job completed successfully. Runtime: 13.762134552001953s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771741334.0201137,
  "stop_time": 1771741347.7822485,
  "waves_returned": true,
  "wave_file": "quiet_2019.vcd",
  "wave_file_size": 143334,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}