verilog blk_mem_gen_v8_4_9  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../exp10.gen/sources_1/ip/rom0/sim/rom0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
