abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk-level-4/wal8_1_0_1078_44.7.blif
time = 18096097 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk-level-4/wal8_2_0_1075_44.1.blif
time = 34091898 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1073
delay = 43.1
#gates = 489
output circuit appNtk-level-4/wal8_3_0_1073_43.1.blif
time = 49723213 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
[176023] is replaced by [175604] with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit appNtk-level-4/wal8_4_0_1071_43.1.blif
time = 64948984 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit appNtk-level-4/wal8_5_0_1069_43.1.blif
time = 80387484 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 486
output circuit appNtk-level-4/wal8_6_0_1067_43.1.blif
time = 96003498 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
[174261] is replaced by [175768] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit appNtk-level-4/wal8_7_0_1065_43.1.blif
time = 110911089 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit appNtk-level-4/wal8_8_0_1063_43.1.blif
time = 126040154 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 483
output circuit appNtk-level-4/wal8_9_0_1061_43.1.blif
time = 141747527 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit appNtk-level-4/wal8_10_0_1059_43.1.blif
time = 157162752 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit appNtk-level-4/wal8_11_0_1057_43.1.blif
time = 172796880 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
[174846] is replaced by [175969] with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit appNtk-level-4/wal8_12_0_1055_43.1.blif
time = 188022183 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk-level-4/wal8_13_0_1053_43.1.blif
time = 202698427 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk-level-4/wal8_14_0_1052_43.1.blif
time = 218418912 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk-level-4/wal8_15_0_1051_43.1.blif
time = 233670610 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
[174849] is replaced by [174333] with estimated error 0.00013
error = 0.00013
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk-level-4/wal8_16_0.00013_1049_43.1.blif
time = 247463381 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
[174799] is replaced by [174274] with estimated error 0.00136
error = 0.00136
area = 1047
delay = 43.1
#gates = 477
output circuit appNtk-level-4/wal8_17_0.00136_1047_43.1.blif
time = 257305610 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
[174777] is replaced by one with estimated error 0.00346
error = 0.00346
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk-level-4/wal8_18_0.00346_1045_43.1.blif
time = 268886722 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
[175076] is replaced by n413 with estimated error 0.00346
error = 0.00346
area = 1044
delay = 43.1
#gates = 475
output circuit appNtk-level-4/wal8_19_0.00346_1044_43.1.blif
time = 279668583 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
[174830] is replaced by [174310] with estimated error 0.00563
error = 0.00563
area = 1042
delay = 43.1
#gates = 474
output circuit appNtk-level-4/wal8_20_0.00563_1042_43.1.blif
time = 288486063 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
[174195] is replaced by one with estimated error 0.00925
error = 0.00925
area = 1039
delay = 41.7
#gates = 472
output circuit appNtk-level-4/wal8_21_0.00925_1039_41.7.blif
time = 298067155 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
[174150] is replaced by one with estimated error 0.01301
error = 0.01301
area = 1036
delay = 41.7
#gates = 470
output circuit appNtk-level-4/wal8_22_0.01301_1036_41.7.blif
time = 304574371 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
[174702] is replaced by [174333] with estimated error 0.01516
error = 0.01516
area = 1035
delay = 41.7
#gates = 469
output circuit appNtk-level-4/wal8_23_0.01516_1035_41.7.blif
time = 311615593 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
[174134] is replaced by one with estimated error 0.02256
error = 0.02256
area = 1032
delay = 41.7
#gates = 467
output circuit appNtk-level-4/wal8_24_0.02256_1032_41.7.blif
time = 316463897 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
[176031] is replaced by [175339] with estimated error 0.03311
error = 0.03311
area = 1029
delay = 41.7
#gates = 466
output circuit appNtk-level-4/wal8_25_0.03311_1029_41.7.blif
time = 323210754 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
[174694] is replaced by [174323] with estimated error 0.03632
error = 0.03632
area = 1028
delay = 41.7
#gates = 465
output circuit appNtk-level-4/wal8_26_0.03632_1028_41.7.blif
time = 330567322 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
[174901] is replaced by [175069] with estimated error 0.03975
error = 0.03975
area = 1027
delay = 41.7
#gates = 464
output circuit appNtk-level-4/wal8_27_0.03975_1027_41.7.blif
time = 337324152 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
[175100] is replaced by [175104] with estimated error 0.04718
error = 0.04718
area = 1025
delay = 41.7
#gates = 463
output circuit appNtk-level-4/wal8_28_0.04718_1025_41.7.blif
time = 342192136 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
