{
  "name": "core::core_simd::ops::deref::<impl ops::bit::BitAnd<&'rhs core_simd::vector::Simd<T, N>> for &'lhs core_simd::vector::Simd<T, N>>::bitand",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/ops/deref.rs:72:17: 72:65",
  "mir": "fn core::core_simd::ops::deref::<impl ops::bit::BitAnd<&'rhs core_simd::vector::Simd<T, N>> for &'lhs core_simd::vector::Simd<T, N>>::bitand(_1: &core_simd::vector::Simd<T, N>, _2: &core_simd::vector::Simd<T, N>) -> core_simd::vector::Simd<T, N> {\n    let mut _0: core_simd::vector::Simd<T, N>;\n    let mut _3: core_simd::vector::Simd<T, N>;\n    let mut _4: core_simd::vector::Simd<T, N>;\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = (*_1);\n        StorageLive(_4);\n        _4 = (*_2);\n        _0 = <core_simd::vector::Simd<T, N> as ops::bit::BitAnd>::bitand(move _3, move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}