// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resonator_ddc_ddsddc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        accg,
        centers_address0,
        centers_ce0,
        centers_q0,
        group_r,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [167:0] accg;
output  [7:0] centers_address0;
output   centers_ce0;
input  [255:0] centers_q0;
input  [7:0] group_r;
input  [255:0] in_r;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg centers_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] trunc_ln674_1_fu_343_p1;
reg   [15:0] trunc_ln674_1_reg_9089;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter1_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter2_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter3_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter4_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter5_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter6_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter7_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter8_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter9_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter10_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter11_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter12_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter13_reg;
reg   [15:0] trunc_ln674_1_reg_9089_pp0_iter14_reg;
reg   [15:0] p_Result_8_reg_9094;
reg   [15:0] p_Result_8_reg_9094_pp0_iter1_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter2_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter3_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter4_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter5_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter6_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter7_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter8_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter9_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter10_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter11_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter12_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter13_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter14_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter15_reg;
reg   [15:0] p_Result_8_reg_9094_pp0_iter16_reg;
reg   [15:0] p_Result_93_1_reg_9099;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter1_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter2_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter3_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter4_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter5_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter6_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter7_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter8_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter9_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter10_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter11_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter12_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter13_reg;
reg   [15:0] p_Result_93_1_reg_9099_pp0_iter14_reg;
reg   [15:0] p_Result_95_1_reg_9104;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter1_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter2_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter3_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter4_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter5_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter6_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter7_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter8_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter9_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter10_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter11_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter12_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter13_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter14_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter15_reg;
reg   [15:0] p_Result_95_1_reg_9104_pp0_iter16_reg;
reg   [15:0] p_Result_93_2_reg_9109;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter1_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter2_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter3_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter4_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter5_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter6_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter7_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter8_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter9_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter10_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter11_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter12_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter13_reg;
reg   [15:0] p_Result_93_2_reg_9109_pp0_iter14_reg;
reg   [15:0] p_Result_95_2_reg_9114;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter1_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter2_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter3_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter4_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter5_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter6_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter7_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter8_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter9_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter10_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter11_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter12_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter13_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter14_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter15_reg;
reg   [15:0] p_Result_95_2_reg_9114_pp0_iter16_reg;
reg   [15:0] p_Result_93_3_reg_9119;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter1_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter2_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter3_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter4_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter5_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter6_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter7_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter8_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter9_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter10_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter11_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter12_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter13_reg;
reg   [15:0] p_Result_93_3_reg_9119_pp0_iter14_reg;
reg   [15:0] p_Result_95_3_reg_9124;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter1_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter2_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter3_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter4_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter5_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter6_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter7_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter8_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter9_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter10_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter11_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter12_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter13_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter14_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter15_reg;
reg   [15:0] p_Result_95_3_reg_9124_pp0_iter16_reg;
reg   [15:0] p_Result_93_4_reg_9129;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter1_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter2_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter3_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter4_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter5_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter6_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter7_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter8_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter9_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter10_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter11_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter12_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter13_reg;
reg   [15:0] p_Result_93_4_reg_9129_pp0_iter14_reg;
reg   [15:0] p_Result_95_4_reg_9134;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter1_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter2_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter3_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter4_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter5_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter6_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter7_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter8_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter9_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter10_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter11_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter12_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter13_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter14_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter15_reg;
reg   [15:0] p_Result_95_4_reg_9134_pp0_iter16_reg;
reg   [15:0] p_Result_93_5_reg_9139;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter1_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter2_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter3_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter4_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter5_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter6_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter7_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter8_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter9_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter10_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter11_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter12_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter13_reg;
reg   [15:0] p_Result_93_5_reg_9139_pp0_iter14_reg;
reg   [15:0] p_Result_95_5_reg_9144;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter1_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter2_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter3_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter4_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter5_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter6_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter7_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter8_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter9_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter10_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter11_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter12_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter13_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter14_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter15_reg;
reg   [15:0] p_Result_95_5_reg_9144_pp0_iter16_reg;
reg   [15:0] p_Result_93_6_reg_9149;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter1_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter2_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter3_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter4_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter5_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter6_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter7_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter8_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter9_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter10_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter11_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter12_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter13_reg;
reg   [15:0] p_Result_93_6_reg_9149_pp0_iter14_reg;
reg   [15:0] p_Result_95_6_reg_9154;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter1_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter2_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter3_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter4_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter5_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter6_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter7_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter8_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter9_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter10_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter11_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter12_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter13_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter14_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter15_reg;
reg   [15:0] p_Result_95_6_reg_9154_pp0_iter16_reg;
reg   [15:0] p_Result_93_7_reg_9159;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter1_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter2_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter3_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter4_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter5_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter6_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter7_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter8_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter9_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter10_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter11_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter12_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter13_reg;
reg   [15:0] p_Result_93_7_reg_9159_pp0_iter14_reg;
reg   [15:0] p_Result_95_7_reg_9164;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter1_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter2_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter3_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter4_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter5_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter6_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter7_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter8_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter9_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter10_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter11_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter12_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter13_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter14_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter15_reg;
reg   [15:0] p_Result_95_7_reg_9164_pp0_iter16_reg;
wire   [15:0] trunc_ln737_fu_574_p1;
reg   [15:0] trunc_ln737_reg_9169;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter2_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter3_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter4_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter5_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter6_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter7_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter8_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter9_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter10_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter11_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter12_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter13_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter14_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter15_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter16_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter17_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter18_reg;
reg   [15:0] trunc_ln737_reg_9169_pp0_iter19_reg;
reg   [15:0] tmp_s_reg_9174;
reg   [15:0] tmp_s_reg_9174_pp0_iter2_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter3_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter4_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter5_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter6_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter7_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter8_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter9_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter10_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter11_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter12_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter13_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter14_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter15_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter16_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter17_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter18_reg;
reg   [15:0] tmp_s_reg_9174_pp0_iter19_reg;
reg   [15:0] tmp_2_reg_9179;
reg   [15:0] tmp_2_reg_9179_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter7_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter8_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter9_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter10_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter11_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter12_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter13_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter14_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter15_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter16_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter17_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter18_reg;
reg   [15:0] tmp_2_reg_9179_pp0_iter19_reg;
reg   [15:0] tmp_10_reg_9184;
reg   [15:0] tmp_10_reg_9184_pp0_iter2_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter3_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter4_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter5_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter6_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter7_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter8_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter9_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter10_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter11_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter12_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter13_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter14_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter15_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter16_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter17_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter18_reg;
reg   [15:0] tmp_10_reg_9184_pp0_iter19_reg;
reg   [15:0] tmp_80_reg_9189;
reg   [15:0] tmp_80_reg_9189_pp0_iter2_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter3_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter4_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter5_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter6_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter7_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter8_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter9_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter10_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter11_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter12_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter13_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter14_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter15_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter16_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter17_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter18_reg;
reg   [15:0] tmp_80_reg_9189_pp0_iter19_reg;
reg   [15:0] tmp_81_reg_9194;
reg   [15:0] tmp_81_reg_9194_pp0_iter2_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter3_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter4_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter5_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter6_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter7_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter8_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter9_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter10_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter11_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter12_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter13_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter14_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter15_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter16_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter17_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter18_reg;
reg   [15:0] tmp_81_reg_9194_pp0_iter19_reg;
reg   [15:0] tmp_84_reg_9199;
reg   [15:0] tmp_84_reg_9199_pp0_iter2_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter3_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter4_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter5_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter6_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter7_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter8_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter9_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter10_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter11_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter12_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter13_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter14_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter15_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter16_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter17_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter18_reg;
reg   [15:0] tmp_84_reg_9199_pp0_iter19_reg;
reg   [15:0] tmp_85_reg_9204;
reg   [15:0] tmp_85_reg_9204_pp0_iter2_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter3_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter4_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter5_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter6_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter7_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter8_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter9_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter10_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter11_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter12_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter13_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter14_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter15_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter16_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter17_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter18_reg;
reg   [15:0] tmp_85_reg_9204_pp0_iter19_reg;
reg   [15:0] tmp_88_reg_9209;
reg   [15:0] tmp_88_reg_9209_pp0_iter2_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter3_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter4_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter5_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter6_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter7_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter8_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter9_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter10_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter11_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter12_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter13_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter14_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter15_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter16_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter17_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter18_reg;
reg   [15:0] tmp_88_reg_9209_pp0_iter19_reg;
reg   [15:0] tmp_89_reg_9214;
reg   [15:0] tmp_89_reg_9214_pp0_iter2_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter3_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter4_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter5_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter6_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter7_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter8_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter9_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter10_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter11_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter12_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter13_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter14_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter15_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter16_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter17_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter18_reg;
reg   [15:0] tmp_89_reg_9214_pp0_iter19_reg;
reg   [15:0] tmp_92_reg_9219;
reg   [15:0] tmp_92_reg_9219_pp0_iter2_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter3_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter4_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter5_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter6_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter7_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter8_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter9_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter10_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter11_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter12_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter13_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter14_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter15_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter16_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter17_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter18_reg;
reg   [15:0] tmp_92_reg_9219_pp0_iter19_reg;
reg   [15:0] tmp_93_reg_9224;
reg   [15:0] tmp_93_reg_9224_pp0_iter2_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter3_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter4_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter5_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter6_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter7_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter8_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter9_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter10_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter11_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter12_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter13_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter14_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter15_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter16_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter17_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter18_reg;
reg   [15:0] tmp_93_reg_9224_pp0_iter19_reg;
reg   [15:0] tmp_96_reg_9229;
reg   [15:0] tmp_96_reg_9229_pp0_iter2_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter3_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter4_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter5_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter6_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter7_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter8_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter9_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter10_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter11_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter12_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter13_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter14_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter15_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter16_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter17_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter18_reg;
reg   [15:0] tmp_96_reg_9229_pp0_iter19_reg;
reg   [15:0] tmp_97_reg_9234;
reg   [15:0] tmp_97_reg_9234_pp0_iter2_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter3_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter4_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter5_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter6_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter7_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter8_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter9_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter10_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter11_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter12_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter13_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter14_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter15_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter16_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter17_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter18_reg;
reg   [15:0] tmp_97_reg_9234_pp0_iter19_reg;
reg   [15:0] tmp_100_reg_9239;
reg   [15:0] tmp_100_reg_9239_pp0_iter2_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter3_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter4_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter5_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter6_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter7_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter8_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter9_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter10_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter11_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter12_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter13_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter14_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter15_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter16_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter17_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter18_reg;
reg   [15:0] tmp_100_reg_9239_pp0_iter19_reg;
reg   [15:0] tmp_101_reg_9244;
reg   [15:0] tmp_101_reg_9244_pp0_iter2_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter3_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter4_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter5_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter6_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter7_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter8_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter9_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter10_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter11_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter12_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter13_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter14_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter15_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter16_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter17_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter18_reg;
reg   [15:0] tmp_101_reg_9244_pp0_iter19_reg;
wire  signed [17:0] trunc_ln95_fu_728_p1;
reg  signed [17:0] trunc_ln95_reg_9249;
reg  signed [17:0] trunc_ln95_reg_9249_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_reg_9249_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_1_reg_9255;
reg  signed [17:0] trunc_ln95_1_reg_9255_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_1_reg_9255_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_1_reg_9255_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_1_reg_9255_pp0_iter10_reg;
reg   [15:0] tmp_reg_9261;
wire  signed [17:0] trunc_ln95_2_fu_752_p1;
reg  signed [17:0] trunc_ln95_2_reg_9266;
reg  signed [17:0] trunc_ln95_2_reg_9266_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_2_reg_9266_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_4_reg_9272;
reg  signed [17:0] trunc_ln95_4_reg_9272_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_4_reg_9272_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_4_reg_9272_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_4_reg_9272_pp0_iter10_reg;
reg   [15:0] tmp_55_reg_9278;
wire  signed [17:0] trunc_ln95_3_fu_776_p1;
reg  signed [17:0] trunc_ln95_3_reg_9283;
reg  signed [17:0] trunc_ln95_3_reg_9283_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_3_reg_9283_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_7_reg_9289;
reg  signed [17:0] trunc_ln95_7_reg_9289_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_7_reg_9289_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_7_reg_9289_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_7_reg_9289_pp0_iter10_reg;
reg   [15:0] tmp_90_reg_9295;
wire  signed [17:0] trunc_ln95_5_fu_800_p1;
reg  signed [17:0] trunc_ln95_5_reg_9300;
reg  signed [17:0] trunc_ln95_5_reg_9300_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_5_reg_9300_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_s_reg_9306;
reg  signed [17:0] trunc_ln95_s_reg_9306_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_s_reg_9306_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_s_reg_9306_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_s_reg_9306_pp0_iter10_reg;
reg   [15:0] tmp_121_reg_9312;
wire  signed [17:0] trunc_ln95_6_fu_824_p1;
reg  signed [17:0] trunc_ln95_6_reg_9317;
reg  signed [17:0] trunc_ln95_6_reg_9317_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_6_reg_9317_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_8_reg_9323;
reg  signed [17:0] trunc_ln95_8_reg_9323_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_8_reg_9323_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_8_reg_9323_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_8_reg_9323_pp0_iter10_reg;
reg   [15:0] tmp_146_reg_9329;
wire  signed [17:0] trunc_ln95_9_fu_848_p1;
reg  signed [17:0] trunc_ln95_9_reg_9334;
reg  signed [17:0] trunc_ln95_9_reg_9334_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_9_reg_9334_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_10_reg_9340;
reg  signed [17:0] trunc_ln95_10_reg_9340_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_10_reg_9340_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_10_reg_9340_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_10_reg_9340_pp0_iter10_reg;
reg   [15:0] tmp_171_reg_9346;
wire  signed [17:0] trunc_ln95_11_fu_872_p1;
reg  signed [17:0] trunc_ln95_11_reg_9351;
reg  signed [17:0] trunc_ln95_11_reg_9351_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_11_reg_9351_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_12_reg_9357;
reg  signed [17:0] trunc_ln95_12_reg_9357_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_12_reg_9357_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_12_reg_9357_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_12_reg_9357_pp0_iter10_reg;
reg   [15:0] tmp_196_reg_9363;
wire  signed [17:0] trunc_ln95_13_fu_896_p1;
reg  signed [17:0] trunc_ln95_13_reg_9368;
reg  signed [17:0] trunc_ln95_13_reg_9368_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_13_reg_9368_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_14_reg_9374;
reg  signed [17:0] trunc_ln95_14_reg_9374_pp0_iter7_reg;
reg  signed [17:0] trunc_ln95_14_reg_9374_pp0_iter8_reg;
reg  signed [17:0] trunc_ln95_14_reg_9374_pp0_iter9_reg;
reg  signed [17:0] trunc_ln95_14_reg_9374_pp0_iter10_reg;
reg   [15:0] tmp_221_reg_9380;
wire   [35:0] zext_ln1171_fu_923_p1;
wire   [35:0] zext_ln1171_1_fu_932_p1;
wire   [35:0] zext_ln1171_2_fu_941_p1;
wire   [35:0] zext_ln1171_3_fu_950_p1;
wire   [35:0] zext_ln1171_4_fu_959_p1;
wire   [35:0] zext_ln1171_5_fu_968_p1;
wire   [35:0] zext_ln1171_6_fu_977_p1;
wire   [35:0] zext_ln1171_7_fu_986_p1;
wire  signed [43:0] grp_fu_8740_p3;
reg  signed [43:0] sub_ln1246_reg_9513;
reg  signed [43:0] sub_ln1246_reg_9513_pp0_iter10_reg;
reg   [0:0] tmp_6_reg_9520;
reg   [0:0] tmp_6_reg_9520_pp0_iter10_reg;
reg   [0:0] tmp_6_reg_9520_pp0_iter11_reg;
reg   [0:0] tmp_6_reg_9520_pp0_iter12_reg;
wire   [23:0] trunc_ln727_fu_1010_p1;
reg   [23:0] trunc_ln727_reg_9528;
reg   [0:0] tmp_13_reg_9533;
reg   [0:0] tmp_13_reg_9533_pp0_iter10_reg;
reg   [0:0] tmp_13_reg_9533_pp0_iter11_reg;
reg   [0:0] tmp_13_reg_9533_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8758_p3;
reg  signed [43:0] sub_ln1246_4_reg_9539;
reg  signed [43:0] sub_ln1246_4_reg_9539_pp0_iter10_reg;
reg   [0:0] tmp_57_reg_9546;
reg   [0:0] tmp_57_reg_9546_pp0_iter10_reg;
reg   [0:0] tmp_57_reg_9546_pp0_iter11_reg;
reg   [0:0] tmp_57_reg_9546_pp0_iter12_reg;
wire   [23:0] trunc_ln727_2_fu_1038_p1;
reg   [23:0] trunc_ln727_2_reg_9554;
reg   [0:0] tmp_63_reg_9559;
reg   [0:0] tmp_63_reg_9559_pp0_iter10_reg;
reg   [0:0] tmp_63_reg_9559_pp0_iter11_reg;
reg   [0:0] tmp_63_reg_9559_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8776_p3;
reg  signed [43:0] sub_ln1246_8_reg_9565;
reg  signed [43:0] sub_ln1246_8_reg_9565_pp0_iter10_reg;
reg   [0:0] tmp_91_reg_9572;
reg   [0:0] tmp_91_reg_9572_pp0_iter10_reg;
reg   [0:0] tmp_91_reg_9572_pp0_iter11_reg;
reg   [0:0] tmp_91_reg_9572_pp0_iter12_reg;
wire   [23:0] trunc_ln727_4_fu_1066_p1;
reg   [23:0] trunc_ln727_4_reg_9580;
reg   [0:0] tmp_98_reg_9585;
reg   [0:0] tmp_98_reg_9585_pp0_iter10_reg;
reg   [0:0] tmp_98_reg_9585_pp0_iter11_reg;
reg   [0:0] tmp_98_reg_9585_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8794_p3;
reg  signed [43:0] sub_ln1246_12_reg_9591;
reg  signed [43:0] sub_ln1246_12_reg_9591_pp0_iter10_reg;
reg   [0:0] tmp_122_reg_9598;
reg   [0:0] tmp_122_reg_9598_pp0_iter10_reg;
reg   [0:0] tmp_122_reg_9598_pp0_iter11_reg;
reg   [0:0] tmp_122_reg_9598_pp0_iter12_reg;
wire   [23:0] trunc_ln727_6_fu_1094_p1;
reg   [23:0] trunc_ln727_6_reg_9606;
reg   [0:0] tmp_125_reg_9611;
reg   [0:0] tmp_125_reg_9611_pp0_iter10_reg;
reg   [0:0] tmp_125_reg_9611_pp0_iter11_reg;
reg   [0:0] tmp_125_reg_9611_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8812_p3;
reg  signed [43:0] sub_ln1246_16_reg_9617;
reg  signed [43:0] sub_ln1246_16_reg_9617_pp0_iter10_reg;
reg   [0:0] tmp_147_reg_9624;
reg   [0:0] tmp_147_reg_9624_pp0_iter10_reg;
reg   [0:0] tmp_147_reg_9624_pp0_iter11_reg;
reg   [0:0] tmp_147_reg_9624_pp0_iter12_reg;
wire   [23:0] trunc_ln727_8_fu_1122_p1;
reg   [23:0] trunc_ln727_8_reg_9632;
reg   [0:0] tmp_150_reg_9637;
reg   [0:0] tmp_150_reg_9637_pp0_iter10_reg;
reg   [0:0] tmp_150_reg_9637_pp0_iter11_reg;
reg   [0:0] tmp_150_reg_9637_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8830_p3;
reg  signed [43:0] sub_ln1246_20_reg_9643;
reg  signed [43:0] sub_ln1246_20_reg_9643_pp0_iter10_reg;
reg   [0:0] tmp_172_reg_9650;
reg   [0:0] tmp_172_reg_9650_pp0_iter10_reg;
reg   [0:0] tmp_172_reg_9650_pp0_iter11_reg;
reg   [0:0] tmp_172_reg_9650_pp0_iter12_reg;
wire   [23:0] trunc_ln727_10_fu_1150_p1;
reg   [23:0] trunc_ln727_10_reg_9658;
reg   [0:0] tmp_175_reg_9663;
reg   [0:0] tmp_175_reg_9663_pp0_iter10_reg;
reg   [0:0] tmp_175_reg_9663_pp0_iter11_reg;
reg   [0:0] tmp_175_reg_9663_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8848_p3;
reg  signed [43:0] sub_ln1246_24_reg_9669;
reg  signed [43:0] sub_ln1246_24_reg_9669_pp0_iter10_reg;
reg   [0:0] tmp_197_reg_9676;
reg   [0:0] tmp_197_reg_9676_pp0_iter10_reg;
reg   [0:0] tmp_197_reg_9676_pp0_iter11_reg;
reg   [0:0] tmp_197_reg_9676_pp0_iter12_reg;
wire   [23:0] trunc_ln727_12_fu_1178_p1;
reg   [23:0] trunc_ln727_12_reg_9684;
reg   [0:0] tmp_200_reg_9689;
reg   [0:0] tmp_200_reg_9689_pp0_iter10_reg;
reg   [0:0] tmp_200_reg_9689_pp0_iter11_reg;
reg   [0:0] tmp_200_reg_9689_pp0_iter12_reg;
wire  signed [43:0] grp_fu_8866_p3;
reg  signed [43:0] sub_ln1246_28_reg_9695;
reg  signed [43:0] sub_ln1246_28_reg_9695_pp0_iter10_reg;
reg   [0:0] tmp_222_reg_9702;
reg   [0:0] tmp_222_reg_9702_pp0_iter10_reg;
reg   [0:0] tmp_222_reg_9702_pp0_iter11_reg;
reg   [0:0] tmp_222_reg_9702_pp0_iter12_reg;
wire   [23:0] trunc_ln727_14_fu_1206_p1;
reg   [23:0] trunc_ln727_14_reg_9710;
reg   [0:0] tmp_225_reg_9715;
reg   [0:0] tmp_225_reg_9715_pp0_iter10_reg;
reg   [0:0] tmp_225_reg_9715_pp0_iter11_reg;
reg   [0:0] tmp_225_reg_9715_pp0_iter12_reg;
wire   [0:0] icmp_ln727_fu_1216_p2;
reg   [0:0] icmp_ln727_reg_9721;
wire  signed [35:0] grp_fu_8751_p2;
reg  signed [35:0] mul_ln1171_1_reg_9726;
wire   [23:0] trunc_ln727_1_fu_1221_p1;
reg   [23:0] trunc_ln727_1_reg_9731;
wire   [0:0] icmp_ln727_2_fu_1224_p2;
reg   [0:0] icmp_ln727_2_reg_9736;
wire  signed [35:0] grp_fu_8769_p2;
reg  signed [35:0] mul_ln1171_7_reg_9741;
wire   [23:0] trunc_ln727_3_fu_1229_p1;
reg   [23:0] trunc_ln727_3_reg_9746;
wire   [0:0] icmp_ln727_4_fu_1232_p2;
reg   [0:0] icmp_ln727_4_reg_9751;
wire  signed [35:0] grp_fu_8787_p2;
reg  signed [35:0] mul_ln1171_13_reg_9756;
wire   [23:0] trunc_ln727_5_fu_1237_p1;
reg   [23:0] trunc_ln727_5_reg_9761;
wire   [0:0] icmp_ln727_6_fu_1240_p2;
reg   [0:0] icmp_ln727_6_reg_9766;
wire  signed [35:0] grp_fu_8805_p2;
reg  signed [35:0] mul_ln1171_19_reg_9771;
wire   [23:0] trunc_ln727_7_fu_1245_p1;
reg   [23:0] trunc_ln727_7_reg_9776;
wire   [0:0] icmp_ln727_8_fu_1248_p2;
reg   [0:0] icmp_ln727_8_reg_9781;
wire  signed [35:0] grp_fu_8823_p2;
reg  signed [35:0] mul_ln1171_25_reg_9786;
wire   [23:0] trunc_ln727_9_fu_1253_p1;
reg   [23:0] trunc_ln727_9_reg_9791;
wire   [0:0] icmp_ln727_10_fu_1256_p2;
reg   [0:0] icmp_ln727_10_reg_9796;
wire  signed [35:0] grp_fu_8841_p2;
reg  signed [35:0] mul_ln1171_31_reg_9801;
wire   [23:0] trunc_ln727_11_fu_1261_p1;
reg   [23:0] trunc_ln727_11_reg_9806;
wire   [0:0] icmp_ln727_12_fu_1264_p2;
reg   [0:0] icmp_ln727_12_reg_9811;
wire  signed [35:0] grp_fu_8859_p2;
reg  signed [35:0] mul_ln1171_37_reg_9816;
wire   [23:0] trunc_ln727_13_fu_1269_p1;
reg   [23:0] trunc_ln727_13_reg_9821;
wire   [0:0] icmp_ln727_14_fu_1272_p2;
reg   [0:0] icmp_ln727_14_reg_9826;
wire  signed [35:0] grp_fu_8877_p2;
reg  signed [35:0] mul_ln1171_43_reg_9831;
wire   [23:0] trunc_ln727_15_fu_1277_p1;
reg   [23:0] trunc_ln727_15_reg_9836;
wire   [17:0] add_ln415_fu_1318_p2;
reg   [17:0] add_ln415_reg_9841;
reg   [17:0] add_ln415_reg_9841_pp0_iter12_reg;
reg   [0:0] tmp_15_reg_9846;
reg   [0:0] tmp_15_reg_9846_pp0_iter12_reg;
wire   [16:0] trunc_ln799_fu_1332_p1;
reg   [16:0] trunc_ln799_reg_9854;
wire   [43:0] add_ln1245_fu_1350_p2;
reg   [43:0] add_ln1245_reg_9859;
reg   [0:0] tmp_17_reg_9866;
reg   [0:0] tmp_17_reg_9866_pp0_iter12_reg;
reg   [0:0] tmp_17_reg_9866_pp0_iter13_reg;
wire   [0:0] icmp_ln727_1_fu_1364_p2;
reg   [0:0] icmp_ln727_1_reg_9874;
reg   [0:0] tmp_23_reg_9879;
reg   [0:0] tmp_23_reg_9879_pp0_iter12_reg;
reg   [0:0] tmp_23_reg_9879_pp0_iter13_reg;
wire   [17:0] add_ln415_4_fu_1415_p2;
reg   [17:0] add_ln415_4_reg_9885;
reg   [17:0] add_ln415_4_reg_9885_pp0_iter12_reg;
reg   [0:0] tmp_64_reg_9890;
reg   [0:0] tmp_64_reg_9890_pp0_iter12_reg;
wire   [16:0] trunc_ln799_5_fu_1429_p1;
reg   [16:0] trunc_ln799_5_reg_9898;
wire   [43:0] add_ln1245_2_fu_1447_p2;
reg   [43:0] add_ln1245_2_reg_9903;
reg   [0:0] tmp_65_reg_9910;
reg   [0:0] tmp_65_reg_9910_pp0_iter12_reg;
reg   [0:0] tmp_65_reg_9910_pp0_iter13_reg;
wire   [0:0] icmp_ln727_3_fu_1461_p2;
reg   [0:0] icmp_ln727_3_reg_9918;
reg   [0:0] tmp_68_reg_9923;
reg   [0:0] tmp_68_reg_9923_pp0_iter12_reg;
reg   [0:0] tmp_68_reg_9923_pp0_iter13_reg;
wire   [17:0] add_ln415_8_fu_1512_p2;
reg   [17:0] add_ln415_8_reg_9929;
reg   [17:0] add_ln415_8_reg_9929_pp0_iter12_reg;
reg   [0:0] tmp_99_reg_9934;
reg   [0:0] tmp_99_reg_9934_pp0_iter12_reg;
wire   [16:0] trunc_ln799_9_fu_1526_p1;
reg   [16:0] trunc_ln799_9_reg_9942;
wire   [43:0] add_ln1245_4_fu_1544_p2;
reg   [43:0] add_ln1245_4_reg_9947;
reg   [0:0] tmp_102_reg_9954;
reg   [0:0] tmp_102_reg_9954_pp0_iter12_reg;
reg   [0:0] tmp_102_reg_9954_pp0_iter13_reg;
wire   [0:0] icmp_ln727_5_fu_1558_p2;
reg   [0:0] icmp_ln727_5_reg_9962;
reg   [0:0] tmp_105_reg_9967;
reg   [0:0] tmp_105_reg_9967_pp0_iter12_reg;
reg   [0:0] tmp_105_reg_9967_pp0_iter13_reg;
wire   [17:0] add_ln415_12_fu_1609_p2;
reg   [17:0] add_ln415_12_reg_9973;
reg   [17:0] add_ln415_12_reg_9973_pp0_iter12_reg;
reg   [0:0] tmp_126_reg_9978;
reg   [0:0] tmp_126_reg_9978_pp0_iter12_reg;
wire   [16:0] trunc_ln799_13_fu_1623_p1;
reg   [16:0] trunc_ln799_13_reg_9986;
wire   [43:0] add_ln1245_6_fu_1641_p2;
reg   [43:0] add_ln1245_6_reg_9991;
reg   [0:0] tmp_127_reg_9998;
reg   [0:0] tmp_127_reg_9998_pp0_iter12_reg;
reg   [0:0] tmp_127_reg_9998_pp0_iter13_reg;
wire   [0:0] icmp_ln727_7_fu_1655_p2;
reg   [0:0] icmp_ln727_7_reg_10006;
reg   [0:0] tmp_130_reg_10011;
reg   [0:0] tmp_130_reg_10011_pp0_iter12_reg;
reg   [0:0] tmp_130_reg_10011_pp0_iter13_reg;
wire   [17:0] add_ln415_16_fu_1706_p2;
reg   [17:0] add_ln415_16_reg_10017;
reg   [17:0] add_ln415_16_reg_10017_pp0_iter12_reg;
reg   [0:0] tmp_151_reg_10022;
reg   [0:0] tmp_151_reg_10022_pp0_iter12_reg;
wire   [16:0] trunc_ln799_17_fu_1720_p1;
reg   [16:0] trunc_ln799_17_reg_10030;
wire   [43:0] add_ln1245_8_fu_1738_p2;
reg   [43:0] add_ln1245_8_reg_10035;
reg   [0:0] tmp_152_reg_10042;
reg   [0:0] tmp_152_reg_10042_pp0_iter12_reg;
reg   [0:0] tmp_152_reg_10042_pp0_iter13_reg;
wire   [0:0] icmp_ln727_9_fu_1752_p2;
reg   [0:0] icmp_ln727_9_reg_10050;
reg   [0:0] tmp_155_reg_10055;
reg   [0:0] tmp_155_reg_10055_pp0_iter12_reg;
reg   [0:0] tmp_155_reg_10055_pp0_iter13_reg;
wire   [17:0] add_ln415_20_fu_1803_p2;
reg   [17:0] add_ln415_20_reg_10061;
reg   [17:0] add_ln415_20_reg_10061_pp0_iter12_reg;
reg   [0:0] tmp_176_reg_10066;
reg   [0:0] tmp_176_reg_10066_pp0_iter12_reg;
wire   [16:0] trunc_ln799_21_fu_1817_p1;
reg   [16:0] trunc_ln799_21_reg_10074;
wire   [43:0] add_ln1245_10_fu_1835_p2;
reg   [43:0] add_ln1245_10_reg_10079;
reg   [0:0] tmp_177_reg_10086;
reg   [0:0] tmp_177_reg_10086_pp0_iter12_reg;
reg   [0:0] tmp_177_reg_10086_pp0_iter13_reg;
wire   [0:0] icmp_ln727_11_fu_1849_p2;
reg   [0:0] icmp_ln727_11_reg_10094;
reg   [0:0] tmp_180_reg_10099;
reg   [0:0] tmp_180_reg_10099_pp0_iter12_reg;
reg   [0:0] tmp_180_reg_10099_pp0_iter13_reg;
wire   [17:0] add_ln415_24_fu_1900_p2;
reg   [17:0] add_ln415_24_reg_10105;
reg   [17:0] add_ln415_24_reg_10105_pp0_iter12_reg;
reg   [0:0] tmp_201_reg_10110;
reg   [0:0] tmp_201_reg_10110_pp0_iter12_reg;
wire   [16:0] trunc_ln799_25_fu_1914_p1;
reg   [16:0] trunc_ln799_25_reg_10118;
wire   [43:0] add_ln1245_12_fu_1932_p2;
reg   [43:0] add_ln1245_12_reg_10123;
reg   [0:0] tmp_202_reg_10130;
reg   [0:0] tmp_202_reg_10130_pp0_iter12_reg;
reg   [0:0] tmp_202_reg_10130_pp0_iter13_reg;
wire   [0:0] icmp_ln727_13_fu_1946_p2;
reg   [0:0] icmp_ln727_13_reg_10138;
reg   [0:0] tmp_205_reg_10143;
reg   [0:0] tmp_205_reg_10143_pp0_iter12_reg;
reg   [0:0] tmp_205_reg_10143_pp0_iter13_reg;
wire   [17:0] add_ln415_28_fu_1997_p2;
reg   [17:0] add_ln415_28_reg_10149;
reg   [17:0] add_ln415_28_reg_10149_pp0_iter12_reg;
reg   [0:0] tmp_226_reg_10154;
reg   [0:0] tmp_226_reg_10154_pp0_iter12_reg;
wire   [16:0] trunc_ln799_29_fu_2011_p1;
reg   [16:0] trunc_ln799_29_reg_10162;
wire   [43:0] add_ln1245_14_fu_2029_p2;
reg   [43:0] add_ln1245_14_reg_10167;
reg   [0:0] tmp_227_reg_10174;
reg   [0:0] tmp_227_reg_10174_pp0_iter12_reg;
reg   [0:0] tmp_227_reg_10174_pp0_iter13_reg;
wire   [0:0] icmp_ln727_15_fu_2043_p2;
reg   [0:0] icmp_ln727_15_reg_10182;
reg   [0:0] tmp_230_reg_10187;
reg   [0:0] tmp_230_reg_10187_pp0_iter12_reg;
reg   [0:0] tmp_230_reg_10187_pp0_iter13_reg;
wire   [0:0] icmp_ln799_fu_2056_p2;
reg   [0:0] icmp_ln799_reg_10193;
wire   [17:0] add_ln415_1_fu_2099_p2;
reg   [17:0] add_ln415_1_reg_10198;
reg   [17:0] add_ln415_1_reg_10198_pp0_iter13_reg;
reg   [0:0] tmp_25_reg_10203;
reg   [0:0] tmp_25_reg_10203_pp0_iter13_reg;
wire   [16:0] trunc_ln799_2_fu_2113_p1;
reg   [16:0] trunc_ln799_2_reg_10211;
wire   [0:0] icmp_ln799_1_fu_2117_p2;
reg   [0:0] icmp_ln799_1_reg_10216;
wire   [17:0] add_ln415_5_fu_2160_p2;
reg   [17:0] add_ln415_5_reg_10221;
reg   [17:0] add_ln415_5_reg_10221_pp0_iter13_reg;
reg   [0:0] tmp_69_reg_10226;
reg   [0:0] tmp_69_reg_10226_pp0_iter13_reg;
wire   [16:0] trunc_ln799_6_fu_2174_p1;
reg   [16:0] trunc_ln799_6_reg_10234;
wire   [0:0] icmp_ln799_2_fu_2178_p2;
reg   [0:0] icmp_ln799_2_reg_10239;
wire   [17:0] add_ln415_9_fu_2221_p2;
reg   [17:0] add_ln415_9_reg_10244;
reg   [17:0] add_ln415_9_reg_10244_pp0_iter13_reg;
reg   [0:0] tmp_106_reg_10249;
reg   [0:0] tmp_106_reg_10249_pp0_iter13_reg;
wire   [16:0] trunc_ln799_10_fu_2235_p1;
reg   [16:0] trunc_ln799_10_reg_10257;
wire   [0:0] icmp_ln799_3_fu_2239_p2;
reg   [0:0] icmp_ln799_3_reg_10262;
wire   [17:0] add_ln415_13_fu_2282_p2;
reg   [17:0] add_ln415_13_reg_10267;
reg   [17:0] add_ln415_13_reg_10267_pp0_iter13_reg;
reg   [0:0] tmp_131_reg_10272;
reg   [0:0] tmp_131_reg_10272_pp0_iter13_reg;
wire   [16:0] trunc_ln799_14_fu_2296_p1;
reg   [16:0] trunc_ln799_14_reg_10280;
wire   [0:0] icmp_ln799_18_fu_2300_p2;
reg   [0:0] icmp_ln799_18_reg_10285;
wire   [17:0] add_ln415_17_fu_2343_p2;
reg   [17:0] add_ln415_17_reg_10290;
reg   [17:0] add_ln415_17_reg_10290_pp0_iter13_reg;
reg   [0:0] tmp_156_reg_10295;
reg   [0:0] tmp_156_reg_10295_pp0_iter13_reg;
wire   [16:0] trunc_ln799_18_fu_2357_p1;
reg   [16:0] trunc_ln799_18_reg_10303;
wire   [0:0] icmp_ln799_5_fu_2361_p2;
reg   [0:0] icmp_ln799_5_reg_10308;
wire   [17:0] add_ln415_21_fu_2404_p2;
reg   [17:0] add_ln415_21_reg_10313;
reg   [17:0] add_ln415_21_reg_10313_pp0_iter13_reg;
reg   [0:0] tmp_181_reg_10318;
reg   [0:0] tmp_181_reg_10318_pp0_iter13_reg;
wire   [16:0] trunc_ln799_22_fu_2418_p1;
reg   [16:0] trunc_ln799_22_reg_10326;
wire   [0:0] icmp_ln799_6_fu_2422_p2;
reg   [0:0] icmp_ln799_6_reg_10331;
wire   [17:0] add_ln415_25_fu_2465_p2;
reg   [17:0] add_ln415_25_reg_10336;
reg   [17:0] add_ln415_25_reg_10336_pp0_iter13_reg;
reg   [0:0] tmp_206_reg_10341;
reg   [0:0] tmp_206_reg_10341_pp0_iter13_reg;
wire   [16:0] trunc_ln799_26_fu_2479_p1;
reg   [16:0] trunc_ln799_26_reg_10349;
wire   [0:0] icmp_ln799_28_fu_2483_p2;
reg   [0:0] icmp_ln799_28_reg_10354;
wire   [17:0] add_ln415_29_fu_2526_p2;
reg   [17:0] add_ln415_29_reg_10359;
reg   [17:0] add_ln415_29_reg_10359_pp0_iter13_reg;
reg   [0:0] tmp_231_reg_10364;
reg   [0:0] tmp_231_reg_10364_pp0_iter13_reg;
wire   [16:0] trunc_ln799_30_fu_2540_p1;
reg   [16:0] trunc_ln799_30_reg_10372;
wire   [17:0] select_ln384_4_fu_2641_p3;
reg   [17:0] select_ln384_4_reg_10377;
reg  signed [17:0] select_ln384_4_reg_10377_pp0_iter14_reg;
wire   [0:0] icmp_ln799_4_fu_2648_p2;
reg   [0:0] icmp_ln799_4_reg_10382;
wire   [17:0] select_ln384_1_fu_2750_p3;
reg   [17:0] select_ln384_1_reg_10387;
reg  signed [17:0] select_ln384_1_reg_10387_pp0_iter14_reg;
wire   [0:0] icmp_ln799_9_fu_2757_p2;
reg   [0:0] icmp_ln799_9_reg_10392;
wire   [17:0] select_ln384_2_fu_2859_p3;
reg   [17:0] select_ln384_2_reg_10397;
reg  signed [17:0] select_ln384_2_reg_10397_pp0_iter14_reg;
wire   [0:0] icmp_ln799_12_fu_2866_p2;
reg   [0:0] icmp_ln799_12_reg_10402;
wire   [17:0] select_ln384_3_fu_2968_p3;
reg   [17:0] select_ln384_3_reg_10407;
reg  signed [17:0] select_ln384_3_reg_10407_pp0_iter14_reg;
wire   [0:0] icmp_ln799_15_fu_2975_p2;
reg   [0:0] icmp_ln799_15_reg_10412;
wire   [17:0] select_ln384_34_fu_3077_p3;
reg   [17:0] select_ln384_34_reg_10417;
reg  signed [17:0] select_ln384_34_reg_10417_pp0_iter14_reg;
wire   [0:0] icmp_ln799_19_fu_3084_p2;
reg   [0:0] icmp_ln799_19_reg_10422;
wire   [17:0] select_ln384_42_fu_3186_p3;
reg   [17:0] select_ln384_42_reg_10427;
reg  signed [17:0] select_ln384_42_reg_10427_pp0_iter14_reg;
wire   [0:0] icmp_ln799_22_fu_3193_p2;
reg   [0:0] icmp_ln799_22_reg_10432;
wire   [17:0] select_ln384_50_fu_3295_p3;
reg   [17:0] select_ln384_50_reg_10437;
reg  signed [17:0] select_ln384_50_reg_10437_pp0_iter14_reg;
wire   [0:0] icmp_ln799_25_fu_3302_p2;
reg   [0:0] icmp_ln799_25_reg_10442;
wire   [17:0] select_ln384_7_fu_3404_p3;
reg   [17:0] select_ln384_7_reg_10447;
reg  signed [17:0] select_ln384_7_reg_10447_pp0_iter14_reg;
wire   [0:0] icmp_ln799_29_fu_3411_p2;
reg   [0:0] icmp_ln799_29_reg_10452;
wire   [17:0] select_ln384_6_fu_3513_p3;
reg  signed [17:0] select_ln384_6_reg_10457;
wire   [17:0] select_ln384_14_fu_3617_p3;
reg  signed [17:0] select_ln384_14_reg_10462;
wire   [17:0] select_ln384_21_fu_3721_p3;
reg  signed [17:0] select_ln384_21_reg_10467;
wire   [17:0] select_ln384_28_fu_3825_p3;
reg  signed [17:0] select_ln384_28_reg_10472;
wire   [17:0] select_ln384_36_fu_3929_p3;
reg  signed [17:0] select_ln384_36_reg_10477;
wire   [17:0] select_ln384_44_fu_4033_p3;
reg  signed [17:0] select_ln384_44_reg_10482;
wire   [17:0] select_ln384_52_fu_4137_p3;
reg  signed [17:0] select_ln384_52_reg_10487;
wire   [17:0] select_ln384_59_fu_4241_p3;
reg  signed [17:0] select_ln384_59_reg_10492;
wire  signed [33:0] sext_ln1169_2_fu_4248_p1;
wire  signed [33:0] sext_ln1171_fu_4251_p1;
reg  signed [33:0] sext_ln1171_reg_10503;
reg  signed [33:0] sext_ln1171_reg_10503_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_1_fu_4254_p1;
reg  signed [33:0] sext_ln1171_1_reg_10509;
reg  signed [33:0] sext_ln1171_1_reg_10509_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_6_fu_4257_p1;
wire  signed [33:0] sext_ln1171_2_fu_4260_p1;
reg  signed [33:0] sext_ln1171_2_reg_10521;
reg  signed [33:0] sext_ln1171_2_reg_10521_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_8_fu_4263_p1;
reg  signed [33:0] sext_ln1171_8_reg_10527;
reg  signed [33:0] sext_ln1171_8_reg_10527_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_10_fu_4266_p1;
wire  signed [33:0] sext_ln1171_9_fu_4269_p1;
reg  signed [33:0] sext_ln1171_9_reg_10539;
reg  signed [33:0] sext_ln1171_9_reg_10539_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_10_fu_4272_p1;
reg  signed [33:0] sext_ln1171_10_reg_10545;
reg  signed [33:0] sext_ln1171_10_reg_10545_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_14_fu_4275_p1;
wire  signed [33:0] sext_ln1171_11_fu_4278_p1;
reg  signed [33:0] sext_ln1171_11_reg_10557;
reg  signed [33:0] sext_ln1171_11_reg_10557_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_12_fu_4281_p1;
reg  signed [33:0] sext_ln1171_12_reg_10563;
reg  signed [33:0] sext_ln1171_12_reg_10563_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_18_fu_4284_p1;
wire  signed [33:0] sext_ln1171_13_fu_4287_p1;
reg  signed [33:0] sext_ln1171_13_reg_10575;
reg  signed [33:0] sext_ln1171_13_reg_10575_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_14_fu_4290_p1;
reg  signed [33:0] sext_ln1171_14_reg_10581;
reg  signed [33:0] sext_ln1171_14_reg_10581_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_22_fu_4293_p1;
wire  signed [33:0] sext_ln1171_15_fu_4296_p1;
reg  signed [33:0] sext_ln1171_15_reg_10593;
reg  signed [33:0] sext_ln1171_15_reg_10593_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_16_fu_4299_p1;
reg  signed [33:0] sext_ln1171_16_reg_10599;
reg  signed [33:0] sext_ln1171_16_reg_10599_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_26_fu_4302_p1;
wire  signed [33:0] sext_ln1171_17_fu_4305_p1;
reg  signed [33:0] sext_ln1171_17_reg_10611;
reg  signed [33:0] sext_ln1171_17_reg_10611_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_18_fu_4308_p1;
reg  signed [33:0] sext_ln1171_18_reg_10617;
reg  signed [33:0] sext_ln1171_18_reg_10617_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_30_fu_4311_p1;
wire  signed [33:0] sext_ln1171_19_fu_4314_p1;
reg  signed [33:0] sext_ln1171_19_reg_10629;
reg  signed [33:0] sext_ln1171_19_reg_10629_pp0_iter16_reg;
wire  signed [33:0] sext_ln1171_20_fu_4317_p1;
reg  signed [33:0] sext_ln1171_20_reg_10635;
reg  signed [33:0] sext_ln1171_20_reg_10635_pp0_iter16_reg;
wire  signed [33:0] sext_ln1169_3_fu_4320_p1;
wire  signed [33:0] sext_ln1169_7_fu_4323_p1;
wire  signed [33:0] sext_ln1169_11_fu_4326_p1;
wire  signed [33:0] sext_ln1169_15_fu_4329_p1;
wire  signed [33:0] sext_ln1169_19_fu_4332_p1;
wire  signed [33:0] sext_ln1169_23_fu_4335_p1;
wire  signed [33:0] sext_ln1169_27_fu_4338_p1;
wire  signed [33:0] sext_ln1169_31_fu_4341_p1;
wire  signed [33:0] grp_fu_8884_p2;
reg  signed [33:0] mul_ln1171_2_reg_10689;
wire  signed [33:0] grp_fu_8890_p2;
reg  signed [33:0] mul_ln1171_3_reg_10694;
wire  signed [33:0] grp_fu_8896_p2;
reg  signed [33:0] mul_ln1171_8_reg_10699;
wire  signed [33:0] grp_fu_8902_p2;
reg  signed [33:0] mul_ln1171_9_reg_10704;
wire  signed [33:0] grp_fu_8908_p2;
reg  signed [33:0] mul_ln1171_14_reg_10709;
wire  signed [33:0] grp_fu_8914_p2;
reg  signed [33:0] mul_ln1171_15_reg_10714;
wire  signed [33:0] grp_fu_8920_p2;
reg  signed [33:0] mul_ln1171_20_reg_10719;
wire  signed [33:0] grp_fu_8926_p2;
reg  signed [33:0] mul_ln1171_21_reg_10724;
wire  signed [33:0] grp_fu_8932_p2;
reg  signed [33:0] mul_ln1171_26_reg_10729;
wire  signed [33:0] grp_fu_8938_p2;
reg  signed [33:0] mul_ln1171_27_reg_10734;
wire  signed [33:0] grp_fu_8944_p2;
reg  signed [33:0] mul_ln1171_32_reg_10739;
wire  signed [33:0] grp_fu_8950_p2;
reg  signed [33:0] mul_ln1171_33_reg_10744;
wire  signed [33:0] grp_fu_8956_p2;
reg  signed [33:0] mul_ln1171_38_reg_10749;
wire  signed [33:0] grp_fu_8962_p2;
reg  signed [33:0] mul_ln1171_39_reg_10754;
wire  signed [33:0] grp_fu_8968_p2;
reg  signed [33:0] mul_ln1171_44_reg_10759;
wire  signed [33:0] grp_fu_8974_p2;
reg  signed [33:0] mul_ln1171_45_reg_10764;
wire  signed [33:0] grp_fu_8980_p3;
reg  signed [33:0] sub_ln1246_1_reg_10769;
wire  signed [34:0] grp_fu_8986_p3;
reg  signed [34:0] add_ln1245_1_reg_10774;
wire  signed [33:0] grp_fu_8993_p3;
reg  signed [33:0] sub_ln1246_5_reg_10779;
wire  signed [34:0] grp_fu_8999_p3;
reg  signed [34:0] add_ln1245_3_reg_10784;
wire  signed [33:0] grp_fu_9006_p3;
reg  signed [33:0] sub_ln1246_9_reg_10789;
wire  signed [34:0] grp_fu_9012_p3;
reg  signed [34:0] add_ln1245_5_reg_10794;
wire  signed [33:0] grp_fu_9019_p3;
reg  signed [33:0] sub_ln1246_13_reg_10799;
wire  signed [34:0] grp_fu_9025_p3;
reg  signed [34:0] add_ln1245_7_reg_10804;
wire  signed [33:0] grp_fu_9032_p3;
reg  signed [33:0] sub_ln1246_17_reg_10809;
wire  signed [34:0] grp_fu_9038_p3;
reg  signed [34:0] add_ln1245_9_reg_10814;
wire  signed [33:0] grp_fu_9045_p3;
reg  signed [33:0] sub_ln1246_21_reg_10819;
wire  signed [34:0] grp_fu_9051_p3;
reg  signed [34:0] add_ln1245_11_reg_10824;
wire  signed [33:0] grp_fu_9058_p3;
reg  signed [33:0] sub_ln1246_25_reg_10829;
wire  signed [34:0] grp_fu_9064_p3;
reg  signed [34:0] add_ln1245_13_reg_10834;
wire  signed [33:0] grp_fu_9071_p3;
reg  signed [33:0] sub_ln1246_29_reg_10839;
wire  signed [34:0] grp_fu_9077_p3;
reg  signed [34:0] add_ln1245_15_reg_10844;
wire   [34:0] sub_ln1246_2_fu_4382_p2;
reg   [34:0] sub_ln1246_2_reg_10849;
reg   [34:0] sub_ln1246_2_reg_10849_pp0_iter21_reg;
reg   [34:0] sub_ln1246_2_reg_10849_pp0_iter22_reg;
reg   [34:0] sub_ln1246_2_reg_10849_pp0_iter23_reg;
reg   [0:0] tmp_27_reg_10861;
reg   [0:0] tmp_27_reg_10861_pp0_iter21_reg;
reg   [0:0] tmp_27_reg_10861_pp0_iter22_reg;
reg   [0:0] tmp_27_reg_10861_pp0_iter23_reg;
reg   [1:0] tmp_9_reg_10867;
reg   [1:0] tmp_9_reg_10867_pp0_iter21_reg;
reg   [1:0] tmp_9_reg_10867_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_3_fu_4417_p2;
reg   [34:0] sub_ln1246_3_reg_10873;
reg   [34:0] sub_ln1246_3_reg_10873_pp0_iter21_reg;
reg   [34:0] sub_ln1246_3_reg_10873_pp0_iter22_reg;
reg   [34:0] sub_ln1246_3_reg_10873_pp0_iter23_reg;
reg   [0:0] tmp_41_reg_10885;
reg   [0:0] tmp_41_reg_10885_pp0_iter21_reg;
reg   [0:0] tmp_41_reg_10885_pp0_iter22_reg;
reg   [0:0] tmp_41_reg_10885_pp0_iter23_reg;
reg   [1:0] tmp_3_reg_10891;
reg   [1:0] tmp_3_reg_10891_pp0_iter21_reg;
reg   [1:0] tmp_3_reg_10891_pp0_iter22_reg;
wire   [34:0] sub_ln1246_6_fu_4454_p2;
reg   [34:0] sub_ln1246_6_reg_10897;
reg   [34:0] sub_ln1246_6_reg_10897_pp0_iter21_reg;
reg   [34:0] sub_ln1246_6_reg_10897_pp0_iter22_reg;
reg   [34:0] sub_ln1246_6_reg_10897_pp0_iter23_reg;
reg   [0:0] tmp_70_reg_10909;
reg   [0:0] tmp_70_reg_10909_pp0_iter21_reg;
reg   [0:0] tmp_70_reg_10909_pp0_iter22_reg;
reg   [0:0] tmp_70_reg_10909_pp0_iter23_reg;
reg   [1:0] tmp_4_reg_10915;
reg   [1:0] tmp_4_reg_10915_pp0_iter21_reg;
reg   [1:0] tmp_4_reg_10915_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_7_fu_4489_p2;
reg   [34:0] sub_ln1246_7_reg_10921;
reg   [34:0] sub_ln1246_7_reg_10921_pp0_iter21_reg;
reg   [34:0] sub_ln1246_7_reg_10921_pp0_iter22_reg;
reg   [34:0] sub_ln1246_7_reg_10921_pp0_iter23_reg;
reg   [0:0] tmp_77_reg_10933;
reg   [0:0] tmp_77_reg_10933_pp0_iter21_reg;
reg   [0:0] tmp_77_reg_10933_pp0_iter22_reg;
reg   [0:0] tmp_77_reg_10933_pp0_iter23_reg;
reg   [1:0] tmp_14_reg_10939;
reg   [1:0] tmp_14_reg_10939_pp0_iter21_reg;
reg   [1:0] tmp_14_reg_10939_pp0_iter22_reg;
wire   [34:0] sub_ln1246_10_fu_4526_p2;
reg   [34:0] sub_ln1246_10_reg_10945;
reg   [34:0] sub_ln1246_10_reg_10945_pp0_iter21_reg;
reg   [34:0] sub_ln1246_10_reg_10945_pp0_iter22_reg;
reg   [34:0] sub_ln1246_10_reg_10945_pp0_iter23_reg;
reg   [0:0] tmp_107_reg_10957;
reg   [0:0] tmp_107_reg_10957_pp0_iter21_reg;
reg   [0:0] tmp_107_reg_10957_pp0_iter22_reg;
reg   [0:0] tmp_107_reg_10957_pp0_iter23_reg;
reg   [1:0] tmp_18_reg_10963;
reg   [1:0] tmp_18_reg_10963_pp0_iter21_reg;
reg   [1:0] tmp_18_reg_10963_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_11_fu_4561_p2;
reg   [34:0] sub_ln1246_11_reg_10969;
reg   [34:0] sub_ln1246_11_reg_10969_pp0_iter21_reg;
reg   [34:0] sub_ln1246_11_reg_10969_pp0_iter22_reg;
reg   [34:0] sub_ln1246_11_reg_10969_pp0_iter23_reg;
reg   [0:0] tmp_114_reg_10981;
reg   [0:0] tmp_114_reg_10981_pp0_iter21_reg;
reg   [0:0] tmp_114_reg_10981_pp0_iter22_reg;
reg   [0:0] tmp_114_reg_10981_pp0_iter23_reg;
reg   [1:0] tmp_22_reg_10987;
reg   [1:0] tmp_22_reg_10987_pp0_iter21_reg;
reg   [1:0] tmp_22_reg_10987_pp0_iter22_reg;
wire   [34:0] sub_ln1246_14_fu_4598_p2;
reg   [34:0] sub_ln1246_14_reg_10993;
reg   [34:0] sub_ln1246_14_reg_10993_pp0_iter21_reg;
reg   [34:0] sub_ln1246_14_reg_10993_pp0_iter22_reg;
reg   [34:0] sub_ln1246_14_reg_10993_pp0_iter23_reg;
reg   [0:0] tmp_132_reg_11005;
reg   [0:0] tmp_132_reg_11005_pp0_iter21_reg;
reg   [0:0] tmp_132_reg_11005_pp0_iter22_reg;
reg   [0:0] tmp_132_reg_11005_pp0_iter23_reg;
reg   [1:0] tmp_26_reg_11011;
reg   [1:0] tmp_26_reg_11011_pp0_iter21_reg;
reg   [1:0] tmp_26_reg_11011_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_15_fu_4633_p2;
reg   [34:0] sub_ln1246_15_reg_11017;
reg   [34:0] sub_ln1246_15_reg_11017_pp0_iter21_reg;
reg   [34:0] sub_ln1246_15_reg_11017_pp0_iter22_reg;
reg   [34:0] sub_ln1246_15_reg_11017_pp0_iter23_reg;
reg   [0:0] tmp_139_reg_11029;
reg   [0:0] tmp_139_reg_11029_pp0_iter21_reg;
reg   [0:0] tmp_139_reg_11029_pp0_iter22_reg;
reg   [0:0] tmp_139_reg_11029_pp0_iter23_reg;
reg   [1:0] tmp_30_reg_11035;
reg   [1:0] tmp_30_reg_11035_pp0_iter21_reg;
reg   [1:0] tmp_30_reg_11035_pp0_iter22_reg;
wire   [34:0] sub_ln1246_18_fu_4670_p2;
reg   [34:0] sub_ln1246_18_reg_11041;
reg   [34:0] sub_ln1246_18_reg_11041_pp0_iter21_reg;
reg   [34:0] sub_ln1246_18_reg_11041_pp0_iter22_reg;
reg   [34:0] sub_ln1246_18_reg_11041_pp0_iter23_reg;
reg   [0:0] tmp_157_reg_11053;
reg   [0:0] tmp_157_reg_11053_pp0_iter21_reg;
reg   [0:0] tmp_157_reg_11053_pp0_iter22_reg;
reg   [0:0] tmp_157_reg_11053_pp0_iter23_reg;
reg   [1:0] tmp_34_reg_11059;
reg   [1:0] tmp_34_reg_11059_pp0_iter21_reg;
reg   [1:0] tmp_34_reg_11059_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_19_fu_4705_p2;
reg   [34:0] sub_ln1246_19_reg_11065;
reg   [34:0] sub_ln1246_19_reg_11065_pp0_iter21_reg;
reg   [34:0] sub_ln1246_19_reg_11065_pp0_iter22_reg;
reg   [34:0] sub_ln1246_19_reg_11065_pp0_iter23_reg;
reg   [0:0] tmp_164_reg_11077;
reg   [0:0] tmp_164_reg_11077_pp0_iter21_reg;
reg   [0:0] tmp_164_reg_11077_pp0_iter22_reg;
reg   [0:0] tmp_164_reg_11077_pp0_iter23_reg;
reg   [1:0] tmp_38_reg_11083;
reg   [1:0] tmp_38_reg_11083_pp0_iter21_reg;
reg   [1:0] tmp_38_reg_11083_pp0_iter22_reg;
wire   [34:0] sub_ln1246_22_fu_4742_p2;
reg   [34:0] sub_ln1246_22_reg_11089;
reg   [34:0] sub_ln1246_22_reg_11089_pp0_iter21_reg;
reg   [34:0] sub_ln1246_22_reg_11089_pp0_iter22_reg;
reg   [34:0] sub_ln1246_22_reg_11089_pp0_iter23_reg;
reg   [0:0] tmp_182_reg_11101;
reg   [0:0] tmp_182_reg_11101_pp0_iter21_reg;
reg   [0:0] tmp_182_reg_11101_pp0_iter22_reg;
reg   [0:0] tmp_182_reg_11101_pp0_iter23_reg;
reg   [1:0] tmp_42_reg_11107;
reg   [1:0] tmp_42_reg_11107_pp0_iter21_reg;
reg   [1:0] tmp_42_reg_11107_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_23_fu_4777_p2;
reg   [34:0] sub_ln1246_23_reg_11113;
reg   [34:0] sub_ln1246_23_reg_11113_pp0_iter21_reg;
reg   [34:0] sub_ln1246_23_reg_11113_pp0_iter22_reg;
reg   [34:0] sub_ln1246_23_reg_11113_pp0_iter23_reg;
reg   [0:0] tmp_189_reg_11125;
reg   [0:0] tmp_189_reg_11125_pp0_iter21_reg;
reg   [0:0] tmp_189_reg_11125_pp0_iter22_reg;
reg   [0:0] tmp_189_reg_11125_pp0_iter23_reg;
reg   [1:0] tmp_46_reg_11131;
reg   [1:0] tmp_46_reg_11131_pp0_iter21_reg;
reg   [1:0] tmp_46_reg_11131_pp0_iter22_reg;
wire   [34:0] sub_ln1246_26_fu_4814_p2;
reg   [34:0] sub_ln1246_26_reg_11137;
reg   [34:0] sub_ln1246_26_reg_11137_pp0_iter21_reg;
reg   [34:0] sub_ln1246_26_reg_11137_pp0_iter22_reg;
reg   [34:0] sub_ln1246_26_reg_11137_pp0_iter23_reg;
reg   [0:0] tmp_207_reg_11149;
reg   [0:0] tmp_207_reg_11149_pp0_iter21_reg;
reg   [0:0] tmp_207_reg_11149_pp0_iter22_reg;
reg   [0:0] tmp_207_reg_11149_pp0_iter23_reg;
reg   [1:0] tmp_50_reg_11155;
reg   [1:0] tmp_50_reg_11155_pp0_iter21_reg;
reg   [1:0] tmp_50_reg_11155_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_27_fu_4849_p2;
reg   [34:0] sub_ln1246_27_reg_11161;
reg   [34:0] sub_ln1246_27_reg_11161_pp0_iter21_reg;
reg   [34:0] sub_ln1246_27_reg_11161_pp0_iter22_reg;
reg   [34:0] sub_ln1246_27_reg_11161_pp0_iter23_reg;
reg   [0:0] tmp_214_reg_11173;
reg   [0:0] tmp_214_reg_11173_pp0_iter21_reg;
reg   [0:0] tmp_214_reg_11173_pp0_iter22_reg;
reg   [0:0] tmp_214_reg_11173_pp0_iter23_reg;
reg   [1:0] tmp_54_reg_11179;
reg   [1:0] tmp_54_reg_11179_pp0_iter21_reg;
reg   [1:0] tmp_54_reg_11179_pp0_iter22_reg;
wire   [34:0] sub_ln1246_30_fu_4886_p2;
reg   [34:0] sub_ln1246_30_reg_11185;
reg   [34:0] sub_ln1246_30_reg_11185_pp0_iter21_reg;
reg   [34:0] sub_ln1246_30_reg_11185_pp0_iter22_reg;
reg   [34:0] sub_ln1246_30_reg_11185_pp0_iter23_reg;
reg   [0:0] tmp_232_reg_11197;
reg   [0:0] tmp_232_reg_11197_pp0_iter21_reg;
reg   [0:0] tmp_232_reg_11197_pp0_iter22_reg;
reg   [0:0] tmp_232_reg_11197_pp0_iter23_reg;
reg   [1:0] tmp_58_reg_11203;
reg   [1:0] tmp_58_reg_11203_pp0_iter21_reg;
reg   [1:0] tmp_58_reg_11203_pp0_iter22_reg;
(* use_dsp48 = "no" *) wire   [34:0] sub_ln1246_31_fu_4921_p2;
reg   [34:0] sub_ln1246_31_reg_11209;
reg   [34:0] sub_ln1246_31_reg_11209_pp0_iter21_reg;
reg   [34:0] sub_ln1246_31_reg_11209_pp0_iter22_reg;
reg   [34:0] sub_ln1246_31_reg_11209_pp0_iter23_reg;
reg   [0:0] tmp_239_reg_11221;
reg   [0:0] tmp_239_reg_11221_pp0_iter21_reg;
reg   [0:0] tmp_239_reg_11221_pp0_iter22_reg;
reg   [0:0] tmp_239_reg_11221_pp0_iter23_reg;
reg   [1:0] tmp_62_reg_11227;
reg   [1:0] tmp_62_reg_11227_pp0_iter21_reg;
reg   [1:0] tmp_62_reg_11227_pp0_iter22_reg;
wire   [0:0] icmp_ln412_fu_4977_p2;
reg   [0:0] icmp_ln412_reg_11233;
wire   [0:0] icmp_ln412_1_fu_5016_p2;
reg   [0:0] icmp_ln412_1_reg_11238;
wire   [0:0] icmp_ln412_2_fu_5055_p2;
reg   [0:0] icmp_ln412_2_reg_11243;
wire   [0:0] icmp_ln412_3_fu_5094_p2;
reg   [0:0] icmp_ln412_3_reg_11248;
wire   [0:0] icmp_ln412_4_fu_5133_p2;
reg   [0:0] icmp_ln412_4_reg_11253;
wire   [0:0] icmp_ln412_5_fu_5172_p2;
reg   [0:0] icmp_ln412_5_reg_11258;
wire   [0:0] icmp_ln412_6_fu_5211_p2;
reg   [0:0] icmp_ln412_6_reg_11263;
wire   [0:0] icmp_ln412_7_fu_5250_p2;
reg   [0:0] icmp_ln412_7_reg_11268;
wire   [0:0] icmp_ln412_8_fu_5289_p2;
reg   [0:0] icmp_ln412_8_reg_11273;
wire   [0:0] icmp_ln412_9_fu_5328_p2;
reg   [0:0] icmp_ln412_9_reg_11278;
wire   [0:0] icmp_ln412_10_fu_5367_p2;
reg   [0:0] icmp_ln412_10_reg_11283;
wire   [0:0] icmp_ln412_11_fu_5406_p2;
reg   [0:0] icmp_ln412_11_reg_11288;
wire   [0:0] icmp_ln412_12_fu_5445_p2;
reg   [0:0] icmp_ln412_12_reg_11293;
wire   [0:0] icmp_ln412_13_fu_5484_p2;
reg   [0:0] icmp_ln412_13_reg_11298;
wire   [0:0] icmp_ln412_14_fu_5523_p2;
reg   [0:0] icmp_ln412_14_reg_11303;
wire   [0:0] icmp_ln412_15_fu_5562_p2;
reg   [0:0] icmp_ln412_15_reg_11308;
wire   [15:0] add_ln415_2_fu_5593_p2;
reg   [15:0] add_ln415_2_reg_11313;
reg   [15:0] add_ln415_2_reg_11313_pp0_iter23_reg;
reg   [0:0] tmp_35_reg_11318;
reg   [0:0] tmp_35_reg_11318_pp0_iter23_reg;
wire   [14:0] trunc_ln799_3_fu_5607_p1;
reg   [14:0] trunc_ln799_3_reg_11325;
wire   [15:0] add_ln415_3_fu_5636_p2;
reg   [15:0] add_ln415_3_reg_11330;
reg   [15:0] add_ln415_3_reg_11330_pp0_iter23_reg;
reg   [0:0] tmp_49_reg_11335;
reg   [0:0] tmp_49_reg_11335_pp0_iter23_reg;
wire   [14:0] trunc_ln799_4_fu_5650_p1;
reg   [14:0] trunc_ln799_4_reg_11342;
wire   [15:0] add_ln415_6_fu_5679_p2;
reg   [15:0] add_ln415_6_reg_11347;
reg   [15:0] add_ln415_6_reg_11347_pp0_iter23_reg;
reg   [0:0] tmp_74_reg_11352;
reg   [0:0] tmp_74_reg_11352_pp0_iter23_reg;
wire   [14:0] trunc_ln799_7_fu_5693_p1;
reg   [14:0] trunc_ln799_7_reg_11359;
wire   [15:0] add_ln415_7_fu_5722_p2;
reg   [15:0] add_ln415_7_reg_11364;
reg   [15:0] add_ln415_7_reg_11364_pp0_iter23_reg;
reg   [0:0] tmp_83_reg_11369;
reg   [0:0] tmp_83_reg_11369_pp0_iter23_reg;
wire   [14:0] trunc_ln799_8_fu_5736_p1;
reg   [14:0] trunc_ln799_8_reg_11376;
wire   [15:0] add_ln415_10_fu_5765_p2;
reg   [15:0] add_ln415_10_reg_11381;
reg   [15:0] add_ln415_10_reg_11381_pp0_iter23_reg;
reg   [0:0] tmp_111_reg_11386;
reg   [0:0] tmp_111_reg_11386_pp0_iter23_reg;
wire   [14:0] trunc_ln799_11_fu_5779_p1;
reg   [14:0] trunc_ln799_11_reg_11393;
wire   [15:0] add_ln415_11_fu_5808_p2;
reg   [15:0] add_ln415_11_reg_11398;
reg   [15:0] add_ln415_11_reg_11398_pp0_iter23_reg;
reg   [0:0] tmp_118_reg_11403;
reg   [0:0] tmp_118_reg_11403_pp0_iter23_reg;
wire   [14:0] trunc_ln799_12_fu_5822_p1;
reg   [14:0] trunc_ln799_12_reg_11410;
wire   [15:0] add_ln415_14_fu_5851_p2;
reg   [15:0] add_ln415_14_reg_11415;
reg   [15:0] add_ln415_14_reg_11415_pp0_iter23_reg;
reg   [0:0] tmp_136_reg_11420;
reg   [0:0] tmp_136_reg_11420_pp0_iter23_reg;
wire   [14:0] trunc_ln799_15_fu_5865_p1;
reg   [14:0] trunc_ln799_15_reg_11427;
wire   [15:0] add_ln415_15_fu_5894_p2;
reg   [15:0] add_ln415_15_reg_11432;
reg   [15:0] add_ln415_15_reg_11432_pp0_iter23_reg;
reg   [0:0] tmp_143_reg_11437;
reg   [0:0] tmp_143_reg_11437_pp0_iter23_reg;
wire   [14:0] trunc_ln799_16_fu_5908_p1;
reg   [14:0] trunc_ln799_16_reg_11444;
wire   [15:0] add_ln415_18_fu_5937_p2;
reg   [15:0] add_ln415_18_reg_11449;
reg   [15:0] add_ln415_18_reg_11449_pp0_iter23_reg;
reg   [0:0] tmp_161_reg_11454;
reg   [0:0] tmp_161_reg_11454_pp0_iter23_reg;
wire   [14:0] trunc_ln799_19_fu_5951_p1;
reg   [14:0] trunc_ln799_19_reg_11461;
wire   [15:0] add_ln415_19_fu_5980_p2;
reg   [15:0] add_ln415_19_reg_11466;
reg   [15:0] add_ln415_19_reg_11466_pp0_iter23_reg;
reg   [0:0] tmp_168_reg_11471;
reg   [0:0] tmp_168_reg_11471_pp0_iter23_reg;
wire   [14:0] trunc_ln799_20_fu_5994_p1;
reg   [14:0] trunc_ln799_20_reg_11478;
wire   [15:0] add_ln415_22_fu_6023_p2;
reg   [15:0] add_ln415_22_reg_11483;
reg   [15:0] add_ln415_22_reg_11483_pp0_iter23_reg;
reg   [0:0] tmp_186_reg_11488;
reg   [0:0] tmp_186_reg_11488_pp0_iter23_reg;
wire   [14:0] trunc_ln799_23_fu_6037_p1;
reg   [14:0] trunc_ln799_23_reg_11495;
wire   [15:0] add_ln415_23_fu_6066_p2;
reg   [15:0] add_ln415_23_reg_11500;
reg   [15:0] add_ln415_23_reg_11500_pp0_iter23_reg;
reg   [0:0] tmp_193_reg_11505;
reg   [0:0] tmp_193_reg_11505_pp0_iter23_reg;
wire   [14:0] trunc_ln799_24_fu_6080_p1;
reg   [14:0] trunc_ln799_24_reg_11512;
wire   [15:0] add_ln415_26_fu_6109_p2;
reg   [15:0] add_ln415_26_reg_11517;
reg   [15:0] add_ln415_26_reg_11517_pp0_iter23_reg;
reg   [0:0] tmp_211_reg_11522;
reg   [0:0] tmp_211_reg_11522_pp0_iter23_reg;
wire   [14:0] trunc_ln799_27_fu_6123_p1;
reg   [14:0] trunc_ln799_27_reg_11529;
wire   [15:0] add_ln415_27_fu_6152_p2;
reg   [15:0] add_ln415_27_reg_11534;
reg   [15:0] add_ln415_27_reg_11534_pp0_iter23_reg;
reg   [0:0] tmp_218_reg_11539;
reg   [0:0] tmp_218_reg_11539_pp0_iter23_reg;
wire   [14:0] trunc_ln799_28_fu_6166_p1;
reg   [14:0] trunc_ln799_28_reg_11546;
wire   [15:0] add_ln415_30_fu_6195_p2;
reg   [15:0] add_ln415_30_reg_11551;
reg   [15:0] add_ln415_30_reg_11551_pp0_iter23_reg;
reg   [0:0] tmp_236_reg_11556;
reg   [0:0] tmp_236_reg_11556_pp0_iter23_reg;
wire   [14:0] trunc_ln799_31_fu_6209_p1;
reg   [14:0] trunc_ln799_31_reg_11563;
wire   [15:0] add_ln415_31_fu_6238_p2;
reg   [15:0] add_ln415_31_reg_11568;
reg   [15:0] add_ln415_31_reg_11568_pp0_iter23_reg;
reg   [0:0] tmp_243_reg_11573;
reg   [0:0] tmp_243_reg_11573_pp0_iter23_reg;
wire   [14:0] trunc_ln799_32_fu_6252_p1;
reg   [14:0] trunc_ln799_32_reg_11580;
wire   [0:0] icmp_ln1049_fu_6256_p2;
reg   [0:0] icmp_ln1049_reg_11585;
wire   [0:0] icmp_ln777_fu_6261_p2;
reg   [0:0] icmp_ln777_reg_11592;
wire   [0:0] icmp_ln799_7_fu_6266_p2;
reg   [0:0] icmp_ln799_7_reg_11597;
wire   [0:0] icmp_ln1049_1_fu_6271_p2;
reg   [0:0] icmp_ln1049_1_reg_11602;
wire   [0:0] icmp_ln777_1_fu_6276_p2;
reg   [0:0] icmp_ln777_1_reg_11609;
wire   [0:0] icmp_ln799_8_fu_6281_p2;
reg   [0:0] icmp_ln799_8_reg_11614;
wire   [0:0] icmp_ln1049_2_fu_6286_p2;
reg   [0:0] icmp_ln1049_2_reg_11619;
wire   [0:0] icmp_ln777_2_fu_6291_p2;
reg   [0:0] icmp_ln777_2_reg_11626;
wire   [0:0] icmp_ln799_10_fu_6296_p2;
reg   [0:0] icmp_ln799_10_reg_11631;
wire   [0:0] icmp_ln1049_3_fu_6301_p2;
reg   [0:0] icmp_ln1049_3_reg_11636;
wire   [0:0] icmp_ln777_3_fu_6306_p2;
reg   [0:0] icmp_ln777_3_reg_11643;
wire   [0:0] icmp_ln799_11_fu_6311_p2;
reg   [0:0] icmp_ln799_11_reg_11648;
wire   [0:0] icmp_ln1049_4_fu_6316_p2;
reg   [0:0] icmp_ln1049_4_reg_11653;
wire   [0:0] icmp_ln777_4_fu_6321_p2;
reg   [0:0] icmp_ln777_4_reg_11660;
wire   [0:0] icmp_ln799_13_fu_6326_p2;
reg   [0:0] icmp_ln799_13_reg_11665;
wire   [0:0] icmp_ln1049_5_fu_6331_p2;
reg   [0:0] icmp_ln1049_5_reg_11670;
wire   [0:0] icmp_ln777_5_fu_6336_p2;
reg   [0:0] icmp_ln777_5_reg_11677;
wire   [0:0] icmp_ln799_14_fu_6341_p2;
reg   [0:0] icmp_ln799_14_reg_11682;
wire   [0:0] icmp_ln1049_6_fu_6346_p2;
reg   [0:0] icmp_ln1049_6_reg_11687;
wire   [0:0] icmp_ln777_6_fu_6351_p2;
reg   [0:0] icmp_ln777_6_reg_11694;
wire   [0:0] icmp_ln799_16_fu_6356_p2;
reg   [0:0] icmp_ln799_16_reg_11699;
wire   [0:0] icmp_ln1049_7_fu_6361_p2;
reg   [0:0] icmp_ln1049_7_reg_11704;
wire   [0:0] icmp_ln777_7_fu_6366_p2;
reg   [0:0] icmp_ln777_7_reg_11711;
wire   [0:0] icmp_ln799_17_fu_6371_p2;
reg   [0:0] icmp_ln799_17_reg_11716;
wire   [0:0] icmp_ln1049_8_fu_6376_p2;
reg   [0:0] icmp_ln1049_8_reg_11721;
wire   [0:0] icmp_ln777_8_fu_6381_p2;
reg   [0:0] icmp_ln777_8_reg_11728;
wire   [0:0] icmp_ln799_20_fu_6386_p2;
reg   [0:0] icmp_ln799_20_reg_11733;
wire   [0:0] icmp_ln1049_9_fu_6391_p2;
reg   [0:0] icmp_ln1049_9_reg_11738;
wire   [0:0] icmp_ln777_9_fu_6396_p2;
reg   [0:0] icmp_ln777_9_reg_11745;
wire   [0:0] icmp_ln799_21_fu_6401_p2;
reg   [0:0] icmp_ln799_21_reg_11750;
wire   [0:0] icmp_ln1049_10_fu_6406_p2;
reg   [0:0] icmp_ln1049_10_reg_11755;
wire   [0:0] icmp_ln777_10_fu_6411_p2;
reg   [0:0] icmp_ln777_10_reg_11762;
wire   [0:0] icmp_ln799_23_fu_6416_p2;
reg   [0:0] icmp_ln799_23_reg_11767;
wire   [0:0] icmp_ln1049_11_fu_6421_p2;
reg   [0:0] icmp_ln1049_11_reg_11772;
wire   [0:0] icmp_ln777_11_fu_6426_p2;
reg   [0:0] icmp_ln777_11_reg_11779;
wire   [0:0] icmp_ln799_24_fu_6431_p2;
reg   [0:0] icmp_ln799_24_reg_11784;
wire   [0:0] icmp_ln1049_12_fu_6436_p2;
reg   [0:0] icmp_ln1049_12_reg_11789;
wire   [0:0] icmp_ln777_12_fu_6441_p2;
reg   [0:0] icmp_ln777_12_reg_11796;
wire   [0:0] icmp_ln799_26_fu_6446_p2;
reg   [0:0] icmp_ln799_26_reg_11801;
wire   [0:0] icmp_ln1049_13_fu_6451_p2;
reg   [0:0] icmp_ln1049_13_reg_11806;
wire   [0:0] icmp_ln777_13_fu_6456_p2;
reg   [0:0] icmp_ln777_13_reg_11813;
wire   [0:0] icmp_ln799_27_fu_6461_p2;
reg   [0:0] icmp_ln799_27_reg_11818;
wire   [0:0] icmp_ln1049_14_fu_6466_p2;
reg   [0:0] icmp_ln1049_14_reg_11823;
wire   [0:0] icmp_ln777_14_fu_6471_p2;
reg   [0:0] icmp_ln777_14_reg_11830;
wire   [0:0] icmp_ln799_30_fu_6476_p2;
reg   [0:0] icmp_ln799_30_reg_11835;
wire   [0:0] icmp_ln1049_15_fu_6481_p2;
reg   [0:0] icmp_ln1049_15_reg_11840;
wire   [0:0] icmp_ln777_15_fu_6486_p2;
reg   [0:0] icmp_ln777_15_reg_11847;
wire   [0:0] icmp_ln799_31_fu_6491_p2;
reg   [0:0] icmp_ln799_31_reg_11852;
reg    grp_phase_sincos_LUT_fu_261_ap_start;
wire    grp_phase_sincos_LUT_fu_261_ap_done;
wire    grp_phase_sincos_LUT_fu_261_ap_idle;
wire    grp_phase_sincos_LUT_fu_261_ap_ready;
reg    grp_phase_sincos_LUT_fu_261_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_261_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_261_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call13;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call13;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call13;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call13;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call13;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call13;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call13;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call13;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call13;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call13;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call13;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call13;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call13;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call13;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call13;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call13;
wire    ap_block_pp0_stage0_11001_ignoreCallOp35;
reg    grp_phase_sincos_LUT_fu_270_ap_start;
wire    grp_phase_sincos_LUT_fu_270_ap_done;
wire    grp_phase_sincos_LUT_fu_270_ap_idle;
wire    grp_phase_sincos_LUT_fu_270_ap_ready;
reg    grp_phase_sincos_LUT_fu_270_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_270_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_270_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call218;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call218;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call218;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call218;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call218;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call218;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call218;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call218;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call218;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call218;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call218;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call218;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call218;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call218;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call218;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call218;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call218;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call218;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call218;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call218;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call218;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call218;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call218;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call218;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call218;
wire    ap_block_pp0_stage0_11001_ignoreCallOp39;
reg    grp_phase_sincos_LUT_fu_279_ap_start;
wire    grp_phase_sincos_LUT_fu_279_ap_done;
wire    grp_phase_sincos_LUT_fu_279_ap_idle;
wire    grp_phase_sincos_LUT_fu_279_ap_ready;
reg    grp_phase_sincos_LUT_fu_279_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_279_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_279_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call423;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call423;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call423;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call423;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call423;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call423;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call423;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call423;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call423;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call423;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call423;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call423;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call423;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call423;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call423;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call423;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call423;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call423;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call423;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call423;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call423;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call423;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call423;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call423;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call423;
wire    ap_block_pp0_stage0_11001_ignoreCallOp43;
reg    grp_phase_sincos_LUT_fu_288_ap_start;
wire    grp_phase_sincos_LUT_fu_288_ap_done;
wire    grp_phase_sincos_LUT_fu_288_ap_idle;
wire    grp_phase_sincos_LUT_fu_288_ap_ready;
reg    grp_phase_sincos_LUT_fu_288_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_288_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_288_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call628;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call628;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call628;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call628;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call628;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call628;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call628;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call628;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call628;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call628;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call628;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call628;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call628;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call628;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call628;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call628;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call628;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call628;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call628;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call628;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call628;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call628;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call628;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call628;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call628;
wire    ap_block_pp0_stage0_11001_ignoreCallOp47;
reg    grp_phase_sincos_LUT_fu_297_ap_start;
wire    grp_phase_sincos_LUT_fu_297_ap_done;
wire    grp_phase_sincos_LUT_fu_297_ap_idle;
wire    grp_phase_sincos_LUT_fu_297_ap_ready;
reg    grp_phase_sincos_LUT_fu_297_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_297_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_297_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call833;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call833;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call833;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call833;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call833;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call833;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call833;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call833;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call833;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call833;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call833;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call833;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call833;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call833;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call833;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call833;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call833;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call833;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call833;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call833;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call833;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call833;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call833;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call833;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call833;
wire    ap_block_pp0_stage0_11001_ignoreCallOp51;
reg    grp_phase_sincos_LUT_fu_306_ap_start;
wire    grp_phase_sincos_LUT_fu_306_ap_done;
wire    grp_phase_sincos_LUT_fu_306_ap_idle;
wire    grp_phase_sincos_LUT_fu_306_ap_ready;
reg    grp_phase_sincos_LUT_fu_306_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_306_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_306_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1038;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call1038;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1038;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1038;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1038;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1038;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call1038;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call1038;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call1038;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call1038;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call1038;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call1038;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call1038;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call1038;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call1038;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call1038;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call1038;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call1038;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call1038;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call1038;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call1038;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call1038;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call1038;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call1038;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call1038;
wire    ap_block_pp0_stage0_11001_ignoreCallOp55;
reg    grp_phase_sincos_LUT_fu_315_ap_start;
wire    grp_phase_sincos_LUT_fu_315_ap_done;
wire    grp_phase_sincos_LUT_fu_315_ap_idle;
wire    grp_phase_sincos_LUT_fu_315_ap_ready;
reg    grp_phase_sincos_LUT_fu_315_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_315_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_315_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1243;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call1243;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1243;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1243;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1243;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1243;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call1243;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call1243;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call1243;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call1243;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call1243;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call1243;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call1243;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call1243;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call1243;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call1243;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call1243;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call1243;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call1243;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call1243;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call1243;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call1243;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call1243;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call1243;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call1243;
wire    ap_block_pp0_stage0_11001_ignoreCallOp59;
reg    grp_phase_sincos_LUT_fu_324_ap_start;
wire    grp_phase_sincos_LUT_fu_324_ap_done;
wire    grp_phase_sincos_LUT_fu_324_ap_idle;
wire    grp_phase_sincos_LUT_fu_324_ap_ready;
reg    grp_phase_sincos_LUT_fu_324_ap_ce;
wire   [20:0] grp_phase_sincos_LUT_fu_324_acc;
wire   [51:0] grp_phase_sincos_LUT_fu_324_ap_return;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call1448;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call1448;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call1448;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call1448;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call1448;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call1448;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call1448;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call1448;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call1448;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call1448;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call1448;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call1448;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call1448;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call1448;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call1448;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call1448;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call1448;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call1448;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call1448;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call1448;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call1448;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call1448;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call1448;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call1448;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call1448;
wire    ap_block_pp0_stage0_11001_ignoreCallOp63;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln573_fu_333_p1;
wire  signed [42:0] shl_ln_fu_992_p3;
wire  signed [42:0] shl_ln737_4_fu_1020_p3;
wire  signed [42:0] shl_ln737_8_fu_1048_p3;
wire  signed [42:0] shl_ln737_11_fu_1076_p3;
wire  signed [42:0] shl_ln737_15_fu_1104_p3;
wire  signed [42:0] shl_ln737_19_fu_1132_p3;
wire  signed [42:0] shl_ln737_23_fu_1160_p3;
wire  signed [42:0] shl_ln737_27_fu_1188_p3;
wire   [0:0] tmp_8_fu_1289_p3;
wire   [0:0] or_ln412_fu_1303_p2;
wire   [0:0] tmp_11_fu_1296_p3;
wire   [0:0] and_ln412_fu_1308_p2;
wire   [17:0] trunc_ln2_fu_1280_p4;
wire   [17:0] zext_ln415_fu_1314_p1;
wire   [42:0] shl_ln737_1_fu_1336_p3;
wire  signed [43:0] sext_ln712_3_fu_1343_p1;
wire  signed [43:0] sext_ln712_1_fu_1347_p1;
wire   [0:0] tmp_59_fu_1386_p3;
wire   [0:0] or_ln412_10_fu_1400_p2;
wire   [0:0] tmp_61_fu_1393_p3;
wire   [0:0] and_ln412_4_fu_1405_p2;
wire   [17:0] trunc_ln717_4_fu_1377_p4;
wire   [17:0] zext_ln415_4_fu_1411_p1;
wire   [42:0] shl_ln737_5_fu_1433_p3;
wire  signed [43:0] sext_ln712_8_fu_1440_p1;
wire  signed [43:0] sext_ln712_9_fu_1444_p1;
wire   [0:0] tmp_94_fu_1483_p3;
wire   [0:0] or_ln412_2_fu_1497_p2;
wire   [0:0] tmp_95_fu_1490_p3;
wire   [0:0] and_ln412_8_fu_1502_p2;
wire   [17:0] trunc_ln717_8_fu_1474_p4;
wire   [17:0] zext_ln415_8_fu_1508_p1;
wire   [42:0] shl_ln737_9_fu_1530_p3;
wire  signed [43:0] sext_ln712_14_fu_1537_p1;
wire  signed [43:0] sext_ln712_15_fu_1541_p1;
wire   [0:0] tmp_123_fu_1580_p3;
wire   [0:0] or_ln412_3_fu_1594_p2;
wire   [0:0] tmp_124_fu_1587_p3;
wire   [0:0] and_ln412_12_fu_1599_p2;
wire   [17:0] trunc_ln717_11_fu_1571_p4;
wire   [17:0] zext_ln415_12_fu_1605_p1;
wire   [42:0] shl_ln737_12_fu_1627_p3;
wire  signed [43:0] sext_ln712_20_fu_1634_p1;
wire  signed [43:0] sext_ln712_21_fu_1638_p1;
wire   [0:0] tmp_148_fu_1677_p3;
wire   [0:0] or_ln412_4_fu_1691_p2;
wire   [0:0] tmp_149_fu_1684_p3;
wire   [0:0] and_ln412_16_fu_1696_p2;
wire   [17:0] trunc_ln717_15_fu_1668_p4;
wire   [17:0] zext_ln415_16_fu_1702_p1;
wire   [42:0] shl_ln737_16_fu_1724_p3;
wire  signed [43:0] sext_ln712_26_fu_1731_p1;
wire  signed [43:0] sext_ln712_27_fu_1735_p1;
wire   [0:0] tmp_173_fu_1774_p3;
wire   [0:0] or_ln412_5_fu_1788_p2;
wire   [0:0] tmp_174_fu_1781_p3;
wire   [0:0] and_ln412_20_fu_1793_p2;
wire   [17:0] trunc_ln717_19_fu_1765_p4;
wire   [17:0] zext_ln415_20_fu_1799_p1;
wire   [42:0] shl_ln737_20_fu_1821_p3;
wire  signed [43:0] sext_ln712_32_fu_1828_p1;
wire  signed [43:0] sext_ln712_33_fu_1832_p1;
wire   [0:0] tmp_198_fu_1871_p3;
wire   [0:0] or_ln412_6_fu_1885_p2;
wire   [0:0] tmp_199_fu_1878_p3;
wire   [0:0] and_ln412_24_fu_1890_p2;
wire   [17:0] trunc_ln717_23_fu_1862_p4;
wire   [17:0] zext_ln415_24_fu_1896_p1;
wire   [42:0] shl_ln737_24_fu_1918_p3;
wire  signed [43:0] sext_ln712_38_fu_1925_p1;
wire  signed [43:0] sext_ln712_39_fu_1929_p1;
wire   [0:0] tmp_223_fu_1968_p3;
wire   [0:0] or_ln412_7_fu_1982_p2;
wire   [0:0] tmp_224_fu_1975_p3;
wire   [0:0] and_ln412_28_fu_1987_p2;
wire   [17:0] trunc_ln717_27_fu_1959_p4;
wire   [17:0] zext_ln415_28_fu_1993_p1;
wire   [42:0] shl_ln737_28_fu_2015_p3;
wire  signed [43:0] sext_ln712_44_fu_2022_p1;
wire  signed [43:0] sext_ln712_45_fu_2026_p1;
wire   [0:0] tmp_19_fu_2070_p3;
wire   [0:0] or_ln412_1_fu_2084_p2;
wire   [0:0] tmp_21_fu_2077_p3;
wire   [0:0] and_ln412_1_fu_2089_p2;
wire   [17:0] trunc_ln717_1_fu_2061_p4;
wire   [17:0] zext_ln415_1_fu_2095_p1;
wire   [0:0] tmp_66_fu_2131_p3;
wire   [0:0] or_ln412_11_fu_2145_p2;
wire   [0:0] tmp_67_fu_2138_p3;
wire   [0:0] and_ln412_5_fu_2150_p2;
wire   [17:0] trunc_ln717_5_fu_2122_p4;
wire   [17:0] zext_ln415_5_fu_2156_p1;
wire   [0:0] tmp_103_fu_2192_p3;
wire   [0:0] or_ln412_14_fu_2206_p2;
wire   [0:0] tmp_104_fu_2199_p3;
wire   [0:0] and_ln412_9_fu_2211_p2;
wire   [17:0] trunc_ln717_9_fu_2183_p4;
wire   [17:0] zext_ln415_9_fu_2217_p1;
wire   [0:0] tmp_128_fu_2253_p3;
wire   [0:0] or_ln412_17_fu_2267_p2;
wire   [0:0] tmp_129_fu_2260_p3;
wire   [0:0] and_ln412_13_fu_2272_p2;
wire   [17:0] trunc_ln717_12_fu_2244_p4;
wire   [17:0] zext_ln415_13_fu_2278_p1;
wire   [0:0] tmp_153_fu_2314_p3;
wire   [0:0] or_ln412_20_fu_2328_p2;
wire   [0:0] tmp_154_fu_2321_p3;
wire   [0:0] and_ln412_17_fu_2333_p2;
wire   [17:0] trunc_ln717_16_fu_2305_p4;
wire   [17:0] zext_ln415_17_fu_2339_p1;
wire   [0:0] tmp_178_fu_2375_p3;
wire   [0:0] or_ln412_23_fu_2389_p2;
wire   [0:0] tmp_179_fu_2382_p3;
wire   [0:0] and_ln412_21_fu_2394_p2;
wire   [17:0] trunc_ln717_20_fu_2366_p4;
wire   [17:0] zext_ln415_21_fu_2400_p1;
wire   [0:0] tmp_203_fu_2436_p3;
wire   [0:0] or_ln412_26_fu_2450_p2;
wire   [0:0] tmp_204_fu_2443_p3;
wire   [0:0] and_ln412_25_fu_2455_p2;
wire   [17:0] trunc_ln717_24_fu_2427_p4;
wire   [17:0] zext_ln415_25_fu_2461_p1;
wire   [0:0] tmp_228_fu_2497_p3;
wire   [0:0] or_ln412_29_fu_2511_p2;
wire   [0:0] tmp_229_fu_2504_p3;
wire   [0:0] and_ln412_29_fu_2516_p2;
wire   [17:0] trunc_ln717_28_fu_2488_p4;
wire   [17:0] zext_ln415_29_fu_2522_p1;
wire   [0:0] xor_ln416_fu_2544_p2;
wire   [0:0] and_ln416_fu_2549_p2;
wire   [0:0] xor_ln780_fu_2554_p2;
wire   [0:0] xor_ln790_fu_2573_p2;
wire   [0:0] select_ln787_fu_2559_p3;
wire   [0:0] xor_ln794_fu_2583_p2;
wire   [0:0] or_ln794_fu_2589_p2;
wire   [0:0] select_ln789_fu_2566_p3;
wire   [0:0] and_ln795_fu_2600_p2;
wire   [0:0] xor_ln795_fu_2605_p2;
wire   [0:0] or_ln790_fu_2578_p2;
wire   [0:0] or_ln797_1_fu_2611_p2;
wire   [0:0] and_ln797_fu_2616_p2;
wire   [0:0] and_ln794_fu_2594_p2;
wire   [0:0] and_ln797_1_fu_2622_p2;
wire   [0:0] or_ln384_fu_2635_p2;
wire   [17:0] select_ln384_fu_2627_p3;
wire   [0:0] xor_ln416_8_fu_2653_p2;
wire   [0:0] and_ln416_4_fu_2658_p2;
wire   [0:0] xor_ln780_2_fu_2663_p2;
wire   [0:0] xor_ln790_8_fu_2682_p2;
wire   [0:0] select_ln787_4_fu_2668_p3;
wire   [0:0] xor_ln794_1_fu_2692_p2;
wire   [0:0] or_ln794_8_fu_2698_p2;
wire   [0:0] select_ln789_4_fu_2675_p3;
wire   [0:0] and_ln795_1_fu_2709_p2;
wire   [0:0] xor_ln795_1_fu_2714_p2;
wire   [0:0] or_ln790_8_fu_2687_p2;
wire   [0:0] or_ln797_4_fu_2720_p2;
wire   [0:0] and_ln797_8_fu_2725_p2;
wire   [0:0] and_ln794_4_fu_2703_p2;
wire   [0:0] and_ln797_9_fu_2731_p2;
wire   [0:0] or_ln384_4_fu_2744_p2;
wire   [17:0] select_ln384_12_fu_2736_p3;
wire   [0:0] xor_ln416_12_fu_2762_p2;
wire   [0:0] and_ln416_8_fu_2767_p2;
wire   [0:0] xor_ln780_4_fu_2772_p2;
wire   [0:0] xor_ln790_12_fu_2791_p2;
wire   [0:0] select_ln787_8_fu_2777_p3;
wire   [0:0] xor_ln794_2_fu_2801_p2;
wire   [0:0] or_ln794_12_fu_2807_p2;
wire   [0:0] select_ln789_8_fu_2784_p3;
wire   [0:0] and_ln795_11_fu_2818_p2;
wire   [0:0] xor_ln795_2_fu_2823_p2;
wire   [0:0] or_ln790_2_fu_2796_p2;
wire   [0:0] or_ln797_8_fu_2829_p2;
wire   [0:0] and_ln797_16_fu_2834_p2;
wire   [0:0] and_ln794_8_fu_2812_p2;
wire   [0:0] and_ln797_17_fu_2840_p2;
wire   [0:0] or_ln384_8_fu_2853_p2;
wire   [17:0] select_ln384_19_fu_2845_p3;
wire   [0:0] xor_ln416_16_fu_2871_p2;
wire   [0:0] and_ln416_12_fu_2876_p2;
wire   [0:0] xor_ln780_6_fu_2881_p2;
wire   [0:0] xor_ln790_16_fu_2900_p2;
wire   [0:0] select_ln787_12_fu_2886_p3;
wire   [0:0] xor_ln794_3_fu_2910_p2;
wire   [0:0] or_ln794_16_fu_2916_p2;
wire   [0:0] select_ln789_12_fu_2893_p3;
wire   [0:0] and_ln795_3_fu_2927_p2;
wire   [0:0] xor_ln795_3_fu_2932_p2;
wire   [0:0] or_ln790_3_fu_2905_p2;
wire   [0:0] or_ln797_12_fu_2938_p2;
wire   [0:0] and_ln797_24_fu_2943_p2;
wire   [0:0] and_ln794_12_fu_2921_p2;
wire   [0:0] and_ln797_25_fu_2949_p2;
wire   [0:0] or_ln384_12_fu_2962_p2;
wire   [17:0] select_ln384_26_fu_2954_p3;
wire   [0:0] xor_ln416_4_fu_2980_p2;
wire   [0:0] and_ln416_16_fu_2985_p2;
wire   [0:0] xor_ln780_8_fu_2990_p2;
wire   [0:0] xor_ln790_4_fu_3009_p2;
wire   [0:0] select_ln787_16_fu_2995_p3;
wire   [0:0] xor_ln794_24_fu_3019_p2;
wire   [0:0] or_ln794_4_fu_3025_p2;
wire   [0:0] select_ln789_16_fu_3002_p3;
wire   [0:0] and_ln795_18_fu_3036_p2;
wire   [0:0] xor_ln795_17_fu_3041_p2;
wire   [0:0] or_ln790_4_fu_3014_p2;
wire   [0:0] or_ln797_16_fu_3047_p2;
wire   [0:0] and_ln797_32_fu_3052_p2;
wire   [0:0] and_ln794_16_fu_3030_p2;
wire   [0:0] and_ln797_33_fu_3058_p2;
wire   [0:0] or_ln384_16_fu_3071_p2;
wire   [17:0] select_ln384_33_fu_3063_p3;
wire   [0:0] xor_ln416_5_fu_3089_p2;
wire   [0:0] and_ln416_20_fu_3094_p2;
wire   [0:0] xor_ln780_10_fu_3099_p2;
wire   [0:0] xor_ln790_5_fu_3118_p2;
wire   [0:0] select_ln787_20_fu_3104_p3;
wire   [0:0] xor_ln794_30_fu_3128_p2;
wire   [0:0] or_ln794_5_fu_3134_p2;
wire   [0:0] select_ln789_20_fu_3111_p3;
wire   [0:0] and_ln795_5_fu_3145_p2;
wire   [0:0] xor_ln795_21_fu_3150_p2;
wire   [0:0] or_ln790_5_fu_3123_p2;
wire   [0:0] or_ln797_20_fu_3156_p2;
wire   [0:0] and_ln797_40_fu_3161_p2;
wire   [0:0] and_ln794_20_fu_3139_p2;
wire   [0:0] and_ln797_41_fu_3167_p2;
wire   [0:0] or_ln384_20_fu_3180_p2;
wire   [17:0] select_ln384_41_fu_3172_p3;
wire   [0:0] xor_ln416_6_fu_3198_p2;
wire   [0:0] and_ln416_24_fu_3203_p2;
wire   [0:0] xor_ln780_12_fu_3208_p2;
wire   [0:0] xor_ln790_6_fu_3227_p2;
wire   [0:0] select_ln787_24_fu_3213_p3;
wire   [0:0] xor_ln794_36_fu_3237_p2;
wire   [0:0] or_ln794_6_fu_3243_p2;
wire   [0:0] select_ln789_24_fu_3220_p3;
wire   [0:0] and_ln795_25_fu_3254_p2;
wire   [0:0] xor_ln795_25_fu_3259_p2;
wire   [0:0] or_ln790_6_fu_3232_p2;
wire   [0:0] or_ln797_24_fu_3265_p2;
wire   [0:0] and_ln797_48_fu_3270_p2;
wire   [0:0] and_ln794_24_fu_3248_p2;
wire   [0:0] and_ln797_49_fu_3276_p2;
wire   [0:0] or_ln384_24_fu_3289_p2;
wire   [17:0] select_ln384_49_fu_3281_p3;
wire   [0:0] xor_ln416_7_fu_3307_p2;
wire   [0:0] and_ln416_28_fu_3312_p2;
wire   [0:0] xor_ln780_14_fu_3317_p2;
wire   [0:0] xor_ln790_7_fu_3336_p2;
wire   [0:0] select_ln787_28_fu_3322_p3;
wire   [0:0] xor_ln794_42_fu_3346_p2;
wire   [0:0] or_ln794_7_fu_3352_p2;
wire   [0:0] select_ln789_28_fu_3329_p3;
wire   [0:0] and_ln795_7_fu_3363_p2;
wire   [0:0] xor_ln795_7_fu_3368_p2;
wire   [0:0] or_ln790_7_fu_3341_p2;
wire   [0:0] or_ln797_28_fu_3374_p2;
wire   [0:0] and_ln797_56_fu_3379_p2;
wire   [0:0] and_ln794_28_fu_3357_p2;
wire   [0:0] and_ln797_57_fu_3385_p2;
wire   [0:0] or_ln384_28_fu_3398_p2;
wire   [17:0] select_ln384_57_fu_3390_p3;
wire   [0:0] xor_ln416_1_fu_3416_p2;
wire   [0:0] and_ln416_1_fu_3421_p2;
wire   [0:0] xor_ln780_1_fu_3426_p2;
wire   [0:0] xor_ln790_1_fu_3445_p2;
wire   [0:0] select_ln787_1_fu_3431_p3;
wire   [0:0] xor_ln794_4_fu_3455_p2;
wire   [0:0] or_ln794_1_fu_3461_p2;
wire   [0:0] select_ln789_1_fu_3438_p3;
wire   [0:0] and_ln795_2_fu_3472_p2;
wire   [0:0] xor_ln795_4_fu_3477_p2;
wire   [0:0] or_ln790_1_fu_3450_p2;
wire   [0:0] or_ln797_fu_3483_p2;
wire   [0:0] and_ln797_2_fu_3488_p2;
wire   [0:0] and_ln794_1_fu_3466_p2;
wire   [0:0] and_ln797_3_fu_3494_p2;
wire   [0:0] or_ln384_1_fu_3507_p2;
wire   [17:0] select_ln384_5_fu_3499_p3;
wire   [0:0] xor_ln416_9_fu_3520_p2;
wire   [0:0] and_ln416_5_fu_3525_p2;
wire   [0:0] xor_ln780_3_fu_3530_p2;
wire   [0:0] xor_ln790_9_fu_3549_p2;
wire   [0:0] select_ln787_5_fu_3535_p3;
wire   [0:0] xor_ln794_9_fu_3559_p2;
wire   [0:0] or_ln794_9_fu_3565_p2;
wire   [0:0] select_ln789_5_fu_3542_p3;
wire   [0:0] and_ln795_8_fu_3576_p2;
wire   [0:0] xor_ln795_8_fu_3581_p2;
wire   [0:0] or_ln790_9_fu_3554_p2;
wire   [0:0] or_ln797_5_fu_3587_p2;
wire   [0:0] and_ln797_10_fu_3592_p2;
wire   [0:0] and_ln794_5_fu_3570_p2;
wire   [0:0] and_ln797_11_fu_3598_p2;
wire   [0:0] or_ln384_5_fu_3611_p2;
wire   [17:0] select_ln384_13_fu_3603_p3;
wire   [0:0] xor_ln416_13_fu_3624_p2;
wire   [0:0] and_ln416_9_fu_3629_p2;
wire   [0:0] xor_ln780_5_fu_3634_p2;
wire   [0:0] xor_ln790_13_fu_3653_p2;
wire   [0:0] select_ln787_9_fu_3639_p3;
wire   [0:0] xor_ln794_14_fu_3663_p2;
wire   [0:0] or_ln794_13_fu_3669_p2;
wire   [0:0] select_ln789_9_fu_3646_p3;
wire   [0:0] and_ln795_12_fu_3680_p2;
wire   [0:0] xor_ln795_11_fu_3685_p2;
wire   [0:0] or_ln790_10_fu_3658_p2;
wire   [0:0] or_ln797_9_fu_3691_p2;
wire   [0:0] and_ln797_18_fu_3696_p2;
wire   [0:0] and_ln794_9_fu_3674_p2;
wire   [0:0] and_ln797_19_fu_3702_p2;
wire   [0:0] or_ln384_9_fu_3715_p2;
wire   [17:0] select_ln384_20_fu_3707_p3;
wire   [0:0] xor_ln416_17_fu_3728_p2;
wire   [0:0] and_ln416_13_fu_3733_p2;
wire   [0:0] xor_ln780_7_fu_3738_p2;
wire   [0:0] xor_ln790_17_fu_3757_p2;
wire   [0:0] select_ln787_13_fu_3743_p3;
wire   [0:0] xor_ln794_19_fu_3767_p2;
wire   [0:0] or_ln794_17_fu_3773_p2;
wire   [0:0] select_ln789_13_fu_3750_p3;
wire   [0:0] and_ln795_15_fu_3784_p2;
wire   [0:0] xor_ln795_14_fu_3789_p2;
wire   [0:0] or_ln790_11_fu_3762_p2;
wire   [0:0] or_ln797_13_fu_3795_p2;
wire   [0:0] and_ln797_26_fu_3800_p2;
wire   [0:0] and_ln794_13_fu_3778_p2;
wire   [0:0] and_ln797_27_fu_3806_p2;
wire   [0:0] or_ln384_13_fu_3819_p2;
wire   [17:0] select_ln384_27_fu_3811_p3;
wire   [0:0] xor_ln416_20_fu_3832_p2;
wire   [0:0] and_ln416_17_fu_3837_p2;
wire   [0:0] xor_ln780_9_fu_3842_p2;
wire   [0:0] xor_ln790_20_fu_3861_p2;
wire   [0:0] select_ln787_17_fu_3847_p3;
wire   [0:0] xor_ln794_25_fu_3871_p2;
wire   [0:0] or_ln794_20_fu_3877_p2;
wire   [0:0] select_ln789_17_fu_3854_p3;
wire   [0:0] and_ln795_19_fu_3888_p2;
wire   [0:0] xor_ln795_18_fu_3893_p2;
wire   [0:0] or_ln790_12_fu_3866_p2;
wire   [0:0] or_ln797_17_fu_3899_p2;
wire   [0:0] and_ln797_34_fu_3904_p2;
wire   [0:0] and_ln794_17_fu_3882_p2;
wire   [0:0] and_ln797_35_fu_3910_p2;
wire   [0:0] or_ln384_17_fu_3923_p2;
wire   [17:0] select_ln384_35_fu_3915_p3;
wire   [0:0] xor_ln416_23_fu_3936_p2;
wire   [0:0] and_ln416_21_fu_3941_p2;
wire   [0:0] xor_ln780_11_fu_3946_p2;
wire   [0:0] xor_ln790_23_fu_3965_p2;
wire   [0:0] select_ln787_21_fu_3951_p3;
wire   [0:0] xor_ln794_31_fu_3975_p2;
wire   [0:0] or_ln794_23_fu_3981_p2;
wire   [0:0] select_ln789_21_fu_3958_p3;
wire   [0:0] and_ln795_22_fu_3992_p2;
wire   [0:0] xor_ln795_22_fu_3997_p2;
wire   [0:0] or_ln790_13_fu_3970_p2;
wire   [0:0] or_ln797_21_fu_4003_p2;
wire   [0:0] and_ln797_42_fu_4008_p2;
wire   [0:0] and_ln794_21_fu_3986_p2;
wire   [0:0] and_ln797_43_fu_4014_p2;
wire   [0:0] or_ln384_21_fu_4027_p2;
wire   [17:0] select_ln384_43_fu_4019_p3;
wire   [0:0] xor_ln416_26_fu_4040_p2;
wire   [0:0] and_ln416_25_fu_4045_p2;
wire   [0:0] xor_ln780_13_fu_4050_p2;
wire   [0:0] xor_ln790_26_fu_4069_p2;
wire   [0:0] select_ln787_25_fu_4055_p3;
wire   [0:0] xor_ln794_37_fu_4079_p2;
wire   [0:0] or_ln794_26_fu_4085_p2;
wire   [0:0] select_ln789_25_fu_4062_p3;
wire   [0:0] and_ln795_26_fu_4096_p2;
wire   [0:0] xor_ln795_26_fu_4101_p2;
wire   [0:0] or_ln790_14_fu_4074_p2;
wire   [0:0] or_ln797_25_fu_4107_p2;
wire   [0:0] and_ln797_50_fu_4112_p2;
wire   [0:0] and_ln794_25_fu_4090_p2;
wire   [0:0] and_ln797_51_fu_4118_p2;
wire   [0:0] or_ln384_25_fu_4131_p2;
wire   [17:0] select_ln384_51_fu_4123_p3;
wire   [0:0] xor_ln416_29_fu_4144_p2;
wire   [0:0] and_ln416_29_fu_4149_p2;
wire   [0:0] xor_ln780_15_fu_4154_p2;
wire   [0:0] xor_ln790_29_fu_4173_p2;
wire   [0:0] select_ln787_29_fu_4159_p3;
wire   [0:0] xor_ln794_43_fu_4183_p2;
wire   [0:0] or_ln794_29_fu_4189_p2;
wire   [0:0] select_ln789_29_fu_4166_p3;
wire   [0:0] and_ln795_29_fu_4200_p2;
wire   [0:0] xor_ln795_29_fu_4205_p2;
wire   [0:0] or_ln790_15_fu_4178_p2;
wire   [0:0] or_ln797_29_fu_4211_p2;
wire   [0:0] and_ln797_58_fu_4216_p2;
wire   [0:0] and_ln794_29_fu_4194_p2;
wire   [0:0] and_ln797_59_fu_4222_p2;
wire   [0:0] or_ln384_29_fu_4235_p2;
wire   [17:0] select_ln384_58_fu_4227_p3;
wire   [32:0] shl_ln737_2_fu_4371_p3;
wire  signed [34:0] sext_ln736_fu_4368_p1;
wire  signed [34:0] sext_ln1246_fu_4378_p1;
wire   [32:0] shl_ln737_3_fu_4406_p3;
wire  signed [34:0] sext_ln1246_1_fu_4413_p1;
wire   [32:0] shl_ln737_6_fu_4443_p3;
wire  signed [34:0] sext_ln736_1_fu_4440_p1;
wire  signed [34:0] sext_ln1246_2_fu_4450_p1;
wire   [32:0] shl_ln737_7_fu_4478_p3;
wire  signed [34:0] sext_ln1246_3_fu_4485_p1;
wire   [32:0] shl_ln737_s_fu_4515_p3;
wire  signed [34:0] sext_ln736_2_fu_4512_p1;
wire  signed [34:0] sext_ln1246_4_fu_4522_p1;
wire   [32:0] shl_ln737_10_fu_4550_p3;
wire  signed [34:0] sext_ln1246_5_fu_4557_p1;
wire   [32:0] shl_ln737_13_fu_4587_p3;
wire  signed [34:0] sext_ln736_3_fu_4584_p1;
wire  signed [34:0] sext_ln1246_6_fu_4594_p1;
wire   [32:0] shl_ln737_14_fu_4622_p3;
wire  signed [34:0] sext_ln1246_7_fu_4629_p1;
wire   [32:0] shl_ln737_17_fu_4659_p3;
wire  signed [34:0] sext_ln736_4_fu_4656_p1;
wire  signed [34:0] sext_ln1246_8_fu_4666_p1;
wire   [32:0] shl_ln737_18_fu_4694_p3;
wire  signed [34:0] sext_ln1246_9_fu_4701_p1;
wire   [32:0] shl_ln737_21_fu_4731_p3;
wire  signed [34:0] sext_ln736_5_fu_4728_p1;
wire  signed [34:0] sext_ln1246_10_fu_4738_p1;
wire   [32:0] shl_ln737_22_fu_4766_p3;
wire  signed [34:0] sext_ln1246_11_fu_4773_p1;
wire   [32:0] shl_ln737_25_fu_4803_p3;
wire  signed [34:0] sext_ln736_6_fu_4800_p1;
wire  signed [34:0] sext_ln1246_12_fu_4810_p1;
wire   [32:0] shl_ln737_26_fu_4838_p3;
wire  signed [34:0] sext_ln1246_13_fu_4845_p1;
wire   [32:0] shl_ln737_29_fu_4875_p3;
wire  signed [34:0] sext_ln736_7_fu_4872_p1;
wire  signed [34:0] sext_ln1246_14_fu_4882_p1;
wire   [32:0] shl_ln737_30_fu_4910_p3;
wire  signed [34:0] sext_ln1246_15_fu_4917_p1;
wire   [0:0] trunc_ln412_fu_4951_p1;
wire   [0:0] tmp_29_fu_4944_p3;
wire   [14:0] tmp_7_fu_4960_p4;
wire   [0:0] or_ln412_31_fu_4954_p2;
wire   [15:0] or_ln412_8_fu_4969_p3;
wire   [0:0] trunc_ln412_1_fu_4990_p1;
wire   [0:0] tmp_43_fu_4983_p3;
wire   [14:0] tmp_1_fu_4999_p4;
wire   [0:0] or_ln412_32_fu_4993_p2;
wire   [15:0] or_ln412_9_fu_5008_p3;
wire   [0:0] trunc_ln412_2_fu_5029_p1;
wire   [0:0] tmp_71_fu_5022_p3;
wire   [14:0] tmp_5_fu_5038_p4;
wire   [0:0] or_ln412_33_fu_5032_p2;
wire   [15:0] or_ln412_s_fu_5047_p3;
wire   [0:0] trunc_ln412_3_fu_5068_p1;
wire   [0:0] tmp_78_fu_5061_p3;
wire   [14:0] tmp_12_fu_5077_p4;
wire   [0:0] or_ln412_34_fu_5071_p2;
wire   [15:0] or_ln412_12_fu_5086_p3;
wire   [0:0] trunc_ln412_4_fu_5107_p1;
wire   [0:0] tmp_108_fu_5100_p3;
wire   [14:0] tmp_16_fu_5116_p4;
wire   [0:0] or_ln412_35_fu_5110_p2;
wire   [15:0] or_ln412_13_fu_5125_p3;
wire   [0:0] trunc_ln412_5_fu_5146_p1;
wire   [0:0] tmp_115_fu_5139_p3;
wire   [14:0] tmp_20_fu_5155_p4;
wire   [0:0] or_ln412_36_fu_5149_p2;
wire   [15:0] or_ln412_15_fu_5164_p3;
wire   [0:0] trunc_ln412_6_fu_5185_p1;
wire   [0:0] tmp_133_fu_5178_p3;
wire   [14:0] tmp_24_fu_5194_p4;
wire   [0:0] or_ln412_37_fu_5188_p2;
wire   [15:0] or_ln412_16_fu_5203_p3;
wire   [0:0] trunc_ln412_7_fu_5224_p1;
wire   [0:0] tmp_140_fu_5217_p3;
wire   [14:0] tmp_28_fu_5233_p4;
wire   [0:0] or_ln412_38_fu_5227_p2;
wire   [15:0] or_ln412_18_fu_5242_p3;
wire   [0:0] trunc_ln412_8_fu_5263_p1;
wire   [0:0] tmp_158_fu_5256_p3;
wire   [14:0] tmp_32_fu_5272_p4;
wire   [0:0] or_ln412_39_fu_5266_p2;
wire   [15:0] or_ln412_19_fu_5281_p3;
wire   [0:0] trunc_ln412_9_fu_5302_p1;
wire   [0:0] tmp_165_fu_5295_p3;
wire   [14:0] tmp_36_fu_5311_p4;
wire   [0:0] or_ln412_40_fu_5305_p2;
wire   [15:0] or_ln412_21_fu_5320_p3;
wire   [0:0] trunc_ln412_10_fu_5341_p1;
wire   [0:0] tmp_183_fu_5334_p3;
wire   [14:0] tmp_40_fu_5350_p4;
wire   [0:0] or_ln412_41_fu_5344_p2;
wire   [15:0] or_ln412_22_fu_5359_p3;
wire   [0:0] trunc_ln412_11_fu_5380_p1;
wire   [0:0] tmp_190_fu_5373_p3;
wire   [14:0] tmp_44_fu_5389_p4;
wire   [0:0] or_ln412_42_fu_5383_p2;
wire   [15:0] or_ln412_24_fu_5398_p3;
wire   [0:0] trunc_ln412_12_fu_5419_p1;
wire   [0:0] tmp_208_fu_5412_p3;
wire   [14:0] tmp_48_fu_5428_p4;
wire   [0:0] or_ln412_43_fu_5422_p2;
wire   [15:0] or_ln412_25_fu_5437_p3;
wire   [0:0] trunc_ln412_13_fu_5458_p1;
wire   [0:0] tmp_215_fu_5451_p3;
wire   [14:0] tmp_52_fu_5467_p4;
wire   [0:0] or_ln412_44_fu_5461_p2;
wire   [15:0] or_ln412_27_fu_5476_p3;
wire   [0:0] trunc_ln412_14_fu_5497_p1;
wire   [0:0] tmp_233_fu_5490_p3;
wire   [14:0] tmp_56_fu_5506_p4;
wire   [0:0] or_ln412_45_fu_5500_p2;
wire   [15:0] or_ln412_28_fu_5515_p3;
wire   [0:0] trunc_ln412_15_fu_5536_p1;
wire   [0:0] tmp_240_fu_5529_p3;
wire   [14:0] tmp_60_fu_5545_p4;
wire   [0:0] or_ln412_46_fu_5539_p2;
wire   [15:0] or_ln412_30_fu_5554_p3;
wire   [0:0] tmp_31_fu_5577_p3;
wire   [0:0] and_ln412_2_fu_5584_p2;
wire   [15:0] trunc_ln717_2_fu_5568_p4;
wire   [15:0] zext_ln415_2_fu_5589_p1;
wire   [0:0] tmp_45_fu_5620_p3;
wire   [0:0] and_ln412_3_fu_5627_p2;
wire   [15:0] trunc_ln717_3_fu_5611_p4;
wire   [15:0] zext_ln415_3_fu_5632_p1;
wire   [0:0] tmp_72_fu_5663_p3;
wire   [0:0] and_ln412_6_fu_5670_p2;
wire   [15:0] trunc_ln717_6_fu_5654_p4;
wire   [15:0] zext_ln415_6_fu_5675_p1;
wire   [0:0] tmp_79_fu_5706_p3;
wire   [0:0] and_ln412_7_fu_5713_p2;
wire   [15:0] trunc_ln717_7_fu_5697_p4;
wire   [15:0] zext_ln415_7_fu_5718_p1;
wire   [0:0] tmp_109_fu_5749_p3;
wire   [0:0] and_ln412_10_fu_5756_p2;
wire   [15:0] trunc_ln717_s_fu_5740_p4;
wire   [15:0] zext_ln415_10_fu_5761_p1;
wire   [0:0] tmp_116_fu_5792_p3;
wire   [0:0] and_ln412_11_fu_5799_p2;
wire   [15:0] trunc_ln717_10_fu_5783_p4;
wire   [15:0] zext_ln415_11_fu_5804_p1;
wire   [0:0] tmp_134_fu_5835_p3;
wire   [0:0] and_ln412_14_fu_5842_p2;
wire   [15:0] trunc_ln717_13_fu_5826_p4;
wire   [15:0] zext_ln415_14_fu_5847_p1;
wire   [0:0] tmp_141_fu_5878_p3;
wire   [0:0] and_ln412_15_fu_5885_p2;
wire   [15:0] trunc_ln717_14_fu_5869_p4;
wire   [15:0] zext_ln415_15_fu_5890_p1;
wire   [0:0] tmp_159_fu_5921_p3;
wire   [0:0] and_ln412_18_fu_5928_p2;
wire   [15:0] trunc_ln717_17_fu_5912_p4;
wire   [15:0] zext_ln415_18_fu_5933_p1;
wire   [0:0] tmp_166_fu_5964_p3;
wire   [0:0] and_ln412_19_fu_5971_p2;
wire   [15:0] trunc_ln717_18_fu_5955_p4;
wire   [15:0] zext_ln415_19_fu_5976_p1;
wire   [0:0] tmp_184_fu_6007_p3;
wire   [0:0] and_ln412_22_fu_6014_p2;
wire   [15:0] trunc_ln717_21_fu_5998_p4;
wire   [15:0] zext_ln415_22_fu_6019_p1;
wire   [0:0] tmp_191_fu_6050_p3;
wire   [0:0] and_ln412_23_fu_6057_p2;
wire   [15:0] trunc_ln717_22_fu_6041_p4;
wire   [15:0] zext_ln415_23_fu_6062_p1;
wire   [0:0] tmp_209_fu_6093_p3;
wire   [0:0] and_ln412_26_fu_6100_p2;
wire   [15:0] trunc_ln717_25_fu_6084_p4;
wire   [15:0] zext_ln415_26_fu_6105_p1;
wire   [0:0] tmp_216_fu_6136_p3;
wire   [0:0] and_ln412_27_fu_6143_p2;
wire   [15:0] trunc_ln717_26_fu_6127_p4;
wire   [15:0] zext_ln415_27_fu_6148_p1;
wire   [0:0] tmp_234_fu_6179_p3;
wire   [0:0] and_ln412_30_fu_6186_p2;
wire   [15:0] trunc_ln717_29_fu_6170_p4;
wire   [15:0] zext_ln415_30_fu_6191_p1;
wire   [0:0] tmp_241_fu_6222_p3;
wire   [0:0] and_ln412_31_fu_6229_p2;
wire   [15:0] trunc_ln717_30_fu_6213_p4;
wire   [15:0] zext_ln415_31_fu_6234_p1;
wire   [0:0] tmp_33_fu_6496_p3;
wire   [0:0] xor_ln416_2_fu_6503_p2;
wire   [0:0] and_ln416_2_fu_6508_p2;
wire   [0:0] tmp_39_fu_6527_p3;
wire   [0:0] tmp_37_fu_6514_p3;
wire   [0:0] xor_ln789_fu_6534_p2;
wire   [0:0] and_ln789_fu_6540_p2;
wire   [0:0] and_ln790_fu_6553_p2;
wire   [0:0] select_ln787_2_fu_6521_p3;
wire   [0:0] xor_ln794_5_fu_6564_p2;
wire   [0:0] or_ln794_2_fu_6570_p2;
wire   [0:0] xor_ln794_6_fu_6575_p2;
wire   [0:0] select_ln789_2_fu_6546_p3;
wire   [0:0] and_ln795_4_fu_6586_p2;
wire   [0:0] xor_ln795_5_fu_6591_p2;
wire   [0:0] or_ln797_2_fu_6597_p2;
wire   [0:0] xor_ln790_2_fu_6558_p2;
wire   [0:0] and_ln797_4_fu_6602_p2;
wire   [0:0] and_ln794_2_fu_6580_p2;
wire   [0:0] and_ln797_5_fu_6608_p2;
wire   [0:0] or_ln384_2_fu_6621_p2;
wire   [15:0] select_ln384_8_fu_6613_p3;
wire   [0:0] tmp_47_fu_6634_p3;
wire   [0:0] xor_ln416_3_fu_6641_p2;
wire   [0:0] and_ln416_3_fu_6646_p2;
wire   [0:0] tmp_53_fu_6665_p3;
wire   [0:0] tmp_51_fu_6652_p3;
wire   [0:0] xor_ln789_1_fu_6672_p2;
wire   [0:0] and_ln789_1_fu_6678_p2;
wire   [0:0] and_ln790_1_fu_6691_p2;
wire   [0:0] select_ln787_3_fu_6659_p3;
wire   [0:0] xor_ln794_7_fu_6702_p2;
wire   [0:0] or_ln794_3_fu_6708_p2;
wire   [0:0] xor_ln794_8_fu_6713_p2;
wire   [0:0] select_ln789_3_fu_6684_p3;
wire   [0:0] and_ln795_6_fu_6724_p2;
wire   [0:0] xor_ln795_6_fu_6729_p2;
wire   [0:0] or_ln797_3_fu_6735_p2;
wire   [0:0] xor_ln790_3_fu_6696_p2;
wire   [0:0] and_ln797_6_fu_6740_p2;
wire   [0:0] and_ln794_3_fu_6718_p2;
wire   [0:0] and_ln797_7_fu_6746_p2;
wire   [0:0] or_ln384_3_fu_6759_p2;
wire   [15:0] select_ln384_10_fu_6751_p3;
wire   [0:0] tmp_73_fu_6772_p3;
wire   [0:0] xor_ln416_10_fu_6779_p2;
wire   [0:0] and_ln416_6_fu_6784_p2;
wire   [0:0] tmp_76_fu_6803_p3;
wire   [0:0] tmp_75_fu_6790_p3;
wire   [0:0] xor_ln789_2_fu_6810_p2;
wire   [0:0] and_ln789_8_fu_6816_p2;
wire   [0:0] and_ln790_8_fu_6829_p2;
wire   [0:0] select_ln787_6_fu_6797_p3;
wire   [0:0] xor_ln794_10_fu_6840_p2;
wire   [0:0] or_ln794_10_fu_6846_p2;
wire   [0:0] xor_ln794_11_fu_6851_p2;
wire   [0:0] select_ln789_6_fu_6822_p3;
wire   [0:0] and_ln795_9_fu_6862_p2;
wire   [0:0] xor_ln795_9_fu_6867_p2;
wire   [0:0] or_ln797_6_fu_6873_p2;
wire   [0:0] xor_ln790_10_fu_6834_p2;
wire   [0:0] and_ln797_12_fu_6878_p2;
wire   [0:0] and_ln794_6_fu_6856_p2;
wire   [0:0] and_ln797_13_fu_6884_p2;
wire   [0:0] or_ln384_6_fu_6897_p2;
wire   [15:0] select_ln384_15_fu_6889_p3;
wire   [0:0] tmp_82_fu_6910_p3;
wire   [0:0] xor_ln416_11_fu_6917_p2;
wire   [0:0] and_ln416_7_fu_6922_p2;
wire   [0:0] tmp_87_fu_6941_p3;
wire   [0:0] tmp_86_fu_6928_p3;
wire   [0:0] xor_ln789_3_fu_6948_p2;
wire   [0:0] and_ln789_9_fu_6954_p2;
wire   [0:0] and_ln790_9_fu_6967_p2;
wire   [0:0] select_ln787_7_fu_6935_p3;
wire   [0:0] xor_ln794_12_fu_6978_p2;
wire   [0:0] or_ln794_11_fu_6984_p2;
wire   [0:0] xor_ln794_13_fu_6989_p2;
wire   [0:0] select_ln789_7_fu_6960_p3;
wire   [0:0] and_ln795_10_fu_7000_p2;
wire   [0:0] xor_ln795_10_fu_7005_p2;
wire   [0:0] or_ln797_7_fu_7011_p2;
wire   [0:0] xor_ln790_11_fu_6972_p2;
wire   [0:0] and_ln797_14_fu_7016_p2;
wire   [0:0] and_ln794_7_fu_6994_p2;
wire   [0:0] and_ln797_15_fu_7022_p2;
wire   [0:0] or_ln384_7_fu_7035_p2;
wire   [15:0] select_ln384_17_fu_7027_p3;
wire   [0:0] tmp_110_fu_7048_p3;
wire   [0:0] xor_ln416_14_fu_7055_p2;
wire   [0:0] and_ln416_10_fu_7060_p2;
wire   [0:0] tmp_113_fu_7079_p3;
wire   [0:0] tmp_112_fu_7066_p3;
wire   [0:0] xor_ln789_4_fu_7086_p2;
wire   [0:0] and_ln789_2_fu_7092_p2;
wire   [0:0] and_ln790_2_fu_7105_p2;
wire   [0:0] select_ln787_10_fu_7073_p3;
wire   [0:0] xor_ln794_15_fu_7116_p2;
wire   [0:0] or_ln794_14_fu_7122_p2;
wire   [0:0] xor_ln794_16_fu_7127_p2;
wire   [0:0] select_ln789_10_fu_7098_p3;
wire   [0:0] and_ln795_13_fu_7138_p2;
wire   [0:0] xor_ln795_12_fu_7143_p2;
wire   [0:0] or_ln797_10_fu_7149_p2;
wire   [0:0] xor_ln790_14_fu_7110_p2;
wire   [0:0] and_ln797_20_fu_7154_p2;
wire   [0:0] and_ln794_10_fu_7132_p2;
wire   [0:0] and_ln797_21_fu_7160_p2;
wire   [0:0] or_ln384_10_fu_7173_p2;
wire   [15:0] select_ln384_22_fu_7165_p3;
wire   [0:0] tmp_117_fu_7186_p3;
wire   [0:0] xor_ln416_15_fu_7193_p2;
wire   [0:0] and_ln416_11_fu_7198_p2;
wire   [0:0] tmp_120_fu_7217_p3;
wire   [0:0] tmp_119_fu_7204_p3;
wire   [0:0] xor_ln789_5_fu_7224_p2;
wire   [0:0] and_ln789_10_fu_7230_p2;
wire   [0:0] and_ln790_10_fu_7243_p2;
wire   [0:0] select_ln787_11_fu_7211_p3;
wire   [0:0] xor_ln794_17_fu_7254_p2;
wire   [0:0] or_ln794_15_fu_7260_p2;
wire   [0:0] xor_ln794_18_fu_7265_p2;
wire   [0:0] select_ln789_11_fu_7236_p3;
wire   [0:0] and_ln795_14_fu_7276_p2;
wire   [0:0] xor_ln795_13_fu_7281_p2;
wire   [0:0] or_ln797_11_fu_7287_p2;
wire   [0:0] xor_ln790_15_fu_7248_p2;
wire   [0:0] and_ln797_22_fu_7292_p2;
wire   [0:0] and_ln794_11_fu_7270_p2;
wire   [0:0] and_ln797_23_fu_7298_p2;
wire   [0:0] or_ln384_11_fu_7311_p2;
wire   [15:0] select_ln384_24_fu_7303_p3;
wire   [0:0] tmp_135_fu_7324_p3;
wire   [0:0] xor_ln416_18_fu_7331_p2;
wire   [0:0] and_ln416_14_fu_7336_p2;
wire   [0:0] tmp_138_fu_7355_p3;
wire   [0:0] tmp_137_fu_7342_p3;
wire   [0:0] xor_ln789_6_fu_7362_p2;
wire   [0:0] and_ln789_3_fu_7368_p2;
wire   [0:0] and_ln790_3_fu_7381_p2;
wire   [0:0] select_ln787_14_fu_7349_p3;
wire   [0:0] xor_ln794_20_fu_7392_p2;
wire   [0:0] or_ln794_18_fu_7398_p2;
wire   [0:0] xor_ln794_21_fu_7403_p2;
wire   [0:0] select_ln789_14_fu_7374_p3;
wire   [0:0] and_ln795_16_fu_7414_p2;
wire   [0:0] xor_ln795_15_fu_7419_p2;
wire   [0:0] or_ln797_14_fu_7425_p2;
wire   [0:0] xor_ln790_18_fu_7386_p2;
wire   [0:0] and_ln797_28_fu_7430_p2;
wire   [0:0] and_ln794_14_fu_7408_p2;
wire   [0:0] and_ln797_29_fu_7436_p2;
wire   [0:0] or_ln384_14_fu_7449_p2;
wire   [15:0] select_ln384_29_fu_7441_p3;
wire   [0:0] tmp_142_fu_7462_p3;
wire   [0:0] xor_ln416_19_fu_7469_p2;
wire   [0:0] and_ln416_15_fu_7474_p2;
wire   [0:0] tmp_145_fu_7493_p3;
wire   [0:0] tmp_144_fu_7480_p3;
wire   [0:0] xor_ln789_7_fu_7500_p2;
wire   [0:0] and_ln789_11_fu_7506_p2;
wire   [0:0] and_ln790_11_fu_7519_p2;
wire   [0:0] select_ln787_15_fu_7487_p3;
wire   [0:0] xor_ln794_22_fu_7530_p2;
wire   [0:0] or_ln794_19_fu_7536_p2;
wire   [0:0] xor_ln794_23_fu_7541_p2;
wire   [0:0] select_ln789_15_fu_7512_p3;
wire   [0:0] and_ln795_17_fu_7552_p2;
wire   [0:0] xor_ln795_16_fu_7557_p2;
wire   [0:0] or_ln797_15_fu_7563_p2;
wire   [0:0] xor_ln790_19_fu_7524_p2;
wire   [0:0] and_ln797_30_fu_7568_p2;
wire   [0:0] and_ln794_15_fu_7546_p2;
wire   [0:0] and_ln797_31_fu_7574_p2;
wire   [0:0] or_ln384_15_fu_7587_p2;
wire   [15:0] select_ln384_31_fu_7579_p3;
wire   [0:0] tmp_160_fu_7600_p3;
wire   [0:0] xor_ln416_21_fu_7607_p2;
wire   [0:0] and_ln416_18_fu_7612_p2;
wire   [0:0] tmp_163_fu_7631_p3;
wire   [0:0] tmp_162_fu_7618_p3;
wire   [0:0] xor_ln789_8_fu_7638_p2;
wire   [0:0] and_ln789_4_fu_7644_p2;
wire   [0:0] and_ln790_4_fu_7657_p2;
wire   [0:0] select_ln787_18_fu_7625_p3;
wire   [0:0] xor_ln794_26_fu_7668_p2;
wire   [0:0] or_ln794_21_fu_7674_p2;
wire   [0:0] xor_ln794_27_fu_7679_p2;
wire   [0:0] select_ln789_18_fu_7650_p3;
wire   [0:0] and_ln795_20_fu_7690_p2;
wire   [0:0] xor_ln795_19_fu_7695_p2;
wire   [0:0] or_ln797_18_fu_7701_p2;
wire   [0:0] xor_ln790_21_fu_7662_p2;
wire   [0:0] and_ln797_36_fu_7706_p2;
wire   [0:0] and_ln794_18_fu_7684_p2;
wire   [0:0] and_ln797_37_fu_7712_p2;
wire   [0:0] or_ln384_18_fu_7725_p2;
wire   [15:0] select_ln384_37_fu_7717_p3;
wire   [0:0] tmp_167_fu_7738_p3;
wire   [0:0] xor_ln416_22_fu_7745_p2;
wire   [0:0] and_ln416_19_fu_7750_p2;
wire   [0:0] tmp_170_fu_7769_p3;
wire   [0:0] tmp_169_fu_7756_p3;
wire   [0:0] xor_ln789_9_fu_7776_p2;
wire   [0:0] and_ln789_12_fu_7782_p2;
wire   [0:0] and_ln790_12_fu_7795_p2;
wire   [0:0] select_ln787_19_fu_7763_p3;
wire   [0:0] xor_ln794_28_fu_7806_p2;
wire   [0:0] or_ln794_22_fu_7812_p2;
wire   [0:0] xor_ln794_29_fu_7817_p2;
wire   [0:0] select_ln789_19_fu_7788_p3;
wire   [0:0] and_ln795_21_fu_7828_p2;
wire   [0:0] xor_ln795_20_fu_7833_p2;
wire   [0:0] or_ln797_19_fu_7839_p2;
wire   [0:0] xor_ln790_22_fu_7800_p2;
wire   [0:0] and_ln797_38_fu_7844_p2;
wire   [0:0] and_ln794_19_fu_7822_p2;
wire   [0:0] and_ln797_39_fu_7850_p2;
wire   [0:0] or_ln384_19_fu_7863_p2;
wire   [15:0] select_ln384_39_fu_7855_p3;
wire   [0:0] tmp_185_fu_7876_p3;
wire   [0:0] xor_ln416_24_fu_7883_p2;
wire   [0:0] and_ln416_22_fu_7888_p2;
wire   [0:0] tmp_188_fu_7907_p3;
wire   [0:0] tmp_187_fu_7894_p3;
wire   [0:0] xor_ln789_10_fu_7914_p2;
wire   [0:0] and_ln789_5_fu_7920_p2;
wire   [0:0] and_ln790_5_fu_7933_p2;
wire   [0:0] select_ln787_22_fu_7901_p3;
wire   [0:0] xor_ln794_32_fu_7944_p2;
wire   [0:0] or_ln794_24_fu_7950_p2;
wire   [0:0] xor_ln794_33_fu_7955_p2;
wire   [0:0] select_ln789_22_fu_7926_p3;
wire   [0:0] and_ln795_23_fu_7966_p2;
wire   [0:0] xor_ln795_23_fu_7971_p2;
wire   [0:0] or_ln797_22_fu_7977_p2;
wire   [0:0] xor_ln790_24_fu_7938_p2;
wire   [0:0] and_ln797_44_fu_7982_p2;
wire   [0:0] and_ln794_22_fu_7960_p2;
wire   [0:0] and_ln797_45_fu_7988_p2;
wire   [0:0] or_ln384_22_fu_8001_p2;
wire   [15:0] select_ln384_45_fu_7993_p3;
wire   [0:0] tmp_192_fu_8014_p3;
wire   [0:0] xor_ln416_25_fu_8021_p2;
wire   [0:0] and_ln416_23_fu_8026_p2;
wire   [0:0] tmp_195_fu_8045_p3;
wire   [0:0] tmp_194_fu_8032_p3;
wire   [0:0] xor_ln789_11_fu_8052_p2;
wire   [0:0] and_ln789_13_fu_8058_p2;
wire   [0:0] and_ln790_13_fu_8071_p2;
wire   [0:0] select_ln787_23_fu_8039_p3;
wire   [0:0] xor_ln794_34_fu_8082_p2;
wire   [0:0] or_ln794_25_fu_8088_p2;
wire   [0:0] xor_ln794_35_fu_8093_p2;
wire   [0:0] select_ln789_23_fu_8064_p3;
wire   [0:0] and_ln795_24_fu_8104_p2;
wire   [0:0] xor_ln795_24_fu_8109_p2;
wire   [0:0] or_ln797_23_fu_8115_p2;
wire   [0:0] xor_ln790_25_fu_8076_p2;
wire   [0:0] and_ln797_46_fu_8120_p2;
wire   [0:0] and_ln794_23_fu_8098_p2;
wire   [0:0] and_ln797_47_fu_8126_p2;
wire   [0:0] or_ln384_23_fu_8139_p2;
wire   [15:0] select_ln384_47_fu_8131_p3;
wire   [0:0] tmp_210_fu_8152_p3;
wire   [0:0] xor_ln416_27_fu_8159_p2;
wire   [0:0] and_ln416_26_fu_8164_p2;
wire   [0:0] tmp_213_fu_8183_p3;
wire   [0:0] tmp_212_fu_8170_p3;
wire   [0:0] xor_ln789_12_fu_8190_p2;
wire   [0:0] and_ln789_6_fu_8196_p2;
wire   [0:0] and_ln790_6_fu_8209_p2;
wire   [0:0] select_ln787_26_fu_8177_p3;
wire   [0:0] xor_ln794_38_fu_8220_p2;
wire   [0:0] or_ln794_27_fu_8226_p2;
wire   [0:0] xor_ln794_39_fu_8231_p2;
wire   [0:0] select_ln789_26_fu_8202_p3;
wire   [0:0] and_ln795_27_fu_8242_p2;
wire   [0:0] xor_ln795_27_fu_8247_p2;
wire   [0:0] or_ln797_26_fu_8253_p2;
wire   [0:0] xor_ln790_27_fu_8214_p2;
wire   [0:0] and_ln797_52_fu_8258_p2;
wire   [0:0] and_ln794_26_fu_8236_p2;
wire   [0:0] and_ln797_53_fu_8264_p2;
wire   [0:0] or_ln384_26_fu_8277_p2;
wire   [15:0] select_ln384_53_fu_8269_p3;
wire   [0:0] tmp_217_fu_8290_p3;
wire   [0:0] xor_ln416_28_fu_8297_p2;
wire   [0:0] and_ln416_27_fu_8302_p2;
wire   [0:0] tmp_220_fu_8321_p3;
wire   [0:0] tmp_219_fu_8308_p3;
wire   [0:0] xor_ln789_13_fu_8328_p2;
wire   [0:0] and_ln789_14_fu_8334_p2;
wire   [0:0] and_ln790_14_fu_8347_p2;
wire   [0:0] select_ln787_27_fu_8315_p3;
wire   [0:0] xor_ln794_40_fu_8358_p2;
wire   [0:0] or_ln794_28_fu_8364_p2;
wire   [0:0] xor_ln794_41_fu_8369_p2;
wire   [0:0] select_ln789_27_fu_8340_p3;
wire   [0:0] and_ln795_28_fu_8380_p2;
wire   [0:0] xor_ln795_28_fu_8385_p2;
wire   [0:0] or_ln797_27_fu_8391_p2;
wire   [0:0] xor_ln790_28_fu_8352_p2;
wire   [0:0] and_ln797_54_fu_8396_p2;
wire   [0:0] and_ln794_27_fu_8374_p2;
wire   [0:0] and_ln797_55_fu_8402_p2;
wire   [0:0] or_ln384_27_fu_8415_p2;
wire   [15:0] select_ln384_55_fu_8407_p3;
wire   [0:0] tmp_235_fu_8428_p3;
wire   [0:0] xor_ln416_30_fu_8435_p2;
wire   [0:0] and_ln416_30_fu_8440_p2;
wire   [0:0] tmp_238_fu_8459_p3;
wire   [0:0] tmp_237_fu_8446_p3;
wire   [0:0] xor_ln789_14_fu_8466_p2;
wire   [0:0] and_ln789_7_fu_8472_p2;
wire   [0:0] and_ln790_7_fu_8485_p2;
wire   [0:0] select_ln787_30_fu_8453_p3;
wire   [0:0] xor_ln794_44_fu_8496_p2;
wire   [0:0] or_ln794_30_fu_8502_p2;
wire   [0:0] xor_ln794_45_fu_8507_p2;
wire   [0:0] select_ln789_30_fu_8478_p3;
wire   [0:0] and_ln795_30_fu_8518_p2;
wire   [0:0] xor_ln795_30_fu_8523_p2;
wire   [0:0] or_ln797_30_fu_8529_p2;
wire   [0:0] xor_ln790_30_fu_8490_p2;
wire   [0:0] and_ln797_60_fu_8534_p2;
wire   [0:0] and_ln794_30_fu_8512_p2;
wire   [0:0] and_ln797_61_fu_8540_p2;
wire   [0:0] or_ln384_30_fu_8553_p2;
wire   [15:0] select_ln384_60_fu_8545_p3;
wire   [0:0] tmp_242_fu_8566_p3;
wire   [0:0] xor_ln416_31_fu_8573_p2;
wire   [0:0] and_ln416_31_fu_8578_p2;
wire   [0:0] tmp_245_fu_8597_p3;
wire   [0:0] tmp_244_fu_8584_p3;
wire   [0:0] xor_ln789_15_fu_8604_p2;
wire   [0:0] and_ln789_15_fu_8610_p2;
wire   [0:0] and_ln790_15_fu_8623_p2;
wire   [0:0] select_ln787_31_fu_8591_p3;
wire   [0:0] xor_ln794_46_fu_8634_p2;
wire   [0:0] or_ln794_31_fu_8640_p2;
wire   [0:0] xor_ln794_47_fu_8645_p2;
wire   [0:0] select_ln789_31_fu_8616_p3;
wire   [0:0] and_ln795_31_fu_8656_p2;
wire   [0:0] xor_ln795_31_fu_8661_p2;
wire   [0:0] or_ln797_31_fu_8667_p2;
wire   [0:0] xor_ln790_31_fu_8628_p2;
wire   [0:0] and_ln797_62_fu_8672_p2;
wire   [0:0] and_ln794_31_fu_8650_p2;
wire   [0:0] and_ln797_63_fu_8678_p2;
wire   [0:0] or_ln384_31_fu_8691_p2;
wire   [15:0] select_ln384_62_fu_8683_p3;
wire   [15:0] select_ln384_63_fu_8697_p3;
wire   [15:0] select_ln384_61_fu_8559_p3;
wire   [15:0] select_ln384_56_fu_8421_p3;
wire   [15:0] select_ln384_54_fu_8283_p3;
wire   [15:0] select_ln384_48_fu_8145_p3;
wire   [15:0] select_ln384_46_fu_8007_p3;
wire   [15:0] select_ln384_40_fu_7869_p3;
wire   [15:0] select_ln384_38_fu_7731_p3;
wire   [15:0] select_ln384_32_fu_7593_p3;
wire   [15:0] select_ln384_30_fu_7455_p3;
wire   [15:0] select_ln384_25_fu_7317_p3;
wire   [15:0] select_ln384_23_fu_7179_p3;
wire   [15:0] select_ln384_18_fu_7041_p3;
wire   [15:0] select_ln384_16_fu_6903_p3;
wire   [15:0] select_ln384_11_fu_6765_p3;
wire   [15:0] select_ln384_9_fu_6627_p3;
wire   [15:0] grp_fu_8740_p1;
wire   [15:0] grp_fu_8751_p0;
wire   [15:0] grp_fu_8758_p1;
wire   [15:0] grp_fu_8769_p0;
wire   [15:0] grp_fu_8776_p1;
wire   [15:0] grp_fu_8787_p0;
wire   [15:0] grp_fu_8794_p1;
wire   [15:0] grp_fu_8805_p0;
wire   [15:0] grp_fu_8812_p1;
wire   [15:0] grp_fu_8823_p0;
wire   [15:0] grp_fu_8830_p1;
wire   [15:0] grp_fu_8841_p0;
wire   [15:0] grp_fu_8848_p1;
wire   [15:0] grp_fu_8859_p0;
wire   [15:0] grp_fu_8866_p1;
wire   [15:0] grp_fu_8877_p0;
wire  signed [15:0] grp_fu_8884_p1;
wire  signed [15:0] grp_fu_8890_p1;
wire  signed [15:0] grp_fu_8896_p1;
wire  signed [15:0] grp_fu_8902_p1;
wire  signed [15:0] grp_fu_8908_p1;
wire  signed [15:0] grp_fu_8914_p1;
wire  signed [15:0] grp_fu_8920_p1;
wire  signed [15:0] grp_fu_8926_p1;
wire  signed [15:0] grp_fu_8932_p1;
wire  signed [15:0] grp_fu_8938_p1;
wire  signed [15:0] grp_fu_8944_p1;
wire  signed [15:0] grp_fu_8950_p1;
wire  signed [15:0] grp_fu_8956_p1;
wire  signed [15:0] grp_fu_8962_p1;
wire  signed [15:0] grp_fu_8968_p1;
wire  signed [15:0] grp_fu_8974_p1;
wire  signed [17:0] grp_fu_8980_p0;
wire  signed [15:0] grp_fu_8980_p1;
wire  signed [17:0] grp_fu_8986_p0;
wire  signed [15:0] grp_fu_8986_p1;
wire  signed [17:0] grp_fu_8993_p0;
wire  signed [15:0] grp_fu_8993_p1;
wire  signed [17:0] grp_fu_8999_p0;
wire  signed [15:0] grp_fu_8999_p1;
wire  signed [17:0] grp_fu_9006_p0;
wire  signed [15:0] grp_fu_9006_p1;
wire  signed [17:0] grp_fu_9012_p0;
wire  signed [15:0] grp_fu_9012_p1;
wire  signed [17:0] grp_fu_9019_p0;
wire  signed [15:0] grp_fu_9019_p1;
wire  signed [17:0] grp_fu_9025_p0;
wire  signed [15:0] grp_fu_9025_p1;
wire  signed [17:0] grp_fu_9032_p0;
wire  signed [15:0] grp_fu_9032_p1;
wire  signed [17:0] grp_fu_9038_p0;
wire  signed [15:0] grp_fu_9038_p1;
wire  signed [17:0] grp_fu_9045_p0;
wire  signed [15:0] grp_fu_9045_p1;
wire  signed [17:0] grp_fu_9051_p0;
wire  signed [15:0] grp_fu_9051_p1;
wire  signed [17:0] grp_fu_9058_p0;
wire  signed [15:0] grp_fu_9058_p1;
wire  signed [17:0] grp_fu_9064_p0;
wire  signed [15:0] grp_fu_9064_p1;
wire  signed [17:0] grp_fu_9071_p0;
wire  signed [15:0] grp_fu_9071_p1;
wire  signed [17:0] grp_fu_9077_p0;
wire  signed [15:0] grp_fu_9077_p1;
reg    grp_fu_8740_ce;
reg    grp_fu_8751_ce;
reg    grp_fu_8758_ce;
reg    grp_fu_8769_ce;
reg    grp_fu_8776_ce;
reg    grp_fu_8787_ce;
reg    grp_fu_8794_ce;
reg    grp_fu_8805_ce;
reg    grp_fu_8812_ce;
reg    grp_fu_8823_ce;
reg    grp_fu_8830_ce;
reg    grp_fu_8841_ce;
reg    grp_fu_8848_ce;
reg    grp_fu_8859_ce;
reg    grp_fu_8866_ce;
reg    grp_fu_8877_ce;
reg    grp_fu_8884_ce;
reg    grp_fu_8890_ce;
reg    grp_fu_8896_ce;
reg    grp_fu_8902_ce;
reg    grp_fu_8908_ce;
reg    grp_fu_8914_ce;
reg    grp_fu_8920_ce;
reg    grp_fu_8926_ce;
reg    grp_fu_8932_ce;
reg    grp_fu_8938_ce;
reg    grp_fu_8944_ce;
reg    grp_fu_8950_ce;
reg    grp_fu_8956_ce;
reg    grp_fu_8962_ce;
reg    grp_fu_8968_ce;
reg    grp_fu_8974_ce;
reg    grp_fu_8980_ce;
reg    grp_fu_8986_ce;
reg    grp_fu_8993_ce;
reg    grp_fu_8999_ce;
reg    grp_fu_9006_ce;
reg    grp_fu_9012_ce;
reg    grp_fu_9019_ce;
reg    grp_fu_9025_ce;
reg    grp_fu_9032_ce;
reg    grp_fu_9038_ce;
reg    grp_fu_9045_ce;
reg    grp_fu_9051_ce;
reg    grp_fu_9058_ce;
reg    grp_fu_9064_ce;
reg    grp_fu_9071_ce;
reg    grp_fu_9077_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to23;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
end

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_261_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_261_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_261_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_261_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_261_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_261_acc),
    .ap_return(grp_phase_sincos_LUT_fu_261_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_270_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_270_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_270_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_270_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_270_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_270_acc),
    .ap_return(grp_phase_sincos_LUT_fu_270_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_279(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_279_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_279_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_279_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_279_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_279_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_279_acc),
    .ap_return(grp_phase_sincos_LUT_fu_279_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_288_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_288_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_288_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_288_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_288_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_288_acc),
    .ap_return(grp_phase_sincos_LUT_fu_288_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_297(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_297_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_297_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_297_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_297_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_297_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_297_acc),
    .ap_return(grp_phase_sincos_LUT_fu_297_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_306_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_306_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_306_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_306_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_306_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_306_acc),
    .ap_return(grp_phase_sincos_LUT_fu_306_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_315_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_315_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_315_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_315_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_315_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_315_acc),
    .ap_return(grp_phase_sincos_LUT_fu_315_ap_return)
);

resonator_ddc_phase_sincos_LUT grp_phase_sincos_LUT_fu_324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_phase_sincos_LUT_fu_324_ap_start),
    .ap_done(grp_phase_sincos_LUT_fu_324_ap_done),
    .ap_idle(grp_phase_sincos_LUT_fu_324_ap_idle),
    .ap_ready(grp_phase_sincos_LUT_fu_324_ap_ready),
    .ap_ce(grp_phase_sincos_LUT_fu_324_ap_ce),
    .acc(grp_phase_sincos_LUT_fu_324_acc),
    .ap_return(grp_phase_sincos_LUT_fu_324_ap_return)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_1_reg_9255),
    .din1(grp_fu_8740_p1),
    .din2(shl_ln_fu_992_p3),
    .ce(grp_fu_8740_ce),
    .dout(grp_fu_8740_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8751_p0),
    .din1(trunc_ln95_reg_9249),
    .ce(grp_fu_8751_ce),
    .dout(grp_fu_8751_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_4_reg_9272),
    .din1(grp_fu_8758_p1),
    .din2(shl_ln737_4_fu_1020_p3),
    .ce(grp_fu_8758_ce),
    .dout(grp_fu_8758_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8769_p0),
    .din1(trunc_ln95_2_reg_9266),
    .ce(grp_fu_8769_ce),
    .dout(grp_fu_8769_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_7_reg_9289),
    .din1(grp_fu_8776_p1),
    .din2(shl_ln737_8_fu_1048_p3),
    .ce(grp_fu_8776_ce),
    .dout(grp_fu_8776_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8787_p0),
    .din1(trunc_ln95_3_reg_9283),
    .ce(grp_fu_8787_ce),
    .dout(grp_fu_8787_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_s_reg_9306),
    .din1(grp_fu_8794_p1),
    .din2(shl_ln737_11_fu_1076_p3),
    .ce(grp_fu_8794_ce),
    .dout(grp_fu_8794_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8805_p0),
    .din1(trunc_ln95_5_reg_9300),
    .ce(grp_fu_8805_ce),
    .dout(grp_fu_8805_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_8_reg_9323),
    .din1(grp_fu_8812_p1),
    .din2(shl_ln737_15_fu_1104_p3),
    .ce(grp_fu_8812_ce),
    .dout(grp_fu_8812_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8823_p0),
    .din1(trunc_ln95_6_reg_9317),
    .ce(grp_fu_8823_ce),
    .dout(grp_fu_8823_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_10_reg_9340),
    .din1(grp_fu_8830_p1),
    .din2(shl_ln737_19_fu_1132_p3),
    .ce(grp_fu_8830_ce),
    .dout(grp_fu_8830_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8841_p0),
    .din1(trunc_ln95_9_reg_9334),
    .ce(grp_fu_8841_ce),
    .dout(grp_fu_8841_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_12_reg_9357),
    .din1(grp_fu_8848_p1),
    .din2(shl_ln737_23_fu_1160_p3),
    .ce(grp_fu_8848_ce),
    .dout(grp_fu_8848_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8859_p0),
    .din1(trunc_ln95_11_reg_9351),
    .ce(grp_fu_8859_ce),
    .dout(grp_fu_8859_p2)
);

resonator_ddc_mac_mulsub_18s_16ns_43s_44_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 43 ),
    .dout_WIDTH( 44 ))
mac_mulsub_18s_16ns_43s_44_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_14_reg_9374),
    .din1(grp_fu_8866_p1),
    .din2(shl_ln737_27_fu_1188_p3),
    .ce(grp_fu_8866_ce),
    .dout(grp_fu_8866_p3)
);

resonator_ddc_mul_mul_16ns_18s_36_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_mul_16ns_18s_36_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8877_p0),
    .din1(trunc_ln95_13_reg_9368),
    .ce(grp_fu_8877_ce),
    .dout(grp_fu_8877_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_4_reg_10377_pp0_iter14_reg),
    .din1(grp_fu_8884_p1),
    .ce(grp_fu_8884_ce),
    .dout(grp_fu_8884_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_6_reg_10457),
    .din1(grp_fu_8890_p1),
    .ce(grp_fu_8890_ce),
    .dout(grp_fu_8890_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_1_reg_10387_pp0_iter14_reg),
    .din1(grp_fu_8896_p1),
    .ce(grp_fu_8896_ce),
    .dout(grp_fu_8896_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_14_reg_10462),
    .din1(grp_fu_8902_p1),
    .ce(grp_fu_8902_ce),
    .dout(grp_fu_8902_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_2_reg_10397_pp0_iter14_reg),
    .din1(grp_fu_8908_p1),
    .ce(grp_fu_8908_ce),
    .dout(grp_fu_8908_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_21_reg_10467),
    .din1(grp_fu_8914_p1),
    .ce(grp_fu_8914_ce),
    .dout(grp_fu_8914_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_3_reg_10407_pp0_iter14_reg),
    .din1(grp_fu_8920_p1),
    .ce(grp_fu_8920_ce),
    .dout(grp_fu_8920_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_28_reg_10472),
    .din1(grp_fu_8926_p1),
    .ce(grp_fu_8926_ce),
    .dout(grp_fu_8926_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_34_reg_10417_pp0_iter14_reg),
    .din1(grp_fu_8932_p1),
    .ce(grp_fu_8932_ce),
    .dout(grp_fu_8932_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_36_reg_10477),
    .din1(grp_fu_8938_p1),
    .ce(grp_fu_8938_ce),
    .dout(grp_fu_8938_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_42_reg_10427_pp0_iter14_reg),
    .din1(grp_fu_8944_p1),
    .ce(grp_fu_8944_ce),
    .dout(grp_fu_8944_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_44_reg_10482),
    .din1(grp_fu_8950_p1),
    .ce(grp_fu_8950_ce),
    .dout(grp_fu_8950_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_50_reg_10437_pp0_iter14_reg),
    .din1(grp_fu_8956_p1),
    .ce(grp_fu_8956_ce),
    .dout(grp_fu_8956_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_52_reg_10487),
    .din1(grp_fu_8962_p1),
    .ce(grp_fu_8962_ce),
    .dout(grp_fu_8962_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_7_reg_10447_pp0_iter14_reg),
    .din1(grp_fu_8968_p1),
    .ce(grp_fu_8968_ce),
    .dout(grp_fu_8968_p2)
);

resonator_ddc_mul_mul_18s_16s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_mul_18s_16s_34_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln384_59_reg_10492),
    .din1(grp_fu_8974_p1),
    .ce(grp_fu_8974_ce),
    .dout(grp_fu_8974_p2)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8980_p0),
    .din1(grp_fu_8980_p1),
    .din2(mul_ln1171_2_reg_10689),
    .ce(grp_fu_8980_ce),
    .dout(grp_fu_8980_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8986_p0),
    .din1(grp_fu_8986_p1),
    .din2(mul_ln1171_3_reg_10694),
    .ce(grp_fu_8986_ce),
    .dout(grp_fu_8986_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8993_p0),
    .din1(grp_fu_8993_p1),
    .din2(mul_ln1171_8_reg_10699),
    .ce(grp_fu_8993_ce),
    .dout(grp_fu_8993_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8999_p0),
    .din1(grp_fu_8999_p1),
    .din2(mul_ln1171_9_reg_10704),
    .ce(grp_fu_8999_ce),
    .dout(grp_fu_8999_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9006_p0),
    .din1(grp_fu_9006_p1),
    .din2(mul_ln1171_14_reg_10709),
    .ce(grp_fu_9006_ce),
    .dout(grp_fu_9006_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9012_p0),
    .din1(grp_fu_9012_p1),
    .din2(mul_ln1171_15_reg_10714),
    .ce(grp_fu_9012_ce),
    .dout(grp_fu_9012_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9019_p0),
    .din1(grp_fu_9019_p1),
    .din2(mul_ln1171_20_reg_10719),
    .ce(grp_fu_9019_ce),
    .dout(grp_fu_9019_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9025_p0),
    .din1(grp_fu_9025_p1),
    .din2(mul_ln1171_21_reg_10724),
    .ce(grp_fu_9025_ce),
    .dout(grp_fu_9025_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9032_p0),
    .din1(grp_fu_9032_p1),
    .din2(mul_ln1171_26_reg_10729),
    .ce(grp_fu_9032_ce),
    .dout(grp_fu_9032_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9038_p0),
    .din1(grp_fu_9038_p1),
    .din2(mul_ln1171_27_reg_10734),
    .ce(grp_fu_9038_ce),
    .dout(grp_fu_9038_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9045_p0),
    .din1(grp_fu_9045_p1),
    .din2(mul_ln1171_32_reg_10739),
    .ce(grp_fu_9045_ce),
    .dout(grp_fu_9045_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9051_p0),
    .din1(grp_fu_9051_p1),
    .din2(mul_ln1171_33_reg_10744),
    .ce(grp_fu_9051_ce),
    .dout(grp_fu_9051_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9058_p0),
    .din1(grp_fu_9058_p1),
    .din2(mul_ln1171_38_reg_10749),
    .ce(grp_fu_9058_ce),
    .dout(grp_fu_9058_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9064_p0),
    .din1(grp_fu_9064_p1),
    .din2(mul_ln1171_39_reg_10754),
    .ce(grp_fu_9064_ce),
    .dout(grp_fu_9064_p3)
);

resonator_ddc_mac_mulsub_18s_16s_34s_34_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 34 ))
mac_mulsub_18s_16s_34s_34_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9071_p0),
    .din1(grp_fu_9071_p1),
    .din2(mul_ln1171_44_reg_10759),
    .ce(grp_fu_9071_ce),
    .dout(grp_fu_9071_p3)
);

resonator_ddc_mac_muladd_18s_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18s_16s_34s_35_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9077_p0),
    .din1(grp_fu_9077_p1),
    .din2(mul_ln1171_45_reg_10764),
    .ce(grp_fu_9077_ce),
    .dout(grp_fu_9077_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1245_10_reg_10079 <= add_ln1245_10_fu_1835_p2;
        add_ln1245_12_reg_10123 <= add_ln1245_12_fu_1932_p2;
        add_ln1245_14_reg_10167 <= add_ln1245_14_fu_2029_p2;
        add_ln1245_2_reg_9903 <= add_ln1245_2_fu_1447_p2;
        add_ln1245_4_reg_9947 <= add_ln1245_4_fu_1544_p2;
        add_ln1245_6_reg_9991 <= add_ln1245_6_fu_1641_p2;
        add_ln1245_8_reg_10035 <= add_ln1245_8_fu_1738_p2;
        add_ln1245_reg_9859 <= add_ln1245_fu_1350_p2;
        add_ln415_10_reg_11381 <= add_ln415_10_fu_5765_p2;
        add_ln415_10_reg_11381_pp0_iter23_reg <= add_ln415_10_reg_11381;
        add_ln415_11_reg_11398 <= add_ln415_11_fu_5808_p2;
        add_ln415_11_reg_11398_pp0_iter23_reg <= add_ln415_11_reg_11398;
        add_ln415_12_reg_9973 <= add_ln415_12_fu_1609_p2;
        add_ln415_12_reg_9973_pp0_iter12_reg <= add_ln415_12_reg_9973;
        add_ln415_13_reg_10267 <= add_ln415_13_fu_2282_p2;
        add_ln415_13_reg_10267_pp0_iter13_reg <= add_ln415_13_reg_10267;
        add_ln415_14_reg_11415 <= add_ln415_14_fu_5851_p2;
        add_ln415_14_reg_11415_pp0_iter23_reg <= add_ln415_14_reg_11415;
        add_ln415_15_reg_11432 <= add_ln415_15_fu_5894_p2;
        add_ln415_15_reg_11432_pp0_iter23_reg <= add_ln415_15_reg_11432;
        add_ln415_16_reg_10017 <= add_ln415_16_fu_1706_p2;
        add_ln415_16_reg_10017_pp0_iter12_reg <= add_ln415_16_reg_10017;
        add_ln415_17_reg_10290 <= add_ln415_17_fu_2343_p2;
        add_ln415_17_reg_10290_pp0_iter13_reg <= add_ln415_17_reg_10290;
        add_ln415_18_reg_11449 <= add_ln415_18_fu_5937_p2;
        add_ln415_18_reg_11449_pp0_iter23_reg <= add_ln415_18_reg_11449;
        add_ln415_19_reg_11466 <= add_ln415_19_fu_5980_p2;
        add_ln415_19_reg_11466_pp0_iter23_reg <= add_ln415_19_reg_11466;
        add_ln415_1_reg_10198 <= add_ln415_1_fu_2099_p2;
        add_ln415_1_reg_10198_pp0_iter13_reg <= add_ln415_1_reg_10198;
        add_ln415_20_reg_10061 <= add_ln415_20_fu_1803_p2;
        add_ln415_20_reg_10061_pp0_iter12_reg <= add_ln415_20_reg_10061;
        add_ln415_21_reg_10313 <= add_ln415_21_fu_2404_p2;
        add_ln415_21_reg_10313_pp0_iter13_reg <= add_ln415_21_reg_10313;
        add_ln415_22_reg_11483 <= add_ln415_22_fu_6023_p2;
        add_ln415_22_reg_11483_pp0_iter23_reg <= add_ln415_22_reg_11483;
        add_ln415_23_reg_11500 <= add_ln415_23_fu_6066_p2;
        add_ln415_23_reg_11500_pp0_iter23_reg <= add_ln415_23_reg_11500;
        add_ln415_24_reg_10105 <= add_ln415_24_fu_1900_p2;
        add_ln415_24_reg_10105_pp0_iter12_reg <= add_ln415_24_reg_10105;
        add_ln415_25_reg_10336 <= add_ln415_25_fu_2465_p2;
        add_ln415_25_reg_10336_pp0_iter13_reg <= add_ln415_25_reg_10336;
        add_ln415_26_reg_11517 <= add_ln415_26_fu_6109_p2;
        add_ln415_26_reg_11517_pp0_iter23_reg <= add_ln415_26_reg_11517;
        add_ln415_27_reg_11534 <= add_ln415_27_fu_6152_p2;
        add_ln415_27_reg_11534_pp0_iter23_reg <= add_ln415_27_reg_11534;
        add_ln415_28_reg_10149 <= add_ln415_28_fu_1997_p2;
        add_ln415_28_reg_10149_pp0_iter12_reg <= add_ln415_28_reg_10149;
        add_ln415_29_reg_10359 <= add_ln415_29_fu_2526_p2;
        add_ln415_29_reg_10359_pp0_iter13_reg <= add_ln415_29_reg_10359;
        add_ln415_2_reg_11313 <= add_ln415_2_fu_5593_p2;
        add_ln415_2_reg_11313_pp0_iter23_reg <= add_ln415_2_reg_11313;
        add_ln415_30_reg_11551 <= add_ln415_30_fu_6195_p2;
        add_ln415_30_reg_11551_pp0_iter23_reg <= add_ln415_30_reg_11551;
        add_ln415_31_reg_11568 <= add_ln415_31_fu_6238_p2;
        add_ln415_31_reg_11568_pp0_iter23_reg <= add_ln415_31_reg_11568;
        add_ln415_3_reg_11330 <= add_ln415_3_fu_5636_p2;
        add_ln415_3_reg_11330_pp0_iter23_reg <= add_ln415_3_reg_11330;
        add_ln415_4_reg_9885 <= add_ln415_4_fu_1415_p2;
        add_ln415_4_reg_9885_pp0_iter12_reg <= add_ln415_4_reg_9885;
        add_ln415_5_reg_10221 <= add_ln415_5_fu_2160_p2;
        add_ln415_5_reg_10221_pp0_iter13_reg <= add_ln415_5_reg_10221;
        add_ln415_6_reg_11347 <= add_ln415_6_fu_5679_p2;
        add_ln415_6_reg_11347_pp0_iter23_reg <= add_ln415_6_reg_11347;
        add_ln415_7_reg_11364 <= add_ln415_7_fu_5722_p2;
        add_ln415_7_reg_11364_pp0_iter23_reg <= add_ln415_7_reg_11364;
        add_ln415_8_reg_9929 <= add_ln415_8_fu_1512_p2;
        add_ln415_8_reg_9929_pp0_iter12_reg <= add_ln415_8_reg_9929;
        add_ln415_9_reg_10244 <= add_ln415_9_fu_2221_p2;
        add_ln415_9_reg_10244_pp0_iter13_reg <= add_ln415_9_reg_10244;
        add_ln415_reg_9841 <= add_ln415_fu_1318_p2;
        add_ln415_reg_9841_pp0_iter12_reg <= add_ln415_reg_9841;
        icmp_ln1049_10_reg_11755 <= icmp_ln1049_10_fu_6406_p2;
        icmp_ln1049_11_reg_11772 <= icmp_ln1049_11_fu_6421_p2;
        icmp_ln1049_12_reg_11789 <= icmp_ln1049_12_fu_6436_p2;
        icmp_ln1049_13_reg_11806 <= icmp_ln1049_13_fu_6451_p2;
        icmp_ln1049_14_reg_11823 <= icmp_ln1049_14_fu_6466_p2;
        icmp_ln1049_15_reg_11840 <= icmp_ln1049_15_fu_6481_p2;
        icmp_ln1049_1_reg_11602 <= icmp_ln1049_1_fu_6271_p2;
        icmp_ln1049_2_reg_11619 <= icmp_ln1049_2_fu_6286_p2;
        icmp_ln1049_3_reg_11636 <= icmp_ln1049_3_fu_6301_p2;
        icmp_ln1049_4_reg_11653 <= icmp_ln1049_4_fu_6316_p2;
        icmp_ln1049_5_reg_11670 <= icmp_ln1049_5_fu_6331_p2;
        icmp_ln1049_6_reg_11687 <= icmp_ln1049_6_fu_6346_p2;
        icmp_ln1049_7_reg_11704 <= icmp_ln1049_7_fu_6361_p2;
        icmp_ln1049_8_reg_11721 <= icmp_ln1049_8_fu_6376_p2;
        icmp_ln1049_9_reg_11738 <= icmp_ln1049_9_fu_6391_p2;
        icmp_ln1049_reg_11585 <= icmp_ln1049_fu_6256_p2;
        icmp_ln412_10_reg_11283 <= icmp_ln412_10_fu_5367_p2;
        icmp_ln412_11_reg_11288 <= icmp_ln412_11_fu_5406_p2;
        icmp_ln412_12_reg_11293 <= icmp_ln412_12_fu_5445_p2;
        icmp_ln412_13_reg_11298 <= icmp_ln412_13_fu_5484_p2;
        icmp_ln412_14_reg_11303 <= icmp_ln412_14_fu_5523_p2;
        icmp_ln412_15_reg_11308 <= icmp_ln412_15_fu_5562_p2;
        icmp_ln412_1_reg_11238 <= icmp_ln412_1_fu_5016_p2;
        icmp_ln412_2_reg_11243 <= icmp_ln412_2_fu_5055_p2;
        icmp_ln412_3_reg_11248 <= icmp_ln412_3_fu_5094_p2;
        icmp_ln412_4_reg_11253 <= icmp_ln412_4_fu_5133_p2;
        icmp_ln412_5_reg_11258 <= icmp_ln412_5_fu_5172_p2;
        icmp_ln412_6_reg_11263 <= icmp_ln412_6_fu_5211_p2;
        icmp_ln412_7_reg_11268 <= icmp_ln412_7_fu_5250_p2;
        icmp_ln412_8_reg_11273 <= icmp_ln412_8_fu_5289_p2;
        icmp_ln412_9_reg_11278 <= icmp_ln412_9_fu_5328_p2;
        icmp_ln412_reg_11233 <= icmp_ln412_fu_4977_p2;
        icmp_ln727_10_reg_9796 <= icmp_ln727_10_fu_1256_p2;
        icmp_ln727_11_reg_10094 <= icmp_ln727_11_fu_1849_p2;
        icmp_ln727_12_reg_9811 <= icmp_ln727_12_fu_1264_p2;
        icmp_ln727_13_reg_10138 <= icmp_ln727_13_fu_1946_p2;
        icmp_ln727_14_reg_9826 <= icmp_ln727_14_fu_1272_p2;
        icmp_ln727_15_reg_10182 <= icmp_ln727_15_fu_2043_p2;
        icmp_ln727_1_reg_9874 <= icmp_ln727_1_fu_1364_p2;
        icmp_ln727_2_reg_9736 <= icmp_ln727_2_fu_1224_p2;
        icmp_ln727_3_reg_9918 <= icmp_ln727_3_fu_1461_p2;
        icmp_ln727_4_reg_9751 <= icmp_ln727_4_fu_1232_p2;
        icmp_ln727_5_reg_9962 <= icmp_ln727_5_fu_1558_p2;
        icmp_ln727_6_reg_9766 <= icmp_ln727_6_fu_1240_p2;
        icmp_ln727_7_reg_10006 <= icmp_ln727_7_fu_1655_p2;
        icmp_ln727_8_reg_9781 <= icmp_ln727_8_fu_1248_p2;
        icmp_ln727_9_reg_10050 <= icmp_ln727_9_fu_1752_p2;
        icmp_ln727_reg_9721 <= icmp_ln727_fu_1216_p2;
        icmp_ln777_10_reg_11762 <= icmp_ln777_10_fu_6411_p2;
        icmp_ln777_11_reg_11779 <= icmp_ln777_11_fu_6426_p2;
        icmp_ln777_12_reg_11796 <= icmp_ln777_12_fu_6441_p2;
        icmp_ln777_13_reg_11813 <= icmp_ln777_13_fu_6456_p2;
        icmp_ln777_14_reg_11830 <= icmp_ln777_14_fu_6471_p2;
        icmp_ln777_15_reg_11847 <= icmp_ln777_15_fu_6486_p2;
        icmp_ln777_1_reg_11609 <= icmp_ln777_1_fu_6276_p2;
        icmp_ln777_2_reg_11626 <= icmp_ln777_2_fu_6291_p2;
        icmp_ln777_3_reg_11643 <= icmp_ln777_3_fu_6306_p2;
        icmp_ln777_4_reg_11660 <= icmp_ln777_4_fu_6321_p2;
        icmp_ln777_5_reg_11677 <= icmp_ln777_5_fu_6336_p2;
        icmp_ln777_6_reg_11694 <= icmp_ln777_6_fu_6351_p2;
        icmp_ln777_7_reg_11711 <= icmp_ln777_7_fu_6366_p2;
        icmp_ln777_8_reg_11728 <= icmp_ln777_8_fu_6381_p2;
        icmp_ln777_9_reg_11745 <= icmp_ln777_9_fu_6396_p2;
        icmp_ln777_reg_11592 <= icmp_ln777_fu_6261_p2;
        icmp_ln799_10_reg_11631 <= icmp_ln799_10_fu_6296_p2;
        icmp_ln799_11_reg_11648 <= icmp_ln799_11_fu_6311_p2;
        icmp_ln799_12_reg_10402 <= icmp_ln799_12_fu_2866_p2;
        icmp_ln799_13_reg_11665 <= icmp_ln799_13_fu_6326_p2;
        icmp_ln799_14_reg_11682 <= icmp_ln799_14_fu_6341_p2;
        icmp_ln799_15_reg_10412 <= icmp_ln799_15_fu_2975_p2;
        icmp_ln799_16_reg_11699 <= icmp_ln799_16_fu_6356_p2;
        icmp_ln799_17_reg_11716 <= icmp_ln799_17_fu_6371_p2;
        icmp_ln799_18_reg_10285 <= icmp_ln799_18_fu_2300_p2;
        icmp_ln799_19_reg_10422 <= icmp_ln799_19_fu_3084_p2;
        icmp_ln799_1_reg_10216 <= icmp_ln799_1_fu_2117_p2;
        icmp_ln799_20_reg_11733 <= icmp_ln799_20_fu_6386_p2;
        icmp_ln799_21_reg_11750 <= icmp_ln799_21_fu_6401_p2;
        icmp_ln799_22_reg_10432 <= icmp_ln799_22_fu_3193_p2;
        icmp_ln799_23_reg_11767 <= icmp_ln799_23_fu_6416_p2;
        icmp_ln799_24_reg_11784 <= icmp_ln799_24_fu_6431_p2;
        icmp_ln799_25_reg_10442 <= icmp_ln799_25_fu_3302_p2;
        icmp_ln799_26_reg_11801 <= icmp_ln799_26_fu_6446_p2;
        icmp_ln799_27_reg_11818 <= icmp_ln799_27_fu_6461_p2;
        icmp_ln799_28_reg_10354 <= icmp_ln799_28_fu_2483_p2;
        icmp_ln799_29_reg_10452 <= icmp_ln799_29_fu_3411_p2;
        icmp_ln799_2_reg_10239 <= icmp_ln799_2_fu_2178_p2;
        icmp_ln799_30_reg_11835 <= icmp_ln799_30_fu_6476_p2;
        icmp_ln799_31_reg_11852 <= icmp_ln799_31_fu_6491_p2;
        icmp_ln799_3_reg_10262 <= icmp_ln799_3_fu_2239_p2;
        icmp_ln799_4_reg_10382 <= icmp_ln799_4_fu_2648_p2;
        icmp_ln799_5_reg_10308 <= icmp_ln799_5_fu_2361_p2;
        icmp_ln799_6_reg_10331 <= icmp_ln799_6_fu_2422_p2;
        icmp_ln799_7_reg_11597 <= icmp_ln799_7_fu_6266_p2;
        icmp_ln799_8_reg_11614 <= icmp_ln799_8_fu_6281_p2;
        icmp_ln799_9_reg_10392 <= icmp_ln799_9_fu_2757_p2;
        icmp_ln799_reg_10193 <= icmp_ln799_fu_2056_p2;
        mul_ln1171_13_reg_9756 <= grp_fu_8787_p2;
        mul_ln1171_14_reg_10709 <= grp_fu_8908_p2;
        mul_ln1171_15_reg_10714 <= grp_fu_8914_p2;
        mul_ln1171_19_reg_9771 <= grp_fu_8805_p2;
        mul_ln1171_1_reg_9726 <= grp_fu_8751_p2;
        mul_ln1171_20_reg_10719 <= grp_fu_8920_p2;
        mul_ln1171_21_reg_10724 <= grp_fu_8926_p2;
        mul_ln1171_25_reg_9786 <= grp_fu_8823_p2;
        mul_ln1171_26_reg_10729 <= grp_fu_8932_p2;
        mul_ln1171_27_reg_10734 <= grp_fu_8938_p2;
        mul_ln1171_2_reg_10689 <= grp_fu_8884_p2;
        mul_ln1171_31_reg_9801 <= grp_fu_8841_p2;
        mul_ln1171_32_reg_10739 <= grp_fu_8944_p2;
        mul_ln1171_33_reg_10744 <= grp_fu_8950_p2;
        mul_ln1171_37_reg_9816 <= grp_fu_8859_p2;
        mul_ln1171_38_reg_10749 <= grp_fu_8956_p2;
        mul_ln1171_39_reg_10754 <= grp_fu_8962_p2;
        mul_ln1171_3_reg_10694 <= grp_fu_8890_p2;
        mul_ln1171_43_reg_9831 <= grp_fu_8877_p2;
        mul_ln1171_44_reg_10759 <= grp_fu_8968_p2;
        mul_ln1171_45_reg_10764 <= grp_fu_8974_p2;
        mul_ln1171_7_reg_9741 <= grp_fu_8769_p2;
        mul_ln1171_8_reg_10699 <= grp_fu_8896_p2;
        mul_ln1171_9_reg_10704 <= grp_fu_8902_p2;
        p_Result_8_reg_9094_pp0_iter10_reg <= p_Result_8_reg_9094_pp0_iter9_reg;
        p_Result_8_reg_9094_pp0_iter11_reg <= p_Result_8_reg_9094_pp0_iter10_reg;
        p_Result_8_reg_9094_pp0_iter12_reg <= p_Result_8_reg_9094_pp0_iter11_reg;
        p_Result_8_reg_9094_pp0_iter13_reg <= p_Result_8_reg_9094_pp0_iter12_reg;
        p_Result_8_reg_9094_pp0_iter14_reg <= p_Result_8_reg_9094_pp0_iter13_reg;
        p_Result_8_reg_9094_pp0_iter15_reg <= p_Result_8_reg_9094_pp0_iter14_reg;
        p_Result_8_reg_9094_pp0_iter16_reg <= p_Result_8_reg_9094_pp0_iter15_reg;
        p_Result_8_reg_9094_pp0_iter2_reg <= p_Result_8_reg_9094_pp0_iter1_reg;
        p_Result_8_reg_9094_pp0_iter3_reg <= p_Result_8_reg_9094_pp0_iter2_reg;
        p_Result_8_reg_9094_pp0_iter4_reg <= p_Result_8_reg_9094_pp0_iter3_reg;
        p_Result_8_reg_9094_pp0_iter5_reg <= p_Result_8_reg_9094_pp0_iter4_reg;
        p_Result_8_reg_9094_pp0_iter6_reg <= p_Result_8_reg_9094_pp0_iter5_reg;
        p_Result_8_reg_9094_pp0_iter7_reg <= p_Result_8_reg_9094_pp0_iter6_reg;
        p_Result_8_reg_9094_pp0_iter8_reg <= p_Result_8_reg_9094_pp0_iter7_reg;
        p_Result_8_reg_9094_pp0_iter9_reg <= p_Result_8_reg_9094_pp0_iter8_reg;
        p_Result_93_1_reg_9099_pp0_iter10_reg <= p_Result_93_1_reg_9099_pp0_iter9_reg;
        p_Result_93_1_reg_9099_pp0_iter11_reg <= p_Result_93_1_reg_9099_pp0_iter10_reg;
        p_Result_93_1_reg_9099_pp0_iter12_reg <= p_Result_93_1_reg_9099_pp0_iter11_reg;
        p_Result_93_1_reg_9099_pp0_iter13_reg <= p_Result_93_1_reg_9099_pp0_iter12_reg;
        p_Result_93_1_reg_9099_pp0_iter14_reg <= p_Result_93_1_reg_9099_pp0_iter13_reg;
        p_Result_93_1_reg_9099_pp0_iter2_reg <= p_Result_93_1_reg_9099_pp0_iter1_reg;
        p_Result_93_1_reg_9099_pp0_iter3_reg <= p_Result_93_1_reg_9099_pp0_iter2_reg;
        p_Result_93_1_reg_9099_pp0_iter4_reg <= p_Result_93_1_reg_9099_pp0_iter3_reg;
        p_Result_93_1_reg_9099_pp0_iter5_reg <= p_Result_93_1_reg_9099_pp0_iter4_reg;
        p_Result_93_1_reg_9099_pp0_iter6_reg <= p_Result_93_1_reg_9099_pp0_iter5_reg;
        p_Result_93_1_reg_9099_pp0_iter7_reg <= p_Result_93_1_reg_9099_pp0_iter6_reg;
        p_Result_93_1_reg_9099_pp0_iter8_reg <= p_Result_93_1_reg_9099_pp0_iter7_reg;
        p_Result_93_1_reg_9099_pp0_iter9_reg <= p_Result_93_1_reg_9099_pp0_iter8_reg;
        p_Result_93_2_reg_9109_pp0_iter10_reg <= p_Result_93_2_reg_9109_pp0_iter9_reg;
        p_Result_93_2_reg_9109_pp0_iter11_reg <= p_Result_93_2_reg_9109_pp0_iter10_reg;
        p_Result_93_2_reg_9109_pp0_iter12_reg <= p_Result_93_2_reg_9109_pp0_iter11_reg;
        p_Result_93_2_reg_9109_pp0_iter13_reg <= p_Result_93_2_reg_9109_pp0_iter12_reg;
        p_Result_93_2_reg_9109_pp0_iter14_reg <= p_Result_93_2_reg_9109_pp0_iter13_reg;
        p_Result_93_2_reg_9109_pp0_iter2_reg <= p_Result_93_2_reg_9109_pp0_iter1_reg;
        p_Result_93_2_reg_9109_pp0_iter3_reg <= p_Result_93_2_reg_9109_pp0_iter2_reg;
        p_Result_93_2_reg_9109_pp0_iter4_reg <= p_Result_93_2_reg_9109_pp0_iter3_reg;
        p_Result_93_2_reg_9109_pp0_iter5_reg <= p_Result_93_2_reg_9109_pp0_iter4_reg;
        p_Result_93_2_reg_9109_pp0_iter6_reg <= p_Result_93_2_reg_9109_pp0_iter5_reg;
        p_Result_93_2_reg_9109_pp0_iter7_reg <= p_Result_93_2_reg_9109_pp0_iter6_reg;
        p_Result_93_2_reg_9109_pp0_iter8_reg <= p_Result_93_2_reg_9109_pp0_iter7_reg;
        p_Result_93_2_reg_9109_pp0_iter9_reg <= p_Result_93_2_reg_9109_pp0_iter8_reg;
        p_Result_93_3_reg_9119_pp0_iter10_reg <= p_Result_93_3_reg_9119_pp0_iter9_reg;
        p_Result_93_3_reg_9119_pp0_iter11_reg <= p_Result_93_3_reg_9119_pp0_iter10_reg;
        p_Result_93_3_reg_9119_pp0_iter12_reg <= p_Result_93_3_reg_9119_pp0_iter11_reg;
        p_Result_93_3_reg_9119_pp0_iter13_reg <= p_Result_93_3_reg_9119_pp0_iter12_reg;
        p_Result_93_3_reg_9119_pp0_iter14_reg <= p_Result_93_3_reg_9119_pp0_iter13_reg;
        p_Result_93_3_reg_9119_pp0_iter2_reg <= p_Result_93_3_reg_9119_pp0_iter1_reg;
        p_Result_93_3_reg_9119_pp0_iter3_reg <= p_Result_93_3_reg_9119_pp0_iter2_reg;
        p_Result_93_3_reg_9119_pp0_iter4_reg <= p_Result_93_3_reg_9119_pp0_iter3_reg;
        p_Result_93_3_reg_9119_pp0_iter5_reg <= p_Result_93_3_reg_9119_pp0_iter4_reg;
        p_Result_93_3_reg_9119_pp0_iter6_reg <= p_Result_93_3_reg_9119_pp0_iter5_reg;
        p_Result_93_3_reg_9119_pp0_iter7_reg <= p_Result_93_3_reg_9119_pp0_iter6_reg;
        p_Result_93_3_reg_9119_pp0_iter8_reg <= p_Result_93_3_reg_9119_pp0_iter7_reg;
        p_Result_93_3_reg_9119_pp0_iter9_reg <= p_Result_93_3_reg_9119_pp0_iter8_reg;
        p_Result_93_4_reg_9129_pp0_iter10_reg <= p_Result_93_4_reg_9129_pp0_iter9_reg;
        p_Result_93_4_reg_9129_pp0_iter11_reg <= p_Result_93_4_reg_9129_pp0_iter10_reg;
        p_Result_93_4_reg_9129_pp0_iter12_reg <= p_Result_93_4_reg_9129_pp0_iter11_reg;
        p_Result_93_4_reg_9129_pp0_iter13_reg <= p_Result_93_4_reg_9129_pp0_iter12_reg;
        p_Result_93_4_reg_9129_pp0_iter14_reg <= p_Result_93_4_reg_9129_pp0_iter13_reg;
        p_Result_93_4_reg_9129_pp0_iter2_reg <= p_Result_93_4_reg_9129_pp0_iter1_reg;
        p_Result_93_4_reg_9129_pp0_iter3_reg <= p_Result_93_4_reg_9129_pp0_iter2_reg;
        p_Result_93_4_reg_9129_pp0_iter4_reg <= p_Result_93_4_reg_9129_pp0_iter3_reg;
        p_Result_93_4_reg_9129_pp0_iter5_reg <= p_Result_93_4_reg_9129_pp0_iter4_reg;
        p_Result_93_4_reg_9129_pp0_iter6_reg <= p_Result_93_4_reg_9129_pp0_iter5_reg;
        p_Result_93_4_reg_9129_pp0_iter7_reg <= p_Result_93_4_reg_9129_pp0_iter6_reg;
        p_Result_93_4_reg_9129_pp0_iter8_reg <= p_Result_93_4_reg_9129_pp0_iter7_reg;
        p_Result_93_4_reg_9129_pp0_iter9_reg <= p_Result_93_4_reg_9129_pp0_iter8_reg;
        p_Result_93_5_reg_9139_pp0_iter10_reg <= p_Result_93_5_reg_9139_pp0_iter9_reg;
        p_Result_93_5_reg_9139_pp0_iter11_reg <= p_Result_93_5_reg_9139_pp0_iter10_reg;
        p_Result_93_5_reg_9139_pp0_iter12_reg <= p_Result_93_5_reg_9139_pp0_iter11_reg;
        p_Result_93_5_reg_9139_pp0_iter13_reg <= p_Result_93_5_reg_9139_pp0_iter12_reg;
        p_Result_93_5_reg_9139_pp0_iter14_reg <= p_Result_93_5_reg_9139_pp0_iter13_reg;
        p_Result_93_5_reg_9139_pp0_iter2_reg <= p_Result_93_5_reg_9139_pp0_iter1_reg;
        p_Result_93_5_reg_9139_pp0_iter3_reg <= p_Result_93_5_reg_9139_pp0_iter2_reg;
        p_Result_93_5_reg_9139_pp0_iter4_reg <= p_Result_93_5_reg_9139_pp0_iter3_reg;
        p_Result_93_5_reg_9139_pp0_iter5_reg <= p_Result_93_5_reg_9139_pp0_iter4_reg;
        p_Result_93_5_reg_9139_pp0_iter6_reg <= p_Result_93_5_reg_9139_pp0_iter5_reg;
        p_Result_93_5_reg_9139_pp0_iter7_reg <= p_Result_93_5_reg_9139_pp0_iter6_reg;
        p_Result_93_5_reg_9139_pp0_iter8_reg <= p_Result_93_5_reg_9139_pp0_iter7_reg;
        p_Result_93_5_reg_9139_pp0_iter9_reg <= p_Result_93_5_reg_9139_pp0_iter8_reg;
        p_Result_93_6_reg_9149_pp0_iter10_reg <= p_Result_93_6_reg_9149_pp0_iter9_reg;
        p_Result_93_6_reg_9149_pp0_iter11_reg <= p_Result_93_6_reg_9149_pp0_iter10_reg;
        p_Result_93_6_reg_9149_pp0_iter12_reg <= p_Result_93_6_reg_9149_pp0_iter11_reg;
        p_Result_93_6_reg_9149_pp0_iter13_reg <= p_Result_93_6_reg_9149_pp0_iter12_reg;
        p_Result_93_6_reg_9149_pp0_iter14_reg <= p_Result_93_6_reg_9149_pp0_iter13_reg;
        p_Result_93_6_reg_9149_pp0_iter2_reg <= p_Result_93_6_reg_9149_pp0_iter1_reg;
        p_Result_93_6_reg_9149_pp0_iter3_reg <= p_Result_93_6_reg_9149_pp0_iter2_reg;
        p_Result_93_6_reg_9149_pp0_iter4_reg <= p_Result_93_6_reg_9149_pp0_iter3_reg;
        p_Result_93_6_reg_9149_pp0_iter5_reg <= p_Result_93_6_reg_9149_pp0_iter4_reg;
        p_Result_93_6_reg_9149_pp0_iter6_reg <= p_Result_93_6_reg_9149_pp0_iter5_reg;
        p_Result_93_6_reg_9149_pp0_iter7_reg <= p_Result_93_6_reg_9149_pp0_iter6_reg;
        p_Result_93_6_reg_9149_pp0_iter8_reg <= p_Result_93_6_reg_9149_pp0_iter7_reg;
        p_Result_93_6_reg_9149_pp0_iter9_reg <= p_Result_93_6_reg_9149_pp0_iter8_reg;
        p_Result_93_7_reg_9159_pp0_iter10_reg <= p_Result_93_7_reg_9159_pp0_iter9_reg;
        p_Result_93_7_reg_9159_pp0_iter11_reg <= p_Result_93_7_reg_9159_pp0_iter10_reg;
        p_Result_93_7_reg_9159_pp0_iter12_reg <= p_Result_93_7_reg_9159_pp0_iter11_reg;
        p_Result_93_7_reg_9159_pp0_iter13_reg <= p_Result_93_7_reg_9159_pp0_iter12_reg;
        p_Result_93_7_reg_9159_pp0_iter14_reg <= p_Result_93_7_reg_9159_pp0_iter13_reg;
        p_Result_93_7_reg_9159_pp0_iter2_reg <= p_Result_93_7_reg_9159_pp0_iter1_reg;
        p_Result_93_7_reg_9159_pp0_iter3_reg <= p_Result_93_7_reg_9159_pp0_iter2_reg;
        p_Result_93_7_reg_9159_pp0_iter4_reg <= p_Result_93_7_reg_9159_pp0_iter3_reg;
        p_Result_93_7_reg_9159_pp0_iter5_reg <= p_Result_93_7_reg_9159_pp0_iter4_reg;
        p_Result_93_7_reg_9159_pp0_iter6_reg <= p_Result_93_7_reg_9159_pp0_iter5_reg;
        p_Result_93_7_reg_9159_pp0_iter7_reg <= p_Result_93_7_reg_9159_pp0_iter6_reg;
        p_Result_93_7_reg_9159_pp0_iter8_reg <= p_Result_93_7_reg_9159_pp0_iter7_reg;
        p_Result_93_7_reg_9159_pp0_iter9_reg <= p_Result_93_7_reg_9159_pp0_iter8_reg;
        p_Result_95_1_reg_9104_pp0_iter10_reg <= p_Result_95_1_reg_9104_pp0_iter9_reg;
        p_Result_95_1_reg_9104_pp0_iter11_reg <= p_Result_95_1_reg_9104_pp0_iter10_reg;
        p_Result_95_1_reg_9104_pp0_iter12_reg <= p_Result_95_1_reg_9104_pp0_iter11_reg;
        p_Result_95_1_reg_9104_pp0_iter13_reg <= p_Result_95_1_reg_9104_pp0_iter12_reg;
        p_Result_95_1_reg_9104_pp0_iter14_reg <= p_Result_95_1_reg_9104_pp0_iter13_reg;
        p_Result_95_1_reg_9104_pp0_iter15_reg <= p_Result_95_1_reg_9104_pp0_iter14_reg;
        p_Result_95_1_reg_9104_pp0_iter16_reg <= p_Result_95_1_reg_9104_pp0_iter15_reg;
        p_Result_95_1_reg_9104_pp0_iter2_reg <= p_Result_95_1_reg_9104_pp0_iter1_reg;
        p_Result_95_1_reg_9104_pp0_iter3_reg <= p_Result_95_1_reg_9104_pp0_iter2_reg;
        p_Result_95_1_reg_9104_pp0_iter4_reg <= p_Result_95_1_reg_9104_pp0_iter3_reg;
        p_Result_95_1_reg_9104_pp0_iter5_reg <= p_Result_95_1_reg_9104_pp0_iter4_reg;
        p_Result_95_1_reg_9104_pp0_iter6_reg <= p_Result_95_1_reg_9104_pp0_iter5_reg;
        p_Result_95_1_reg_9104_pp0_iter7_reg <= p_Result_95_1_reg_9104_pp0_iter6_reg;
        p_Result_95_1_reg_9104_pp0_iter8_reg <= p_Result_95_1_reg_9104_pp0_iter7_reg;
        p_Result_95_1_reg_9104_pp0_iter9_reg <= p_Result_95_1_reg_9104_pp0_iter8_reg;
        p_Result_95_2_reg_9114_pp0_iter10_reg <= p_Result_95_2_reg_9114_pp0_iter9_reg;
        p_Result_95_2_reg_9114_pp0_iter11_reg <= p_Result_95_2_reg_9114_pp0_iter10_reg;
        p_Result_95_2_reg_9114_pp0_iter12_reg <= p_Result_95_2_reg_9114_pp0_iter11_reg;
        p_Result_95_2_reg_9114_pp0_iter13_reg <= p_Result_95_2_reg_9114_pp0_iter12_reg;
        p_Result_95_2_reg_9114_pp0_iter14_reg <= p_Result_95_2_reg_9114_pp0_iter13_reg;
        p_Result_95_2_reg_9114_pp0_iter15_reg <= p_Result_95_2_reg_9114_pp0_iter14_reg;
        p_Result_95_2_reg_9114_pp0_iter16_reg <= p_Result_95_2_reg_9114_pp0_iter15_reg;
        p_Result_95_2_reg_9114_pp0_iter2_reg <= p_Result_95_2_reg_9114_pp0_iter1_reg;
        p_Result_95_2_reg_9114_pp0_iter3_reg <= p_Result_95_2_reg_9114_pp0_iter2_reg;
        p_Result_95_2_reg_9114_pp0_iter4_reg <= p_Result_95_2_reg_9114_pp0_iter3_reg;
        p_Result_95_2_reg_9114_pp0_iter5_reg <= p_Result_95_2_reg_9114_pp0_iter4_reg;
        p_Result_95_2_reg_9114_pp0_iter6_reg <= p_Result_95_2_reg_9114_pp0_iter5_reg;
        p_Result_95_2_reg_9114_pp0_iter7_reg <= p_Result_95_2_reg_9114_pp0_iter6_reg;
        p_Result_95_2_reg_9114_pp0_iter8_reg <= p_Result_95_2_reg_9114_pp0_iter7_reg;
        p_Result_95_2_reg_9114_pp0_iter9_reg <= p_Result_95_2_reg_9114_pp0_iter8_reg;
        p_Result_95_3_reg_9124_pp0_iter10_reg <= p_Result_95_3_reg_9124_pp0_iter9_reg;
        p_Result_95_3_reg_9124_pp0_iter11_reg <= p_Result_95_3_reg_9124_pp0_iter10_reg;
        p_Result_95_3_reg_9124_pp0_iter12_reg <= p_Result_95_3_reg_9124_pp0_iter11_reg;
        p_Result_95_3_reg_9124_pp0_iter13_reg <= p_Result_95_3_reg_9124_pp0_iter12_reg;
        p_Result_95_3_reg_9124_pp0_iter14_reg <= p_Result_95_3_reg_9124_pp0_iter13_reg;
        p_Result_95_3_reg_9124_pp0_iter15_reg <= p_Result_95_3_reg_9124_pp0_iter14_reg;
        p_Result_95_3_reg_9124_pp0_iter16_reg <= p_Result_95_3_reg_9124_pp0_iter15_reg;
        p_Result_95_3_reg_9124_pp0_iter2_reg <= p_Result_95_3_reg_9124_pp0_iter1_reg;
        p_Result_95_3_reg_9124_pp0_iter3_reg <= p_Result_95_3_reg_9124_pp0_iter2_reg;
        p_Result_95_3_reg_9124_pp0_iter4_reg <= p_Result_95_3_reg_9124_pp0_iter3_reg;
        p_Result_95_3_reg_9124_pp0_iter5_reg <= p_Result_95_3_reg_9124_pp0_iter4_reg;
        p_Result_95_3_reg_9124_pp0_iter6_reg <= p_Result_95_3_reg_9124_pp0_iter5_reg;
        p_Result_95_3_reg_9124_pp0_iter7_reg <= p_Result_95_3_reg_9124_pp0_iter6_reg;
        p_Result_95_3_reg_9124_pp0_iter8_reg <= p_Result_95_3_reg_9124_pp0_iter7_reg;
        p_Result_95_3_reg_9124_pp0_iter9_reg <= p_Result_95_3_reg_9124_pp0_iter8_reg;
        p_Result_95_4_reg_9134_pp0_iter10_reg <= p_Result_95_4_reg_9134_pp0_iter9_reg;
        p_Result_95_4_reg_9134_pp0_iter11_reg <= p_Result_95_4_reg_9134_pp0_iter10_reg;
        p_Result_95_4_reg_9134_pp0_iter12_reg <= p_Result_95_4_reg_9134_pp0_iter11_reg;
        p_Result_95_4_reg_9134_pp0_iter13_reg <= p_Result_95_4_reg_9134_pp0_iter12_reg;
        p_Result_95_4_reg_9134_pp0_iter14_reg <= p_Result_95_4_reg_9134_pp0_iter13_reg;
        p_Result_95_4_reg_9134_pp0_iter15_reg <= p_Result_95_4_reg_9134_pp0_iter14_reg;
        p_Result_95_4_reg_9134_pp0_iter16_reg <= p_Result_95_4_reg_9134_pp0_iter15_reg;
        p_Result_95_4_reg_9134_pp0_iter2_reg <= p_Result_95_4_reg_9134_pp0_iter1_reg;
        p_Result_95_4_reg_9134_pp0_iter3_reg <= p_Result_95_4_reg_9134_pp0_iter2_reg;
        p_Result_95_4_reg_9134_pp0_iter4_reg <= p_Result_95_4_reg_9134_pp0_iter3_reg;
        p_Result_95_4_reg_9134_pp0_iter5_reg <= p_Result_95_4_reg_9134_pp0_iter4_reg;
        p_Result_95_4_reg_9134_pp0_iter6_reg <= p_Result_95_4_reg_9134_pp0_iter5_reg;
        p_Result_95_4_reg_9134_pp0_iter7_reg <= p_Result_95_4_reg_9134_pp0_iter6_reg;
        p_Result_95_4_reg_9134_pp0_iter8_reg <= p_Result_95_4_reg_9134_pp0_iter7_reg;
        p_Result_95_4_reg_9134_pp0_iter9_reg <= p_Result_95_4_reg_9134_pp0_iter8_reg;
        p_Result_95_5_reg_9144_pp0_iter10_reg <= p_Result_95_5_reg_9144_pp0_iter9_reg;
        p_Result_95_5_reg_9144_pp0_iter11_reg <= p_Result_95_5_reg_9144_pp0_iter10_reg;
        p_Result_95_5_reg_9144_pp0_iter12_reg <= p_Result_95_5_reg_9144_pp0_iter11_reg;
        p_Result_95_5_reg_9144_pp0_iter13_reg <= p_Result_95_5_reg_9144_pp0_iter12_reg;
        p_Result_95_5_reg_9144_pp0_iter14_reg <= p_Result_95_5_reg_9144_pp0_iter13_reg;
        p_Result_95_5_reg_9144_pp0_iter15_reg <= p_Result_95_5_reg_9144_pp0_iter14_reg;
        p_Result_95_5_reg_9144_pp0_iter16_reg <= p_Result_95_5_reg_9144_pp0_iter15_reg;
        p_Result_95_5_reg_9144_pp0_iter2_reg <= p_Result_95_5_reg_9144_pp0_iter1_reg;
        p_Result_95_5_reg_9144_pp0_iter3_reg <= p_Result_95_5_reg_9144_pp0_iter2_reg;
        p_Result_95_5_reg_9144_pp0_iter4_reg <= p_Result_95_5_reg_9144_pp0_iter3_reg;
        p_Result_95_5_reg_9144_pp0_iter5_reg <= p_Result_95_5_reg_9144_pp0_iter4_reg;
        p_Result_95_5_reg_9144_pp0_iter6_reg <= p_Result_95_5_reg_9144_pp0_iter5_reg;
        p_Result_95_5_reg_9144_pp0_iter7_reg <= p_Result_95_5_reg_9144_pp0_iter6_reg;
        p_Result_95_5_reg_9144_pp0_iter8_reg <= p_Result_95_5_reg_9144_pp0_iter7_reg;
        p_Result_95_5_reg_9144_pp0_iter9_reg <= p_Result_95_5_reg_9144_pp0_iter8_reg;
        p_Result_95_6_reg_9154_pp0_iter10_reg <= p_Result_95_6_reg_9154_pp0_iter9_reg;
        p_Result_95_6_reg_9154_pp0_iter11_reg <= p_Result_95_6_reg_9154_pp0_iter10_reg;
        p_Result_95_6_reg_9154_pp0_iter12_reg <= p_Result_95_6_reg_9154_pp0_iter11_reg;
        p_Result_95_6_reg_9154_pp0_iter13_reg <= p_Result_95_6_reg_9154_pp0_iter12_reg;
        p_Result_95_6_reg_9154_pp0_iter14_reg <= p_Result_95_6_reg_9154_pp0_iter13_reg;
        p_Result_95_6_reg_9154_pp0_iter15_reg <= p_Result_95_6_reg_9154_pp0_iter14_reg;
        p_Result_95_6_reg_9154_pp0_iter16_reg <= p_Result_95_6_reg_9154_pp0_iter15_reg;
        p_Result_95_6_reg_9154_pp0_iter2_reg <= p_Result_95_6_reg_9154_pp0_iter1_reg;
        p_Result_95_6_reg_9154_pp0_iter3_reg <= p_Result_95_6_reg_9154_pp0_iter2_reg;
        p_Result_95_6_reg_9154_pp0_iter4_reg <= p_Result_95_6_reg_9154_pp0_iter3_reg;
        p_Result_95_6_reg_9154_pp0_iter5_reg <= p_Result_95_6_reg_9154_pp0_iter4_reg;
        p_Result_95_6_reg_9154_pp0_iter6_reg <= p_Result_95_6_reg_9154_pp0_iter5_reg;
        p_Result_95_6_reg_9154_pp0_iter7_reg <= p_Result_95_6_reg_9154_pp0_iter6_reg;
        p_Result_95_6_reg_9154_pp0_iter8_reg <= p_Result_95_6_reg_9154_pp0_iter7_reg;
        p_Result_95_6_reg_9154_pp0_iter9_reg <= p_Result_95_6_reg_9154_pp0_iter8_reg;
        p_Result_95_7_reg_9164_pp0_iter10_reg <= p_Result_95_7_reg_9164_pp0_iter9_reg;
        p_Result_95_7_reg_9164_pp0_iter11_reg <= p_Result_95_7_reg_9164_pp0_iter10_reg;
        p_Result_95_7_reg_9164_pp0_iter12_reg <= p_Result_95_7_reg_9164_pp0_iter11_reg;
        p_Result_95_7_reg_9164_pp0_iter13_reg <= p_Result_95_7_reg_9164_pp0_iter12_reg;
        p_Result_95_7_reg_9164_pp0_iter14_reg <= p_Result_95_7_reg_9164_pp0_iter13_reg;
        p_Result_95_7_reg_9164_pp0_iter15_reg <= p_Result_95_7_reg_9164_pp0_iter14_reg;
        p_Result_95_7_reg_9164_pp0_iter16_reg <= p_Result_95_7_reg_9164_pp0_iter15_reg;
        p_Result_95_7_reg_9164_pp0_iter2_reg <= p_Result_95_7_reg_9164_pp0_iter1_reg;
        p_Result_95_7_reg_9164_pp0_iter3_reg <= p_Result_95_7_reg_9164_pp0_iter2_reg;
        p_Result_95_7_reg_9164_pp0_iter4_reg <= p_Result_95_7_reg_9164_pp0_iter3_reg;
        p_Result_95_7_reg_9164_pp0_iter5_reg <= p_Result_95_7_reg_9164_pp0_iter4_reg;
        p_Result_95_7_reg_9164_pp0_iter6_reg <= p_Result_95_7_reg_9164_pp0_iter5_reg;
        p_Result_95_7_reg_9164_pp0_iter7_reg <= p_Result_95_7_reg_9164_pp0_iter6_reg;
        p_Result_95_7_reg_9164_pp0_iter8_reg <= p_Result_95_7_reg_9164_pp0_iter7_reg;
        p_Result_95_7_reg_9164_pp0_iter9_reg <= p_Result_95_7_reg_9164_pp0_iter8_reg;
        select_ln384_14_reg_10462 <= select_ln384_14_fu_3617_p3;
        select_ln384_1_reg_10387 <= select_ln384_1_fu_2750_p3;
        select_ln384_1_reg_10387_pp0_iter14_reg <= select_ln384_1_reg_10387;
        select_ln384_21_reg_10467 <= select_ln384_21_fu_3721_p3;
        select_ln384_28_reg_10472 <= select_ln384_28_fu_3825_p3;
        select_ln384_2_reg_10397 <= select_ln384_2_fu_2859_p3;
        select_ln384_2_reg_10397_pp0_iter14_reg <= select_ln384_2_reg_10397;
        select_ln384_34_reg_10417 <= select_ln384_34_fu_3077_p3;
        select_ln384_34_reg_10417_pp0_iter14_reg <= select_ln384_34_reg_10417;
        select_ln384_36_reg_10477 <= select_ln384_36_fu_3929_p3;
        select_ln384_3_reg_10407 <= select_ln384_3_fu_2968_p3;
        select_ln384_3_reg_10407_pp0_iter14_reg <= select_ln384_3_reg_10407;
        select_ln384_42_reg_10427 <= select_ln384_42_fu_3186_p3;
        select_ln384_42_reg_10427_pp0_iter14_reg <= select_ln384_42_reg_10427;
        select_ln384_44_reg_10482 <= select_ln384_44_fu_4033_p3;
        select_ln384_4_reg_10377 <= select_ln384_4_fu_2641_p3;
        select_ln384_4_reg_10377_pp0_iter14_reg <= select_ln384_4_reg_10377;
        select_ln384_50_reg_10437 <= select_ln384_50_fu_3295_p3;
        select_ln384_50_reg_10437_pp0_iter14_reg <= select_ln384_50_reg_10437;
        select_ln384_52_reg_10487 <= select_ln384_52_fu_4137_p3;
        select_ln384_59_reg_10492 <= select_ln384_59_fu_4241_p3;
        select_ln384_6_reg_10457 <= select_ln384_6_fu_3513_p3;
        select_ln384_7_reg_10447 <= select_ln384_7_fu_3404_p3;
        select_ln384_7_reg_10447_pp0_iter14_reg <= select_ln384_7_reg_10447;
        sext_ln1171_10_reg_10545 <= sext_ln1171_10_fu_4272_p1;
        sext_ln1171_10_reg_10545_pp0_iter16_reg <= sext_ln1171_10_reg_10545;
        sext_ln1171_11_reg_10557 <= sext_ln1171_11_fu_4278_p1;
        sext_ln1171_11_reg_10557_pp0_iter16_reg <= sext_ln1171_11_reg_10557;
        sext_ln1171_12_reg_10563 <= sext_ln1171_12_fu_4281_p1;
        sext_ln1171_12_reg_10563_pp0_iter16_reg <= sext_ln1171_12_reg_10563;
        sext_ln1171_13_reg_10575 <= sext_ln1171_13_fu_4287_p1;
        sext_ln1171_13_reg_10575_pp0_iter16_reg <= sext_ln1171_13_reg_10575;
        sext_ln1171_14_reg_10581 <= sext_ln1171_14_fu_4290_p1;
        sext_ln1171_14_reg_10581_pp0_iter16_reg <= sext_ln1171_14_reg_10581;
        sext_ln1171_15_reg_10593 <= sext_ln1171_15_fu_4296_p1;
        sext_ln1171_15_reg_10593_pp0_iter16_reg <= sext_ln1171_15_reg_10593;
        sext_ln1171_16_reg_10599 <= sext_ln1171_16_fu_4299_p1;
        sext_ln1171_16_reg_10599_pp0_iter16_reg <= sext_ln1171_16_reg_10599;
        sext_ln1171_17_reg_10611 <= sext_ln1171_17_fu_4305_p1;
        sext_ln1171_17_reg_10611_pp0_iter16_reg <= sext_ln1171_17_reg_10611;
        sext_ln1171_18_reg_10617 <= sext_ln1171_18_fu_4308_p1;
        sext_ln1171_18_reg_10617_pp0_iter16_reg <= sext_ln1171_18_reg_10617;
        sext_ln1171_19_reg_10629 <= sext_ln1171_19_fu_4314_p1;
        sext_ln1171_19_reg_10629_pp0_iter16_reg <= sext_ln1171_19_reg_10629;
        sext_ln1171_1_reg_10509 <= sext_ln1171_1_fu_4254_p1;
        sext_ln1171_1_reg_10509_pp0_iter16_reg <= sext_ln1171_1_reg_10509;
        sext_ln1171_20_reg_10635 <= sext_ln1171_20_fu_4317_p1;
        sext_ln1171_20_reg_10635_pp0_iter16_reg <= sext_ln1171_20_reg_10635;
        sext_ln1171_2_reg_10521 <= sext_ln1171_2_fu_4260_p1;
        sext_ln1171_2_reg_10521_pp0_iter16_reg <= sext_ln1171_2_reg_10521;
        sext_ln1171_8_reg_10527 <= sext_ln1171_8_fu_4263_p1;
        sext_ln1171_8_reg_10527_pp0_iter16_reg <= sext_ln1171_8_reg_10527;
        sext_ln1171_9_reg_10539 <= sext_ln1171_9_fu_4269_p1;
        sext_ln1171_9_reg_10539_pp0_iter16_reg <= sext_ln1171_9_reg_10539;
        sext_ln1171_reg_10503 <= sext_ln1171_fu_4251_p1;
        sext_ln1171_reg_10503_pp0_iter16_reg <= sext_ln1171_reg_10503;
        sub_ln1246_10_reg_10945 <= sub_ln1246_10_fu_4526_p2;
        sub_ln1246_10_reg_10945_pp0_iter21_reg <= sub_ln1246_10_reg_10945;
        sub_ln1246_10_reg_10945_pp0_iter22_reg <= sub_ln1246_10_reg_10945_pp0_iter21_reg;
        sub_ln1246_10_reg_10945_pp0_iter23_reg <= sub_ln1246_10_reg_10945_pp0_iter22_reg;
        sub_ln1246_11_reg_10969 <= sub_ln1246_11_fu_4561_p2;
        sub_ln1246_11_reg_10969_pp0_iter21_reg <= sub_ln1246_11_reg_10969;
        sub_ln1246_11_reg_10969_pp0_iter22_reg <= sub_ln1246_11_reg_10969_pp0_iter21_reg;
        sub_ln1246_11_reg_10969_pp0_iter23_reg <= sub_ln1246_11_reg_10969_pp0_iter22_reg;
        sub_ln1246_12_reg_9591_pp0_iter10_reg <= sub_ln1246_12_reg_9591;
        sub_ln1246_14_reg_10993 <= sub_ln1246_14_fu_4598_p2;
        sub_ln1246_14_reg_10993_pp0_iter21_reg <= sub_ln1246_14_reg_10993;
        sub_ln1246_14_reg_10993_pp0_iter22_reg <= sub_ln1246_14_reg_10993_pp0_iter21_reg;
        sub_ln1246_14_reg_10993_pp0_iter23_reg <= sub_ln1246_14_reg_10993_pp0_iter22_reg;
        sub_ln1246_15_reg_11017 <= sub_ln1246_15_fu_4633_p2;
        sub_ln1246_15_reg_11017_pp0_iter21_reg <= sub_ln1246_15_reg_11017;
        sub_ln1246_15_reg_11017_pp0_iter22_reg <= sub_ln1246_15_reg_11017_pp0_iter21_reg;
        sub_ln1246_15_reg_11017_pp0_iter23_reg <= sub_ln1246_15_reg_11017_pp0_iter22_reg;
        sub_ln1246_16_reg_9617_pp0_iter10_reg <= sub_ln1246_16_reg_9617;
        sub_ln1246_18_reg_11041 <= sub_ln1246_18_fu_4670_p2;
        sub_ln1246_18_reg_11041_pp0_iter21_reg <= sub_ln1246_18_reg_11041;
        sub_ln1246_18_reg_11041_pp0_iter22_reg <= sub_ln1246_18_reg_11041_pp0_iter21_reg;
        sub_ln1246_18_reg_11041_pp0_iter23_reg <= sub_ln1246_18_reg_11041_pp0_iter22_reg;
        sub_ln1246_19_reg_11065 <= sub_ln1246_19_fu_4705_p2;
        sub_ln1246_19_reg_11065_pp0_iter21_reg <= sub_ln1246_19_reg_11065;
        sub_ln1246_19_reg_11065_pp0_iter22_reg <= sub_ln1246_19_reg_11065_pp0_iter21_reg;
        sub_ln1246_19_reg_11065_pp0_iter23_reg <= sub_ln1246_19_reg_11065_pp0_iter22_reg;
        sub_ln1246_20_reg_9643_pp0_iter10_reg <= sub_ln1246_20_reg_9643;
        sub_ln1246_22_reg_11089 <= sub_ln1246_22_fu_4742_p2;
        sub_ln1246_22_reg_11089_pp0_iter21_reg <= sub_ln1246_22_reg_11089;
        sub_ln1246_22_reg_11089_pp0_iter22_reg <= sub_ln1246_22_reg_11089_pp0_iter21_reg;
        sub_ln1246_22_reg_11089_pp0_iter23_reg <= sub_ln1246_22_reg_11089_pp0_iter22_reg;
        sub_ln1246_23_reg_11113 <= sub_ln1246_23_fu_4777_p2;
        sub_ln1246_23_reg_11113_pp0_iter21_reg <= sub_ln1246_23_reg_11113;
        sub_ln1246_23_reg_11113_pp0_iter22_reg <= sub_ln1246_23_reg_11113_pp0_iter21_reg;
        sub_ln1246_23_reg_11113_pp0_iter23_reg <= sub_ln1246_23_reg_11113_pp0_iter22_reg;
        sub_ln1246_24_reg_9669_pp0_iter10_reg <= sub_ln1246_24_reg_9669;
        sub_ln1246_26_reg_11137 <= sub_ln1246_26_fu_4814_p2;
        sub_ln1246_26_reg_11137_pp0_iter21_reg <= sub_ln1246_26_reg_11137;
        sub_ln1246_26_reg_11137_pp0_iter22_reg <= sub_ln1246_26_reg_11137_pp0_iter21_reg;
        sub_ln1246_26_reg_11137_pp0_iter23_reg <= sub_ln1246_26_reg_11137_pp0_iter22_reg;
        sub_ln1246_27_reg_11161 <= sub_ln1246_27_fu_4849_p2;
        sub_ln1246_27_reg_11161_pp0_iter21_reg <= sub_ln1246_27_reg_11161;
        sub_ln1246_27_reg_11161_pp0_iter22_reg <= sub_ln1246_27_reg_11161_pp0_iter21_reg;
        sub_ln1246_27_reg_11161_pp0_iter23_reg <= sub_ln1246_27_reg_11161_pp0_iter22_reg;
        sub_ln1246_28_reg_9695_pp0_iter10_reg <= sub_ln1246_28_reg_9695;
        sub_ln1246_2_reg_10849 <= sub_ln1246_2_fu_4382_p2;
        sub_ln1246_2_reg_10849_pp0_iter21_reg <= sub_ln1246_2_reg_10849;
        sub_ln1246_2_reg_10849_pp0_iter22_reg <= sub_ln1246_2_reg_10849_pp0_iter21_reg;
        sub_ln1246_2_reg_10849_pp0_iter23_reg <= sub_ln1246_2_reg_10849_pp0_iter22_reg;
        sub_ln1246_30_reg_11185 <= sub_ln1246_30_fu_4886_p2;
        sub_ln1246_30_reg_11185_pp0_iter21_reg <= sub_ln1246_30_reg_11185;
        sub_ln1246_30_reg_11185_pp0_iter22_reg <= sub_ln1246_30_reg_11185_pp0_iter21_reg;
        sub_ln1246_30_reg_11185_pp0_iter23_reg <= sub_ln1246_30_reg_11185_pp0_iter22_reg;
        sub_ln1246_31_reg_11209 <= sub_ln1246_31_fu_4921_p2;
        sub_ln1246_31_reg_11209_pp0_iter21_reg <= sub_ln1246_31_reg_11209;
        sub_ln1246_31_reg_11209_pp0_iter22_reg <= sub_ln1246_31_reg_11209_pp0_iter21_reg;
        sub_ln1246_31_reg_11209_pp0_iter23_reg <= sub_ln1246_31_reg_11209_pp0_iter22_reg;
        sub_ln1246_3_reg_10873 <= sub_ln1246_3_fu_4417_p2;
        sub_ln1246_3_reg_10873_pp0_iter21_reg <= sub_ln1246_3_reg_10873;
        sub_ln1246_3_reg_10873_pp0_iter22_reg <= sub_ln1246_3_reg_10873_pp0_iter21_reg;
        sub_ln1246_3_reg_10873_pp0_iter23_reg <= sub_ln1246_3_reg_10873_pp0_iter22_reg;
        sub_ln1246_4_reg_9539_pp0_iter10_reg <= sub_ln1246_4_reg_9539;
        sub_ln1246_6_reg_10897 <= sub_ln1246_6_fu_4454_p2;
        sub_ln1246_6_reg_10897_pp0_iter21_reg <= sub_ln1246_6_reg_10897;
        sub_ln1246_6_reg_10897_pp0_iter22_reg <= sub_ln1246_6_reg_10897_pp0_iter21_reg;
        sub_ln1246_6_reg_10897_pp0_iter23_reg <= sub_ln1246_6_reg_10897_pp0_iter22_reg;
        sub_ln1246_7_reg_10921 <= sub_ln1246_7_fu_4489_p2;
        sub_ln1246_7_reg_10921_pp0_iter21_reg <= sub_ln1246_7_reg_10921;
        sub_ln1246_7_reg_10921_pp0_iter22_reg <= sub_ln1246_7_reg_10921_pp0_iter21_reg;
        sub_ln1246_7_reg_10921_pp0_iter23_reg <= sub_ln1246_7_reg_10921_pp0_iter22_reg;
        sub_ln1246_8_reg_9565_pp0_iter10_reg <= sub_ln1246_8_reg_9565;
        sub_ln1246_reg_9513_pp0_iter10_reg <= sub_ln1246_reg_9513;
        tmp_100_reg_9239_pp0_iter10_reg <= tmp_100_reg_9239_pp0_iter9_reg;
        tmp_100_reg_9239_pp0_iter11_reg <= tmp_100_reg_9239_pp0_iter10_reg;
        tmp_100_reg_9239_pp0_iter12_reg <= tmp_100_reg_9239_pp0_iter11_reg;
        tmp_100_reg_9239_pp0_iter13_reg <= tmp_100_reg_9239_pp0_iter12_reg;
        tmp_100_reg_9239_pp0_iter14_reg <= tmp_100_reg_9239_pp0_iter13_reg;
        tmp_100_reg_9239_pp0_iter15_reg <= tmp_100_reg_9239_pp0_iter14_reg;
        tmp_100_reg_9239_pp0_iter16_reg <= tmp_100_reg_9239_pp0_iter15_reg;
        tmp_100_reg_9239_pp0_iter17_reg <= tmp_100_reg_9239_pp0_iter16_reg;
        tmp_100_reg_9239_pp0_iter18_reg <= tmp_100_reg_9239_pp0_iter17_reg;
        tmp_100_reg_9239_pp0_iter19_reg <= tmp_100_reg_9239_pp0_iter18_reg;
        tmp_100_reg_9239_pp0_iter2_reg <= tmp_100_reg_9239;
        tmp_100_reg_9239_pp0_iter3_reg <= tmp_100_reg_9239_pp0_iter2_reg;
        tmp_100_reg_9239_pp0_iter4_reg <= tmp_100_reg_9239_pp0_iter3_reg;
        tmp_100_reg_9239_pp0_iter5_reg <= tmp_100_reg_9239_pp0_iter4_reg;
        tmp_100_reg_9239_pp0_iter6_reg <= tmp_100_reg_9239_pp0_iter5_reg;
        tmp_100_reg_9239_pp0_iter7_reg <= tmp_100_reg_9239_pp0_iter6_reg;
        tmp_100_reg_9239_pp0_iter8_reg <= tmp_100_reg_9239_pp0_iter7_reg;
        tmp_100_reg_9239_pp0_iter9_reg <= tmp_100_reg_9239_pp0_iter8_reg;
        tmp_101_reg_9244_pp0_iter10_reg <= tmp_101_reg_9244_pp0_iter9_reg;
        tmp_101_reg_9244_pp0_iter11_reg <= tmp_101_reg_9244_pp0_iter10_reg;
        tmp_101_reg_9244_pp0_iter12_reg <= tmp_101_reg_9244_pp0_iter11_reg;
        tmp_101_reg_9244_pp0_iter13_reg <= tmp_101_reg_9244_pp0_iter12_reg;
        tmp_101_reg_9244_pp0_iter14_reg <= tmp_101_reg_9244_pp0_iter13_reg;
        tmp_101_reg_9244_pp0_iter15_reg <= tmp_101_reg_9244_pp0_iter14_reg;
        tmp_101_reg_9244_pp0_iter16_reg <= tmp_101_reg_9244_pp0_iter15_reg;
        tmp_101_reg_9244_pp0_iter17_reg <= tmp_101_reg_9244_pp0_iter16_reg;
        tmp_101_reg_9244_pp0_iter18_reg <= tmp_101_reg_9244_pp0_iter17_reg;
        tmp_101_reg_9244_pp0_iter19_reg <= tmp_101_reg_9244_pp0_iter18_reg;
        tmp_101_reg_9244_pp0_iter2_reg <= tmp_101_reg_9244;
        tmp_101_reg_9244_pp0_iter3_reg <= tmp_101_reg_9244_pp0_iter2_reg;
        tmp_101_reg_9244_pp0_iter4_reg <= tmp_101_reg_9244_pp0_iter3_reg;
        tmp_101_reg_9244_pp0_iter5_reg <= tmp_101_reg_9244_pp0_iter4_reg;
        tmp_101_reg_9244_pp0_iter6_reg <= tmp_101_reg_9244_pp0_iter5_reg;
        tmp_101_reg_9244_pp0_iter7_reg <= tmp_101_reg_9244_pp0_iter6_reg;
        tmp_101_reg_9244_pp0_iter8_reg <= tmp_101_reg_9244_pp0_iter7_reg;
        tmp_101_reg_9244_pp0_iter9_reg <= tmp_101_reg_9244_pp0_iter8_reg;
        tmp_102_reg_9954 <= add_ln1245_4_fu_1544_p2[32'd43];
        tmp_102_reg_9954_pp0_iter12_reg <= tmp_102_reg_9954;
        tmp_102_reg_9954_pp0_iter13_reg <= tmp_102_reg_9954_pp0_iter12_reg;
        tmp_105_reg_9967 <= add_ln1245_4_fu_1544_p2[32'd42];
        tmp_105_reg_9967_pp0_iter12_reg <= tmp_105_reg_9967;
        tmp_105_reg_9967_pp0_iter13_reg <= tmp_105_reg_9967_pp0_iter12_reg;
        tmp_106_reg_10249 <= add_ln415_9_fu_2221_p2[32'd17];
        tmp_106_reg_10249_pp0_iter13_reg <= tmp_106_reg_10249;
        tmp_107_reg_10957 <= sub_ln1246_10_fu_4526_p2[32'd34];
        tmp_107_reg_10957_pp0_iter21_reg <= tmp_107_reg_10957;
        tmp_107_reg_10957_pp0_iter22_reg <= tmp_107_reg_10957_pp0_iter21_reg;
        tmp_107_reg_10957_pp0_iter23_reg <= tmp_107_reg_10957_pp0_iter22_reg;
        tmp_10_reg_9184_pp0_iter10_reg <= tmp_10_reg_9184_pp0_iter9_reg;
        tmp_10_reg_9184_pp0_iter11_reg <= tmp_10_reg_9184_pp0_iter10_reg;
        tmp_10_reg_9184_pp0_iter12_reg <= tmp_10_reg_9184_pp0_iter11_reg;
        tmp_10_reg_9184_pp0_iter13_reg <= tmp_10_reg_9184_pp0_iter12_reg;
        tmp_10_reg_9184_pp0_iter14_reg <= tmp_10_reg_9184_pp0_iter13_reg;
        tmp_10_reg_9184_pp0_iter15_reg <= tmp_10_reg_9184_pp0_iter14_reg;
        tmp_10_reg_9184_pp0_iter16_reg <= tmp_10_reg_9184_pp0_iter15_reg;
        tmp_10_reg_9184_pp0_iter17_reg <= tmp_10_reg_9184_pp0_iter16_reg;
        tmp_10_reg_9184_pp0_iter18_reg <= tmp_10_reg_9184_pp0_iter17_reg;
        tmp_10_reg_9184_pp0_iter19_reg <= tmp_10_reg_9184_pp0_iter18_reg;
        tmp_10_reg_9184_pp0_iter2_reg <= tmp_10_reg_9184;
        tmp_10_reg_9184_pp0_iter3_reg <= tmp_10_reg_9184_pp0_iter2_reg;
        tmp_10_reg_9184_pp0_iter4_reg <= tmp_10_reg_9184_pp0_iter3_reg;
        tmp_10_reg_9184_pp0_iter5_reg <= tmp_10_reg_9184_pp0_iter4_reg;
        tmp_10_reg_9184_pp0_iter6_reg <= tmp_10_reg_9184_pp0_iter5_reg;
        tmp_10_reg_9184_pp0_iter7_reg <= tmp_10_reg_9184_pp0_iter6_reg;
        tmp_10_reg_9184_pp0_iter8_reg <= tmp_10_reg_9184_pp0_iter7_reg;
        tmp_10_reg_9184_pp0_iter9_reg <= tmp_10_reg_9184_pp0_iter8_reg;
        tmp_111_reg_11386 <= add_ln415_10_fu_5765_p2[32'd15];
        tmp_111_reg_11386_pp0_iter23_reg <= tmp_111_reg_11386;
        tmp_114_reg_10981 <= sub_ln1246_11_fu_4561_p2[32'd34];
        tmp_114_reg_10981_pp0_iter21_reg <= tmp_114_reg_10981;
        tmp_114_reg_10981_pp0_iter22_reg <= tmp_114_reg_10981_pp0_iter21_reg;
        tmp_114_reg_10981_pp0_iter23_reg <= tmp_114_reg_10981_pp0_iter22_reg;
        tmp_118_reg_11403 <= add_ln415_11_fu_5808_p2[32'd15];
        tmp_118_reg_11403_pp0_iter23_reg <= tmp_118_reg_11403;
        tmp_121_reg_9312 <= {{grp_phase_sincos_LUT_fu_288_ap_return[51:36]}};
        tmp_122_reg_9598 <= grp_fu_8794_p3[32'd43];
        tmp_122_reg_9598_pp0_iter10_reg <= tmp_122_reg_9598;
        tmp_122_reg_9598_pp0_iter11_reg <= tmp_122_reg_9598_pp0_iter10_reg;
        tmp_122_reg_9598_pp0_iter12_reg <= tmp_122_reg_9598_pp0_iter11_reg;
        tmp_125_reg_9611 <= grp_fu_8794_p3[32'd42];
        tmp_125_reg_9611_pp0_iter10_reg <= tmp_125_reg_9611;
        tmp_125_reg_9611_pp0_iter11_reg <= tmp_125_reg_9611_pp0_iter10_reg;
        tmp_125_reg_9611_pp0_iter12_reg <= tmp_125_reg_9611_pp0_iter11_reg;
        tmp_126_reg_9978 <= add_ln415_12_fu_1609_p2[32'd17];
        tmp_126_reg_9978_pp0_iter12_reg <= tmp_126_reg_9978;
        tmp_127_reg_9998 <= add_ln1245_6_fu_1641_p2[32'd43];
        tmp_127_reg_9998_pp0_iter12_reg <= tmp_127_reg_9998;
        tmp_127_reg_9998_pp0_iter13_reg <= tmp_127_reg_9998_pp0_iter12_reg;
        tmp_130_reg_10011 <= add_ln1245_6_fu_1641_p2[32'd42];
        tmp_130_reg_10011_pp0_iter12_reg <= tmp_130_reg_10011;
        tmp_130_reg_10011_pp0_iter13_reg <= tmp_130_reg_10011_pp0_iter12_reg;
        tmp_131_reg_10272 <= add_ln415_13_fu_2282_p2[32'd17];
        tmp_131_reg_10272_pp0_iter13_reg <= tmp_131_reg_10272;
        tmp_132_reg_11005 <= sub_ln1246_14_fu_4598_p2[32'd34];
        tmp_132_reg_11005_pp0_iter21_reg <= tmp_132_reg_11005;
        tmp_132_reg_11005_pp0_iter22_reg <= tmp_132_reg_11005_pp0_iter21_reg;
        tmp_132_reg_11005_pp0_iter23_reg <= tmp_132_reg_11005_pp0_iter22_reg;
        tmp_136_reg_11420 <= add_ln415_14_fu_5851_p2[32'd15];
        tmp_136_reg_11420_pp0_iter23_reg <= tmp_136_reg_11420;
        tmp_139_reg_11029 <= sub_ln1246_15_fu_4633_p2[32'd34];
        tmp_139_reg_11029_pp0_iter21_reg <= tmp_139_reg_11029;
        tmp_139_reg_11029_pp0_iter22_reg <= tmp_139_reg_11029_pp0_iter21_reg;
        tmp_139_reg_11029_pp0_iter23_reg <= tmp_139_reg_11029_pp0_iter22_reg;
        tmp_13_reg_9533 <= grp_fu_8740_p3[32'd42];
        tmp_13_reg_9533_pp0_iter10_reg <= tmp_13_reg_9533;
        tmp_13_reg_9533_pp0_iter11_reg <= tmp_13_reg_9533_pp0_iter10_reg;
        tmp_13_reg_9533_pp0_iter12_reg <= tmp_13_reg_9533_pp0_iter11_reg;
        tmp_143_reg_11437 <= add_ln415_15_fu_5894_p2[32'd15];
        tmp_143_reg_11437_pp0_iter23_reg <= tmp_143_reg_11437;
        tmp_146_reg_9329 <= {{grp_phase_sincos_LUT_fu_297_ap_return[51:36]}};
        tmp_147_reg_9624 <= grp_fu_8812_p3[32'd43];
        tmp_147_reg_9624_pp0_iter10_reg <= tmp_147_reg_9624;
        tmp_147_reg_9624_pp0_iter11_reg <= tmp_147_reg_9624_pp0_iter10_reg;
        tmp_147_reg_9624_pp0_iter12_reg <= tmp_147_reg_9624_pp0_iter11_reg;
        tmp_14_reg_10939 <= {{sub_ln1246_7_fu_4489_p2[34:33]}};
        tmp_14_reg_10939_pp0_iter21_reg <= tmp_14_reg_10939;
        tmp_14_reg_10939_pp0_iter22_reg <= tmp_14_reg_10939_pp0_iter21_reg;
        tmp_150_reg_9637 <= grp_fu_8812_p3[32'd42];
        tmp_150_reg_9637_pp0_iter10_reg <= tmp_150_reg_9637;
        tmp_150_reg_9637_pp0_iter11_reg <= tmp_150_reg_9637_pp0_iter10_reg;
        tmp_150_reg_9637_pp0_iter12_reg <= tmp_150_reg_9637_pp0_iter11_reg;
        tmp_151_reg_10022 <= add_ln415_16_fu_1706_p2[32'd17];
        tmp_151_reg_10022_pp0_iter12_reg <= tmp_151_reg_10022;
        tmp_152_reg_10042 <= add_ln1245_8_fu_1738_p2[32'd43];
        tmp_152_reg_10042_pp0_iter12_reg <= tmp_152_reg_10042;
        tmp_152_reg_10042_pp0_iter13_reg <= tmp_152_reg_10042_pp0_iter12_reg;
        tmp_155_reg_10055 <= add_ln1245_8_fu_1738_p2[32'd42];
        tmp_155_reg_10055_pp0_iter12_reg <= tmp_155_reg_10055;
        tmp_155_reg_10055_pp0_iter13_reg <= tmp_155_reg_10055_pp0_iter12_reg;
        tmp_156_reg_10295 <= add_ln415_17_fu_2343_p2[32'd17];
        tmp_156_reg_10295_pp0_iter13_reg <= tmp_156_reg_10295;
        tmp_157_reg_11053 <= sub_ln1246_18_fu_4670_p2[32'd34];
        tmp_157_reg_11053_pp0_iter21_reg <= tmp_157_reg_11053;
        tmp_157_reg_11053_pp0_iter22_reg <= tmp_157_reg_11053_pp0_iter21_reg;
        tmp_157_reg_11053_pp0_iter23_reg <= tmp_157_reg_11053_pp0_iter22_reg;
        tmp_15_reg_9846 <= add_ln415_fu_1318_p2[32'd17];
        tmp_15_reg_9846_pp0_iter12_reg <= tmp_15_reg_9846;
        tmp_161_reg_11454 <= add_ln415_18_fu_5937_p2[32'd15];
        tmp_161_reg_11454_pp0_iter23_reg <= tmp_161_reg_11454;
        tmp_164_reg_11077 <= sub_ln1246_19_fu_4705_p2[32'd34];
        tmp_164_reg_11077_pp0_iter21_reg <= tmp_164_reg_11077;
        tmp_164_reg_11077_pp0_iter22_reg <= tmp_164_reg_11077_pp0_iter21_reg;
        tmp_164_reg_11077_pp0_iter23_reg <= tmp_164_reg_11077_pp0_iter22_reg;
        tmp_168_reg_11471 <= add_ln415_19_fu_5980_p2[32'd15];
        tmp_168_reg_11471_pp0_iter23_reg <= tmp_168_reg_11471;
        tmp_171_reg_9346 <= {{grp_phase_sincos_LUT_fu_306_ap_return[51:36]}};
        tmp_172_reg_9650 <= grp_fu_8830_p3[32'd43];
        tmp_172_reg_9650_pp0_iter10_reg <= tmp_172_reg_9650;
        tmp_172_reg_9650_pp0_iter11_reg <= tmp_172_reg_9650_pp0_iter10_reg;
        tmp_172_reg_9650_pp0_iter12_reg <= tmp_172_reg_9650_pp0_iter11_reg;
        tmp_175_reg_9663 <= grp_fu_8830_p3[32'd42];
        tmp_175_reg_9663_pp0_iter10_reg <= tmp_175_reg_9663;
        tmp_175_reg_9663_pp0_iter11_reg <= tmp_175_reg_9663_pp0_iter10_reg;
        tmp_175_reg_9663_pp0_iter12_reg <= tmp_175_reg_9663_pp0_iter11_reg;
        tmp_176_reg_10066 <= add_ln415_20_fu_1803_p2[32'd17];
        tmp_176_reg_10066_pp0_iter12_reg <= tmp_176_reg_10066;
        tmp_177_reg_10086 <= add_ln1245_10_fu_1835_p2[32'd43];
        tmp_177_reg_10086_pp0_iter12_reg <= tmp_177_reg_10086;
        tmp_177_reg_10086_pp0_iter13_reg <= tmp_177_reg_10086_pp0_iter12_reg;
        tmp_17_reg_9866 <= add_ln1245_fu_1350_p2[32'd43];
        tmp_17_reg_9866_pp0_iter12_reg <= tmp_17_reg_9866;
        tmp_17_reg_9866_pp0_iter13_reg <= tmp_17_reg_9866_pp0_iter12_reg;
        tmp_180_reg_10099 <= add_ln1245_10_fu_1835_p2[32'd42];
        tmp_180_reg_10099_pp0_iter12_reg <= tmp_180_reg_10099;
        tmp_180_reg_10099_pp0_iter13_reg <= tmp_180_reg_10099_pp0_iter12_reg;
        tmp_181_reg_10318 <= add_ln415_21_fu_2404_p2[32'd17];
        tmp_181_reg_10318_pp0_iter13_reg <= tmp_181_reg_10318;
        tmp_182_reg_11101 <= sub_ln1246_22_fu_4742_p2[32'd34];
        tmp_182_reg_11101_pp0_iter21_reg <= tmp_182_reg_11101;
        tmp_182_reg_11101_pp0_iter22_reg <= tmp_182_reg_11101_pp0_iter21_reg;
        tmp_182_reg_11101_pp0_iter23_reg <= tmp_182_reg_11101_pp0_iter22_reg;
        tmp_186_reg_11488 <= add_ln415_22_fu_6023_p2[32'd15];
        tmp_186_reg_11488_pp0_iter23_reg <= tmp_186_reg_11488;
        tmp_189_reg_11125 <= sub_ln1246_23_fu_4777_p2[32'd34];
        tmp_189_reg_11125_pp0_iter21_reg <= tmp_189_reg_11125;
        tmp_189_reg_11125_pp0_iter22_reg <= tmp_189_reg_11125_pp0_iter21_reg;
        tmp_189_reg_11125_pp0_iter23_reg <= tmp_189_reg_11125_pp0_iter22_reg;
        tmp_18_reg_10963 <= {{sub_ln1246_10_fu_4526_p2[34:33]}};
        tmp_18_reg_10963_pp0_iter21_reg <= tmp_18_reg_10963;
        tmp_18_reg_10963_pp0_iter22_reg <= tmp_18_reg_10963_pp0_iter21_reg;
        tmp_193_reg_11505 <= add_ln415_23_fu_6066_p2[32'd15];
        tmp_193_reg_11505_pp0_iter23_reg <= tmp_193_reg_11505;
        tmp_196_reg_9363 <= {{grp_phase_sincos_LUT_fu_315_ap_return[51:36]}};
        tmp_197_reg_9676 <= grp_fu_8848_p3[32'd43];
        tmp_197_reg_9676_pp0_iter10_reg <= tmp_197_reg_9676;
        tmp_197_reg_9676_pp0_iter11_reg <= tmp_197_reg_9676_pp0_iter10_reg;
        tmp_197_reg_9676_pp0_iter12_reg <= tmp_197_reg_9676_pp0_iter11_reg;
        tmp_200_reg_9689 <= grp_fu_8848_p3[32'd42];
        tmp_200_reg_9689_pp0_iter10_reg <= tmp_200_reg_9689;
        tmp_200_reg_9689_pp0_iter11_reg <= tmp_200_reg_9689_pp0_iter10_reg;
        tmp_200_reg_9689_pp0_iter12_reg <= tmp_200_reg_9689_pp0_iter11_reg;
        tmp_201_reg_10110 <= add_ln415_24_fu_1900_p2[32'd17];
        tmp_201_reg_10110_pp0_iter12_reg <= tmp_201_reg_10110;
        tmp_202_reg_10130 <= add_ln1245_12_fu_1932_p2[32'd43];
        tmp_202_reg_10130_pp0_iter12_reg <= tmp_202_reg_10130;
        tmp_202_reg_10130_pp0_iter13_reg <= tmp_202_reg_10130_pp0_iter12_reg;
        tmp_205_reg_10143 <= add_ln1245_12_fu_1932_p2[32'd42];
        tmp_205_reg_10143_pp0_iter12_reg <= tmp_205_reg_10143;
        tmp_205_reg_10143_pp0_iter13_reg <= tmp_205_reg_10143_pp0_iter12_reg;
        tmp_206_reg_10341 <= add_ln415_25_fu_2465_p2[32'd17];
        tmp_206_reg_10341_pp0_iter13_reg <= tmp_206_reg_10341;
        tmp_207_reg_11149 <= sub_ln1246_26_fu_4814_p2[32'd34];
        tmp_207_reg_11149_pp0_iter21_reg <= tmp_207_reg_11149;
        tmp_207_reg_11149_pp0_iter22_reg <= tmp_207_reg_11149_pp0_iter21_reg;
        tmp_207_reg_11149_pp0_iter23_reg <= tmp_207_reg_11149_pp0_iter22_reg;
        tmp_211_reg_11522 <= add_ln415_26_fu_6109_p2[32'd15];
        tmp_211_reg_11522_pp0_iter23_reg <= tmp_211_reg_11522;
        tmp_214_reg_11173 <= sub_ln1246_27_fu_4849_p2[32'd34];
        tmp_214_reg_11173_pp0_iter21_reg <= tmp_214_reg_11173;
        tmp_214_reg_11173_pp0_iter22_reg <= tmp_214_reg_11173_pp0_iter21_reg;
        tmp_214_reg_11173_pp0_iter23_reg <= tmp_214_reg_11173_pp0_iter22_reg;
        tmp_218_reg_11539 <= add_ln415_27_fu_6152_p2[32'd15];
        tmp_218_reg_11539_pp0_iter23_reg <= tmp_218_reg_11539;
        tmp_221_reg_9380 <= {{grp_phase_sincos_LUT_fu_324_ap_return[51:36]}};
        tmp_222_reg_9702 <= grp_fu_8866_p3[32'd43];
        tmp_222_reg_9702_pp0_iter10_reg <= tmp_222_reg_9702;
        tmp_222_reg_9702_pp0_iter11_reg <= tmp_222_reg_9702_pp0_iter10_reg;
        tmp_222_reg_9702_pp0_iter12_reg <= tmp_222_reg_9702_pp0_iter11_reg;
        tmp_225_reg_9715 <= grp_fu_8866_p3[32'd42];
        tmp_225_reg_9715_pp0_iter10_reg <= tmp_225_reg_9715;
        tmp_225_reg_9715_pp0_iter11_reg <= tmp_225_reg_9715_pp0_iter10_reg;
        tmp_225_reg_9715_pp0_iter12_reg <= tmp_225_reg_9715_pp0_iter11_reg;
        tmp_226_reg_10154 <= add_ln415_28_fu_1997_p2[32'd17];
        tmp_226_reg_10154_pp0_iter12_reg <= tmp_226_reg_10154;
        tmp_227_reg_10174 <= add_ln1245_14_fu_2029_p2[32'd43];
        tmp_227_reg_10174_pp0_iter12_reg <= tmp_227_reg_10174;
        tmp_227_reg_10174_pp0_iter13_reg <= tmp_227_reg_10174_pp0_iter12_reg;
        tmp_22_reg_10987 <= {{sub_ln1246_11_fu_4561_p2[34:33]}};
        tmp_22_reg_10987_pp0_iter21_reg <= tmp_22_reg_10987;
        tmp_22_reg_10987_pp0_iter22_reg <= tmp_22_reg_10987_pp0_iter21_reg;
        tmp_230_reg_10187 <= add_ln1245_14_fu_2029_p2[32'd42];
        tmp_230_reg_10187_pp0_iter12_reg <= tmp_230_reg_10187;
        tmp_230_reg_10187_pp0_iter13_reg <= tmp_230_reg_10187_pp0_iter12_reg;
        tmp_231_reg_10364 <= add_ln415_29_fu_2526_p2[32'd17];
        tmp_231_reg_10364_pp0_iter13_reg <= tmp_231_reg_10364;
        tmp_232_reg_11197 <= sub_ln1246_30_fu_4886_p2[32'd34];
        tmp_232_reg_11197_pp0_iter21_reg <= tmp_232_reg_11197;
        tmp_232_reg_11197_pp0_iter22_reg <= tmp_232_reg_11197_pp0_iter21_reg;
        tmp_232_reg_11197_pp0_iter23_reg <= tmp_232_reg_11197_pp0_iter22_reg;
        tmp_236_reg_11556 <= add_ln415_30_fu_6195_p2[32'd15];
        tmp_236_reg_11556_pp0_iter23_reg <= tmp_236_reg_11556;
        tmp_239_reg_11221 <= sub_ln1246_31_fu_4921_p2[32'd34];
        tmp_239_reg_11221_pp0_iter21_reg <= tmp_239_reg_11221;
        tmp_239_reg_11221_pp0_iter22_reg <= tmp_239_reg_11221_pp0_iter21_reg;
        tmp_239_reg_11221_pp0_iter23_reg <= tmp_239_reg_11221_pp0_iter22_reg;
        tmp_23_reg_9879 <= add_ln1245_fu_1350_p2[32'd42];
        tmp_23_reg_9879_pp0_iter12_reg <= tmp_23_reg_9879;
        tmp_23_reg_9879_pp0_iter13_reg <= tmp_23_reg_9879_pp0_iter12_reg;
        tmp_243_reg_11573 <= add_ln415_31_fu_6238_p2[32'd15];
        tmp_243_reg_11573_pp0_iter23_reg <= tmp_243_reg_11573;
        tmp_25_reg_10203 <= add_ln415_1_fu_2099_p2[32'd17];
        tmp_25_reg_10203_pp0_iter13_reg <= tmp_25_reg_10203;
        tmp_26_reg_11011 <= {{sub_ln1246_14_fu_4598_p2[34:33]}};
        tmp_26_reg_11011_pp0_iter21_reg <= tmp_26_reg_11011;
        tmp_26_reg_11011_pp0_iter22_reg <= tmp_26_reg_11011_pp0_iter21_reg;
        tmp_27_reg_10861 <= sub_ln1246_2_fu_4382_p2[32'd34];
        tmp_27_reg_10861_pp0_iter21_reg <= tmp_27_reg_10861;
        tmp_27_reg_10861_pp0_iter22_reg <= tmp_27_reg_10861_pp0_iter21_reg;
        tmp_27_reg_10861_pp0_iter23_reg <= tmp_27_reg_10861_pp0_iter22_reg;
        tmp_2_reg_9179_pp0_iter10_reg <= tmp_2_reg_9179_pp0_iter9_reg;
        tmp_2_reg_9179_pp0_iter11_reg <= tmp_2_reg_9179_pp0_iter10_reg;
        tmp_2_reg_9179_pp0_iter12_reg <= tmp_2_reg_9179_pp0_iter11_reg;
        tmp_2_reg_9179_pp0_iter13_reg <= tmp_2_reg_9179_pp0_iter12_reg;
        tmp_2_reg_9179_pp0_iter14_reg <= tmp_2_reg_9179_pp0_iter13_reg;
        tmp_2_reg_9179_pp0_iter15_reg <= tmp_2_reg_9179_pp0_iter14_reg;
        tmp_2_reg_9179_pp0_iter16_reg <= tmp_2_reg_9179_pp0_iter15_reg;
        tmp_2_reg_9179_pp0_iter17_reg <= tmp_2_reg_9179_pp0_iter16_reg;
        tmp_2_reg_9179_pp0_iter18_reg <= tmp_2_reg_9179_pp0_iter17_reg;
        tmp_2_reg_9179_pp0_iter19_reg <= tmp_2_reg_9179_pp0_iter18_reg;
        tmp_2_reg_9179_pp0_iter2_reg <= tmp_2_reg_9179;
        tmp_2_reg_9179_pp0_iter3_reg <= tmp_2_reg_9179_pp0_iter2_reg;
        tmp_2_reg_9179_pp0_iter4_reg <= tmp_2_reg_9179_pp0_iter3_reg;
        tmp_2_reg_9179_pp0_iter5_reg <= tmp_2_reg_9179_pp0_iter4_reg;
        tmp_2_reg_9179_pp0_iter6_reg <= tmp_2_reg_9179_pp0_iter5_reg;
        tmp_2_reg_9179_pp0_iter7_reg <= tmp_2_reg_9179_pp0_iter6_reg;
        tmp_2_reg_9179_pp0_iter8_reg <= tmp_2_reg_9179_pp0_iter7_reg;
        tmp_2_reg_9179_pp0_iter9_reg <= tmp_2_reg_9179_pp0_iter8_reg;
        tmp_30_reg_11035 <= {{sub_ln1246_15_fu_4633_p2[34:33]}};
        tmp_30_reg_11035_pp0_iter21_reg <= tmp_30_reg_11035;
        tmp_30_reg_11035_pp0_iter22_reg <= tmp_30_reg_11035_pp0_iter21_reg;
        tmp_34_reg_11059 <= {{sub_ln1246_18_fu_4670_p2[34:33]}};
        tmp_34_reg_11059_pp0_iter21_reg <= tmp_34_reg_11059;
        tmp_34_reg_11059_pp0_iter22_reg <= tmp_34_reg_11059_pp0_iter21_reg;
        tmp_35_reg_11318 <= add_ln415_2_fu_5593_p2[32'd15];
        tmp_35_reg_11318_pp0_iter23_reg <= tmp_35_reg_11318;
        tmp_38_reg_11083 <= {{sub_ln1246_19_fu_4705_p2[34:33]}};
        tmp_38_reg_11083_pp0_iter21_reg <= tmp_38_reg_11083;
        tmp_38_reg_11083_pp0_iter22_reg <= tmp_38_reg_11083_pp0_iter21_reg;
        tmp_3_reg_10891 <= {{sub_ln1246_3_fu_4417_p2[34:33]}};
        tmp_3_reg_10891_pp0_iter21_reg <= tmp_3_reg_10891;
        tmp_3_reg_10891_pp0_iter22_reg <= tmp_3_reg_10891_pp0_iter21_reg;
        tmp_41_reg_10885 <= sub_ln1246_3_fu_4417_p2[32'd34];
        tmp_41_reg_10885_pp0_iter21_reg <= tmp_41_reg_10885;
        tmp_41_reg_10885_pp0_iter22_reg <= tmp_41_reg_10885_pp0_iter21_reg;
        tmp_41_reg_10885_pp0_iter23_reg <= tmp_41_reg_10885_pp0_iter22_reg;
        tmp_42_reg_11107 <= {{sub_ln1246_22_fu_4742_p2[34:33]}};
        tmp_42_reg_11107_pp0_iter21_reg <= tmp_42_reg_11107;
        tmp_42_reg_11107_pp0_iter22_reg <= tmp_42_reg_11107_pp0_iter21_reg;
        tmp_46_reg_11131 <= {{sub_ln1246_23_fu_4777_p2[34:33]}};
        tmp_46_reg_11131_pp0_iter21_reg <= tmp_46_reg_11131;
        tmp_46_reg_11131_pp0_iter22_reg <= tmp_46_reg_11131_pp0_iter21_reg;
        tmp_49_reg_11335 <= add_ln415_3_fu_5636_p2[32'd15];
        tmp_49_reg_11335_pp0_iter23_reg <= tmp_49_reg_11335;
        tmp_4_reg_10915 <= {{sub_ln1246_6_fu_4454_p2[34:33]}};
        tmp_4_reg_10915_pp0_iter21_reg <= tmp_4_reg_10915;
        tmp_4_reg_10915_pp0_iter22_reg <= tmp_4_reg_10915_pp0_iter21_reg;
        tmp_50_reg_11155 <= {{sub_ln1246_26_fu_4814_p2[34:33]}};
        tmp_50_reg_11155_pp0_iter21_reg <= tmp_50_reg_11155;
        tmp_50_reg_11155_pp0_iter22_reg <= tmp_50_reg_11155_pp0_iter21_reg;
        tmp_54_reg_11179 <= {{sub_ln1246_27_fu_4849_p2[34:33]}};
        tmp_54_reg_11179_pp0_iter21_reg <= tmp_54_reg_11179;
        tmp_54_reg_11179_pp0_iter22_reg <= tmp_54_reg_11179_pp0_iter21_reg;
        tmp_55_reg_9278 <= {{grp_phase_sincos_LUT_fu_270_ap_return[51:36]}};
        tmp_57_reg_9546 <= grp_fu_8758_p3[32'd43];
        tmp_57_reg_9546_pp0_iter10_reg <= tmp_57_reg_9546;
        tmp_57_reg_9546_pp0_iter11_reg <= tmp_57_reg_9546_pp0_iter10_reg;
        tmp_57_reg_9546_pp0_iter12_reg <= tmp_57_reg_9546_pp0_iter11_reg;
        tmp_58_reg_11203 <= {{sub_ln1246_30_fu_4886_p2[34:33]}};
        tmp_58_reg_11203_pp0_iter21_reg <= tmp_58_reg_11203;
        tmp_58_reg_11203_pp0_iter22_reg <= tmp_58_reg_11203_pp0_iter21_reg;
        tmp_62_reg_11227 <= {{sub_ln1246_31_fu_4921_p2[34:33]}};
        tmp_62_reg_11227_pp0_iter21_reg <= tmp_62_reg_11227;
        tmp_62_reg_11227_pp0_iter22_reg <= tmp_62_reg_11227_pp0_iter21_reg;
        tmp_63_reg_9559 <= grp_fu_8758_p3[32'd42];
        tmp_63_reg_9559_pp0_iter10_reg <= tmp_63_reg_9559;
        tmp_63_reg_9559_pp0_iter11_reg <= tmp_63_reg_9559_pp0_iter10_reg;
        tmp_63_reg_9559_pp0_iter12_reg <= tmp_63_reg_9559_pp0_iter11_reg;
        tmp_64_reg_9890 <= add_ln415_4_fu_1415_p2[32'd17];
        tmp_64_reg_9890_pp0_iter12_reg <= tmp_64_reg_9890;
        tmp_65_reg_9910 <= add_ln1245_2_fu_1447_p2[32'd43];
        tmp_65_reg_9910_pp0_iter12_reg <= tmp_65_reg_9910;
        tmp_65_reg_9910_pp0_iter13_reg <= tmp_65_reg_9910_pp0_iter12_reg;
        tmp_68_reg_9923 <= add_ln1245_2_fu_1447_p2[32'd42];
        tmp_68_reg_9923_pp0_iter12_reg <= tmp_68_reg_9923;
        tmp_68_reg_9923_pp0_iter13_reg <= tmp_68_reg_9923_pp0_iter12_reg;
        tmp_69_reg_10226 <= add_ln415_5_fu_2160_p2[32'd17];
        tmp_69_reg_10226_pp0_iter13_reg <= tmp_69_reg_10226;
        tmp_6_reg_9520 <= grp_fu_8740_p3[32'd43];
        tmp_6_reg_9520_pp0_iter10_reg <= tmp_6_reg_9520;
        tmp_6_reg_9520_pp0_iter11_reg <= tmp_6_reg_9520_pp0_iter10_reg;
        tmp_6_reg_9520_pp0_iter12_reg <= tmp_6_reg_9520_pp0_iter11_reg;
        tmp_70_reg_10909 <= sub_ln1246_6_fu_4454_p2[32'd34];
        tmp_70_reg_10909_pp0_iter21_reg <= tmp_70_reg_10909;
        tmp_70_reg_10909_pp0_iter22_reg <= tmp_70_reg_10909_pp0_iter21_reg;
        tmp_70_reg_10909_pp0_iter23_reg <= tmp_70_reg_10909_pp0_iter22_reg;
        tmp_74_reg_11352 <= add_ln415_6_fu_5679_p2[32'd15];
        tmp_74_reg_11352_pp0_iter23_reg <= tmp_74_reg_11352;
        tmp_77_reg_10933 <= sub_ln1246_7_fu_4489_p2[32'd34];
        tmp_77_reg_10933_pp0_iter21_reg <= tmp_77_reg_10933;
        tmp_77_reg_10933_pp0_iter22_reg <= tmp_77_reg_10933_pp0_iter21_reg;
        tmp_77_reg_10933_pp0_iter23_reg <= tmp_77_reg_10933_pp0_iter22_reg;
        tmp_80_reg_9189_pp0_iter10_reg <= tmp_80_reg_9189_pp0_iter9_reg;
        tmp_80_reg_9189_pp0_iter11_reg <= tmp_80_reg_9189_pp0_iter10_reg;
        tmp_80_reg_9189_pp0_iter12_reg <= tmp_80_reg_9189_pp0_iter11_reg;
        tmp_80_reg_9189_pp0_iter13_reg <= tmp_80_reg_9189_pp0_iter12_reg;
        tmp_80_reg_9189_pp0_iter14_reg <= tmp_80_reg_9189_pp0_iter13_reg;
        tmp_80_reg_9189_pp0_iter15_reg <= tmp_80_reg_9189_pp0_iter14_reg;
        tmp_80_reg_9189_pp0_iter16_reg <= tmp_80_reg_9189_pp0_iter15_reg;
        tmp_80_reg_9189_pp0_iter17_reg <= tmp_80_reg_9189_pp0_iter16_reg;
        tmp_80_reg_9189_pp0_iter18_reg <= tmp_80_reg_9189_pp0_iter17_reg;
        tmp_80_reg_9189_pp0_iter19_reg <= tmp_80_reg_9189_pp0_iter18_reg;
        tmp_80_reg_9189_pp0_iter2_reg <= tmp_80_reg_9189;
        tmp_80_reg_9189_pp0_iter3_reg <= tmp_80_reg_9189_pp0_iter2_reg;
        tmp_80_reg_9189_pp0_iter4_reg <= tmp_80_reg_9189_pp0_iter3_reg;
        tmp_80_reg_9189_pp0_iter5_reg <= tmp_80_reg_9189_pp0_iter4_reg;
        tmp_80_reg_9189_pp0_iter6_reg <= tmp_80_reg_9189_pp0_iter5_reg;
        tmp_80_reg_9189_pp0_iter7_reg <= tmp_80_reg_9189_pp0_iter6_reg;
        tmp_80_reg_9189_pp0_iter8_reg <= tmp_80_reg_9189_pp0_iter7_reg;
        tmp_80_reg_9189_pp0_iter9_reg <= tmp_80_reg_9189_pp0_iter8_reg;
        tmp_81_reg_9194_pp0_iter10_reg <= tmp_81_reg_9194_pp0_iter9_reg;
        tmp_81_reg_9194_pp0_iter11_reg <= tmp_81_reg_9194_pp0_iter10_reg;
        tmp_81_reg_9194_pp0_iter12_reg <= tmp_81_reg_9194_pp0_iter11_reg;
        tmp_81_reg_9194_pp0_iter13_reg <= tmp_81_reg_9194_pp0_iter12_reg;
        tmp_81_reg_9194_pp0_iter14_reg <= tmp_81_reg_9194_pp0_iter13_reg;
        tmp_81_reg_9194_pp0_iter15_reg <= tmp_81_reg_9194_pp0_iter14_reg;
        tmp_81_reg_9194_pp0_iter16_reg <= tmp_81_reg_9194_pp0_iter15_reg;
        tmp_81_reg_9194_pp0_iter17_reg <= tmp_81_reg_9194_pp0_iter16_reg;
        tmp_81_reg_9194_pp0_iter18_reg <= tmp_81_reg_9194_pp0_iter17_reg;
        tmp_81_reg_9194_pp0_iter19_reg <= tmp_81_reg_9194_pp0_iter18_reg;
        tmp_81_reg_9194_pp0_iter2_reg <= tmp_81_reg_9194;
        tmp_81_reg_9194_pp0_iter3_reg <= tmp_81_reg_9194_pp0_iter2_reg;
        tmp_81_reg_9194_pp0_iter4_reg <= tmp_81_reg_9194_pp0_iter3_reg;
        tmp_81_reg_9194_pp0_iter5_reg <= tmp_81_reg_9194_pp0_iter4_reg;
        tmp_81_reg_9194_pp0_iter6_reg <= tmp_81_reg_9194_pp0_iter5_reg;
        tmp_81_reg_9194_pp0_iter7_reg <= tmp_81_reg_9194_pp0_iter6_reg;
        tmp_81_reg_9194_pp0_iter8_reg <= tmp_81_reg_9194_pp0_iter7_reg;
        tmp_81_reg_9194_pp0_iter9_reg <= tmp_81_reg_9194_pp0_iter8_reg;
        tmp_83_reg_11369 <= add_ln415_7_fu_5722_p2[32'd15];
        tmp_83_reg_11369_pp0_iter23_reg <= tmp_83_reg_11369;
        tmp_84_reg_9199_pp0_iter10_reg <= tmp_84_reg_9199_pp0_iter9_reg;
        tmp_84_reg_9199_pp0_iter11_reg <= tmp_84_reg_9199_pp0_iter10_reg;
        tmp_84_reg_9199_pp0_iter12_reg <= tmp_84_reg_9199_pp0_iter11_reg;
        tmp_84_reg_9199_pp0_iter13_reg <= tmp_84_reg_9199_pp0_iter12_reg;
        tmp_84_reg_9199_pp0_iter14_reg <= tmp_84_reg_9199_pp0_iter13_reg;
        tmp_84_reg_9199_pp0_iter15_reg <= tmp_84_reg_9199_pp0_iter14_reg;
        tmp_84_reg_9199_pp0_iter16_reg <= tmp_84_reg_9199_pp0_iter15_reg;
        tmp_84_reg_9199_pp0_iter17_reg <= tmp_84_reg_9199_pp0_iter16_reg;
        tmp_84_reg_9199_pp0_iter18_reg <= tmp_84_reg_9199_pp0_iter17_reg;
        tmp_84_reg_9199_pp0_iter19_reg <= tmp_84_reg_9199_pp0_iter18_reg;
        tmp_84_reg_9199_pp0_iter2_reg <= tmp_84_reg_9199;
        tmp_84_reg_9199_pp0_iter3_reg <= tmp_84_reg_9199_pp0_iter2_reg;
        tmp_84_reg_9199_pp0_iter4_reg <= tmp_84_reg_9199_pp0_iter3_reg;
        tmp_84_reg_9199_pp0_iter5_reg <= tmp_84_reg_9199_pp0_iter4_reg;
        tmp_84_reg_9199_pp0_iter6_reg <= tmp_84_reg_9199_pp0_iter5_reg;
        tmp_84_reg_9199_pp0_iter7_reg <= tmp_84_reg_9199_pp0_iter6_reg;
        tmp_84_reg_9199_pp0_iter8_reg <= tmp_84_reg_9199_pp0_iter7_reg;
        tmp_84_reg_9199_pp0_iter9_reg <= tmp_84_reg_9199_pp0_iter8_reg;
        tmp_85_reg_9204_pp0_iter10_reg <= tmp_85_reg_9204_pp0_iter9_reg;
        tmp_85_reg_9204_pp0_iter11_reg <= tmp_85_reg_9204_pp0_iter10_reg;
        tmp_85_reg_9204_pp0_iter12_reg <= tmp_85_reg_9204_pp0_iter11_reg;
        tmp_85_reg_9204_pp0_iter13_reg <= tmp_85_reg_9204_pp0_iter12_reg;
        tmp_85_reg_9204_pp0_iter14_reg <= tmp_85_reg_9204_pp0_iter13_reg;
        tmp_85_reg_9204_pp0_iter15_reg <= tmp_85_reg_9204_pp0_iter14_reg;
        tmp_85_reg_9204_pp0_iter16_reg <= tmp_85_reg_9204_pp0_iter15_reg;
        tmp_85_reg_9204_pp0_iter17_reg <= tmp_85_reg_9204_pp0_iter16_reg;
        tmp_85_reg_9204_pp0_iter18_reg <= tmp_85_reg_9204_pp0_iter17_reg;
        tmp_85_reg_9204_pp0_iter19_reg <= tmp_85_reg_9204_pp0_iter18_reg;
        tmp_85_reg_9204_pp0_iter2_reg <= tmp_85_reg_9204;
        tmp_85_reg_9204_pp0_iter3_reg <= tmp_85_reg_9204_pp0_iter2_reg;
        tmp_85_reg_9204_pp0_iter4_reg <= tmp_85_reg_9204_pp0_iter3_reg;
        tmp_85_reg_9204_pp0_iter5_reg <= tmp_85_reg_9204_pp0_iter4_reg;
        tmp_85_reg_9204_pp0_iter6_reg <= tmp_85_reg_9204_pp0_iter5_reg;
        tmp_85_reg_9204_pp0_iter7_reg <= tmp_85_reg_9204_pp0_iter6_reg;
        tmp_85_reg_9204_pp0_iter8_reg <= tmp_85_reg_9204_pp0_iter7_reg;
        tmp_85_reg_9204_pp0_iter9_reg <= tmp_85_reg_9204_pp0_iter8_reg;
        tmp_88_reg_9209_pp0_iter10_reg <= tmp_88_reg_9209_pp0_iter9_reg;
        tmp_88_reg_9209_pp0_iter11_reg <= tmp_88_reg_9209_pp0_iter10_reg;
        tmp_88_reg_9209_pp0_iter12_reg <= tmp_88_reg_9209_pp0_iter11_reg;
        tmp_88_reg_9209_pp0_iter13_reg <= tmp_88_reg_9209_pp0_iter12_reg;
        tmp_88_reg_9209_pp0_iter14_reg <= tmp_88_reg_9209_pp0_iter13_reg;
        tmp_88_reg_9209_pp0_iter15_reg <= tmp_88_reg_9209_pp0_iter14_reg;
        tmp_88_reg_9209_pp0_iter16_reg <= tmp_88_reg_9209_pp0_iter15_reg;
        tmp_88_reg_9209_pp0_iter17_reg <= tmp_88_reg_9209_pp0_iter16_reg;
        tmp_88_reg_9209_pp0_iter18_reg <= tmp_88_reg_9209_pp0_iter17_reg;
        tmp_88_reg_9209_pp0_iter19_reg <= tmp_88_reg_9209_pp0_iter18_reg;
        tmp_88_reg_9209_pp0_iter2_reg <= tmp_88_reg_9209;
        tmp_88_reg_9209_pp0_iter3_reg <= tmp_88_reg_9209_pp0_iter2_reg;
        tmp_88_reg_9209_pp0_iter4_reg <= tmp_88_reg_9209_pp0_iter3_reg;
        tmp_88_reg_9209_pp0_iter5_reg <= tmp_88_reg_9209_pp0_iter4_reg;
        tmp_88_reg_9209_pp0_iter6_reg <= tmp_88_reg_9209_pp0_iter5_reg;
        tmp_88_reg_9209_pp0_iter7_reg <= tmp_88_reg_9209_pp0_iter6_reg;
        tmp_88_reg_9209_pp0_iter8_reg <= tmp_88_reg_9209_pp0_iter7_reg;
        tmp_88_reg_9209_pp0_iter9_reg <= tmp_88_reg_9209_pp0_iter8_reg;
        tmp_89_reg_9214_pp0_iter10_reg <= tmp_89_reg_9214_pp0_iter9_reg;
        tmp_89_reg_9214_pp0_iter11_reg <= tmp_89_reg_9214_pp0_iter10_reg;
        tmp_89_reg_9214_pp0_iter12_reg <= tmp_89_reg_9214_pp0_iter11_reg;
        tmp_89_reg_9214_pp0_iter13_reg <= tmp_89_reg_9214_pp0_iter12_reg;
        tmp_89_reg_9214_pp0_iter14_reg <= tmp_89_reg_9214_pp0_iter13_reg;
        tmp_89_reg_9214_pp0_iter15_reg <= tmp_89_reg_9214_pp0_iter14_reg;
        tmp_89_reg_9214_pp0_iter16_reg <= tmp_89_reg_9214_pp0_iter15_reg;
        tmp_89_reg_9214_pp0_iter17_reg <= tmp_89_reg_9214_pp0_iter16_reg;
        tmp_89_reg_9214_pp0_iter18_reg <= tmp_89_reg_9214_pp0_iter17_reg;
        tmp_89_reg_9214_pp0_iter19_reg <= tmp_89_reg_9214_pp0_iter18_reg;
        tmp_89_reg_9214_pp0_iter2_reg <= tmp_89_reg_9214;
        tmp_89_reg_9214_pp0_iter3_reg <= tmp_89_reg_9214_pp0_iter2_reg;
        tmp_89_reg_9214_pp0_iter4_reg <= tmp_89_reg_9214_pp0_iter3_reg;
        tmp_89_reg_9214_pp0_iter5_reg <= tmp_89_reg_9214_pp0_iter4_reg;
        tmp_89_reg_9214_pp0_iter6_reg <= tmp_89_reg_9214_pp0_iter5_reg;
        tmp_89_reg_9214_pp0_iter7_reg <= tmp_89_reg_9214_pp0_iter6_reg;
        tmp_89_reg_9214_pp0_iter8_reg <= tmp_89_reg_9214_pp0_iter7_reg;
        tmp_89_reg_9214_pp0_iter9_reg <= tmp_89_reg_9214_pp0_iter8_reg;
        tmp_90_reg_9295 <= {{grp_phase_sincos_LUT_fu_279_ap_return[51:36]}};
        tmp_91_reg_9572 <= grp_fu_8776_p3[32'd43];
        tmp_91_reg_9572_pp0_iter10_reg <= tmp_91_reg_9572;
        tmp_91_reg_9572_pp0_iter11_reg <= tmp_91_reg_9572_pp0_iter10_reg;
        tmp_91_reg_9572_pp0_iter12_reg <= tmp_91_reg_9572_pp0_iter11_reg;
        tmp_92_reg_9219_pp0_iter10_reg <= tmp_92_reg_9219_pp0_iter9_reg;
        tmp_92_reg_9219_pp0_iter11_reg <= tmp_92_reg_9219_pp0_iter10_reg;
        tmp_92_reg_9219_pp0_iter12_reg <= tmp_92_reg_9219_pp0_iter11_reg;
        tmp_92_reg_9219_pp0_iter13_reg <= tmp_92_reg_9219_pp0_iter12_reg;
        tmp_92_reg_9219_pp0_iter14_reg <= tmp_92_reg_9219_pp0_iter13_reg;
        tmp_92_reg_9219_pp0_iter15_reg <= tmp_92_reg_9219_pp0_iter14_reg;
        tmp_92_reg_9219_pp0_iter16_reg <= tmp_92_reg_9219_pp0_iter15_reg;
        tmp_92_reg_9219_pp0_iter17_reg <= tmp_92_reg_9219_pp0_iter16_reg;
        tmp_92_reg_9219_pp0_iter18_reg <= tmp_92_reg_9219_pp0_iter17_reg;
        tmp_92_reg_9219_pp0_iter19_reg <= tmp_92_reg_9219_pp0_iter18_reg;
        tmp_92_reg_9219_pp0_iter2_reg <= tmp_92_reg_9219;
        tmp_92_reg_9219_pp0_iter3_reg <= tmp_92_reg_9219_pp0_iter2_reg;
        tmp_92_reg_9219_pp0_iter4_reg <= tmp_92_reg_9219_pp0_iter3_reg;
        tmp_92_reg_9219_pp0_iter5_reg <= tmp_92_reg_9219_pp0_iter4_reg;
        tmp_92_reg_9219_pp0_iter6_reg <= tmp_92_reg_9219_pp0_iter5_reg;
        tmp_92_reg_9219_pp0_iter7_reg <= tmp_92_reg_9219_pp0_iter6_reg;
        tmp_92_reg_9219_pp0_iter8_reg <= tmp_92_reg_9219_pp0_iter7_reg;
        tmp_92_reg_9219_pp0_iter9_reg <= tmp_92_reg_9219_pp0_iter8_reg;
        tmp_93_reg_9224_pp0_iter10_reg <= tmp_93_reg_9224_pp0_iter9_reg;
        tmp_93_reg_9224_pp0_iter11_reg <= tmp_93_reg_9224_pp0_iter10_reg;
        tmp_93_reg_9224_pp0_iter12_reg <= tmp_93_reg_9224_pp0_iter11_reg;
        tmp_93_reg_9224_pp0_iter13_reg <= tmp_93_reg_9224_pp0_iter12_reg;
        tmp_93_reg_9224_pp0_iter14_reg <= tmp_93_reg_9224_pp0_iter13_reg;
        tmp_93_reg_9224_pp0_iter15_reg <= tmp_93_reg_9224_pp0_iter14_reg;
        tmp_93_reg_9224_pp0_iter16_reg <= tmp_93_reg_9224_pp0_iter15_reg;
        tmp_93_reg_9224_pp0_iter17_reg <= tmp_93_reg_9224_pp0_iter16_reg;
        tmp_93_reg_9224_pp0_iter18_reg <= tmp_93_reg_9224_pp0_iter17_reg;
        tmp_93_reg_9224_pp0_iter19_reg <= tmp_93_reg_9224_pp0_iter18_reg;
        tmp_93_reg_9224_pp0_iter2_reg <= tmp_93_reg_9224;
        tmp_93_reg_9224_pp0_iter3_reg <= tmp_93_reg_9224_pp0_iter2_reg;
        tmp_93_reg_9224_pp0_iter4_reg <= tmp_93_reg_9224_pp0_iter3_reg;
        tmp_93_reg_9224_pp0_iter5_reg <= tmp_93_reg_9224_pp0_iter4_reg;
        tmp_93_reg_9224_pp0_iter6_reg <= tmp_93_reg_9224_pp0_iter5_reg;
        tmp_93_reg_9224_pp0_iter7_reg <= tmp_93_reg_9224_pp0_iter6_reg;
        tmp_93_reg_9224_pp0_iter8_reg <= tmp_93_reg_9224_pp0_iter7_reg;
        tmp_93_reg_9224_pp0_iter9_reg <= tmp_93_reg_9224_pp0_iter8_reg;
        tmp_96_reg_9229_pp0_iter10_reg <= tmp_96_reg_9229_pp0_iter9_reg;
        tmp_96_reg_9229_pp0_iter11_reg <= tmp_96_reg_9229_pp0_iter10_reg;
        tmp_96_reg_9229_pp0_iter12_reg <= tmp_96_reg_9229_pp0_iter11_reg;
        tmp_96_reg_9229_pp0_iter13_reg <= tmp_96_reg_9229_pp0_iter12_reg;
        tmp_96_reg_9229_pp0_iter14_reg <= tmp_96_reg_9229_pp0_iter13_reg;
        tmp_96_reg_9229_pp0_iter15_reg <= tmp_96_reg_9229_pp0_iter14_reg;
        tmp_96_reg_9229_pp0_iter16_reg <= tmp_96_reg_9229_pp0_iter15_reg;
        tmp_96_reg_9229_pp0_iter17_reg <= tmp_96_reg_9229_pp0_iter16_reg;
        tmp_96_reg_9229_pp0_iter18_reg <= tmp_96_reg_9229_pp0_iter17_reg;
        tmp_96_reg_9229_pp0_iter19_reg <= tmp_96_reg_9229_pp0_iter18_reg;
        tmp_96_reg_9229_pp0_iter2_reg <= tmp_96_reg_9229;
        tmp_96_reg_9229_pp0_iter3_reg <= tmp_96_reg_9229_pp0_iter2_reg;
        tmp_96_reg_9229_pp0_iter4_reg <= tmp_96_reg_9229_pp0_iter3_reg;
        tmp_96_reg_9229_pp0_iter5_reg <= tmp_96_reg_9229_pp0_iter4_reg;
        tmp_96_reg_9229_pp0_iter6_reg <= tmp_96_reg_9229_pp0_iter5_reg;
        tmp_96_reg_9229_pp0_iter7_reg <= tmp_96_reg_9229_pp0_iter6_reg;
        tmp_96_reg_9229_pp0_iter8_reg <= tmp_96_reg_9229_pp0_iter7_reg;
        tmp_96_reg_9229_pp0_iter9_reg <= tmp_96_reg_9229_pp0_iter8_reg;
        tmp_97_reg_9234_pp0_iter10_reg <= tmp_97_reg_9234_pp0_iter9_reg;
        tmp_97_reg_9234_pp0_iter11_reg <= tmp_97_reg_9234_pp0_iter10_reg;
        tmp_97_reg_9234_pp0_iter12_reg <= tmp_97_reg_9234_pp0_iter11_reg;
        tmp_97_reg_9234_pp0_iter13_reg <= tmp_97_reg_9234_pp0_iter12_reg;
        tmp_97_reg_9234_pp0_iter14_reg <= tmp_97_reg_9234_pp0_iter13_reg;
        tmp_97_reg_9234_pp0_iter15_reg <= tmp_97_reg_9234_pp0_iter14_reg;
        tmp_97_reg_9234_pp0_iter16_reg <= tmp_97_reg_9234_pp0_iter15_reg;
        tmp_97_reg_9234_pp0_iter17_reg <= tmp_97_reg_9234_pp0_iter16_reg;
        tmp_97_reg_9234_pp0_iter18_reg <= tmp_97_reg_9234_pp0_iter17_reg;
        tmp_97_reg_9234_pp0_iter19_reg <= tmp_97_reg_9234_pp0_iter18_reg;
        tmp_97_reg_9234_pp0_iter2_reg <= tmp_97_reg_9234;
        tmp_97_reg_9234_pp0_iter3_reg <= tmp_97_reg_9234_pp0_iter2_reg;
        tmp_97_reg_9234_pp0_iter4_reg <= tmp_97_reg_9234_pp0_iter3_reg;
        tmp_97_reg_9234_pp0_iter5_reg <= tmp_97_reg_9234_pp0_iter4_reg;
        tmp_97_reg_9234_pp0_iter6_reg <= tmp_97_reg_9234_pp0_iter5_reg;
        tmp_97_reg_9234_pp0_iter7_reg <= tmp_97_reg_9234_pp0_iter6_reg;
        tmp_97_reg_9234_pp0_iter8_reg <= tmp_97_reg_9234_pp0_iter7_reg;
        tmp_97_reg_9234_pp0_iter9_reg <= tmp_97_reg_9234_pp0_iter8_reg;
        tmp_98_reg_9585 <= grp_fu_8776_p3[32'd42];
        tmp_98_reg_9585_pp0_iter10_reg <= tmp_98_reg_9585;
        tmp_98_reg_9585_pp0_iter11_reg <= tmp_98_reg_9585_pp0_iter10_reg;
        tmp_98_reg_9585_pp0_iter12_reg <= tmp_98_reg_9585_pp0_iter11_reg;
        tmp_99_reg_9934 <= add_ln415_8_fu_1512_p2[32'd17];
        tmp_99_reg_9934_pp0_iter12_reg <= tmp_99_reg_9934;
        tmp_9_reg_10867 <= {{sub_ln1246_2_fu_4382_p2[34:33]}};
        tmp_9_reg_10867_pp0_iter21_reg <= tmp_9_reg_10867;
        tmp_9_reg_10867_pp0_iter22_reg <= tmp_9_reg_10867_pp0_iter21_reg;
        tmp_reg_9261 <= {{grp_phase_sincos_LUT_fu_261_ap_return[51:36]}};
        tmp_s_reg_9174_pp0_iter10_reg <= tmp_s_reg_9174_pp0_iter9_reg;
        tmp_s_reg_9174_pp0_iter11_reg <= tmp_s_reg_9174_pp0_iter10_reg;
        tmp_s_reg_9174_pp0_iter12_reg <= tmp_s_reg_9174_pp0_iter11_reg;
        tmp_s_reg_9174_pp0_iter13_reg <= tmp_s_reg_9174_pp0_iter12_reg;
        tmp_s_reg_9174_pp0_iter14_reg <= tmp_s_reg_9174_pp0_iter13_reg;
        tmp_s_reg_9174_pp0_iter15_reg <= tmp_s_reg_9174_pp0_iter14_reg;
        tmp_s_reg_9174_pp0_iter16_reg <= tmp_s_reg_9174_pp0_iter15_reg;
        tmp_s_reg_9174_pp0_iter17_reg <= tmp_s_reg_9174_pp0_iter16_reg;
        tmp_s_reg_9174_pp0_iter18_reg <= tmp_s_reg_9174_pp0_iter17_reg;
        tmp_s_reg_9174_pp0_iter19_reg <= tmp_s_reg_9174_pp0_iter18_reg;
        tmp_s_reg_9174_pp0_iter2_reg <= tmp_s_reg_9174;
        tmp_s_reg_9174_pp0_iter3_reg <= tmp_s_reg_9174_pp0_iter2_reg;
        tmp_s_reg_9174_pp0_iter4_reg <= tmp_s_reg_9174_pp0_iter3_reg;
        tmp_s_reg_9174_pp0_iter5_reg <= tmp_s_reg_9174_pp0_iter4_reg;
        tmp_s_reg_9174_pp0_iter6_reg <= tmp_s_reg_9174_pp0_iter5_reg;
        tmp_s_reg_9174_pp0_iter7_reg <= tmp_s_reg_9174_pp0_iter6_reg;
        tmp_s_reg_9174_pp0_iter8_reg <= tmp_s_reg_9174_pp0_iter7_reg;
        tmp_s_reg_9174_pp0_iter9_reg <= tmp_s_reg_9174_pp0_iter8_reg;
        trunc_ln674_1_reg_9089_pp0_iter10_reg <= trunc_ln674_1_reg_9089_pp0_iter9_reg;
        trunc_ln674_1_reg_9089_pp0_iter11_reg <= trunc_ln674_1_reg_9089_pp0_iter10_reg;
        trunc_ln674_1_reg_9089_pp0_iter12_reg <= trunc_ln674_1_reg_9089_pp0_iter11_reg;
        trunc_ln674_1_reg_9089_pp0_iter13_reg <= trunc_ln674_1_reg_9089_pp0_iter12_reg;
        trunc_ln674_1_reg_9089_pp0_iter14_reg <= trunc_ln674_1_reg_9089_pp0_iter13_reg;
        trunc_ln674_1_reg_9089_pp0_iter2_reg <= trunc_ln674_1_reg_9089_pp0_iter1_reg;
        trunc_ln674_1_reg_9089_pp0_iter3_reg <= trunc_ln674_1_reg_9089_pp0_iter2_reg;
        trunc_ln674_1_reg_9089_pp0_iter4_reg <= trunc_ln674_1_reg_9089_pp0_iter3_reg;
        trunc_ln674_1_reg_9089_pp0_iter5_reg <= trunc_ln674_1_reg_9089_pp0_iter4_reg;
        trunc_ln674_1_reg_9089_pp0_iter6_reg <= trunc_ln674_1_reg_9089_pp0_iter5_reg;
        trunc_ln674_1_reg_9089_pp0_iter7_reg <= trunc_ln674_1_reg_9089_pp0_iter6_reg;
        trunc_ln674_1_reg_9089_pp0_iter8_reg <= trunc_ln674_1_reg_9089_pp0_iter7_reg;
        trunc_ln674_1_reg_9089_pp0_iter9_reg <= trunc_ln674_1_reg_9089_pp0_iter8_reg;
        trunc_ln727_10_reg_9658 <= trunc_ln727_10_fu_1150_p1;
        trunc_ln727_11_reg_9806 <= trunc_ln727_11_fu_1261_p1;
        trunc_ln727_12_reg_9684 <= trunc_ln727_12_fu_1178_p1;
        trunc_ln727_13_reg_9821 <= trunc_ln727_13_fu_1269_p1;
        trunc_ln727_14_reg_9710 <= trunc_ln727_14_fu_1206_p1;
        trunc_ln727_15_reg_9836 <= trunc_ln727_15_fu_1277_p1;
        trunc_ln727_1_reg_9731 <= trunc_ln727_1_fu_1221_p1;
        trunc_ln727_2_reg_9554 <= trunc_ln727_2_fu_1038_p1;
        trunc_ln727_3_reg_9746 <= trunc_ln727_3_fu_1229_p1;
        trunc_ln727_4_reg_9580 <= trunc_ln727_4_fu_1066_p1;
        trunc_ln727_5_reg_9761 <= trunc_ln727_5_fu_1237_p1;
        trunc_ln727_6_reg_9606 <= trunc_ln727_6_fu_1094_p1;
        trunc_ln727_7_reg_9776 <= trunc_ln727_7_fu_1245_p1;
        trunc_ln727_8_reg_9632 <= trunc_ln727_8_fu_1122_p1;
        trunc_ln727_9_reg_9791 <= trunc_ln727_9_fu_1253_p1;
        trunc_ln727_reg_9528 <= trunc_ln727_fu_1010_p1;
        trunc_ln737_reg_9169_pp0_iter10_reg <= trunc_ln737_reg_9169_pp0_iter9_reg;
        trunc_ln737_reg_9169_pp0_iter11_reg <= trunc_ln737_reg_9169_pp0_iter10_reg;
        trunc_ln737_reg_9169_pp0_iter12_reg <= trunc_ln737_reg_9169_pp0_iter11_reg;
        trunc_ln737_reg_9169_pp0_iter13_reg <= trunc_ln737_reg_9169_pp0_iter12_reg;
        trunc_ln737_reg_9169_pp0_iter14_reg <= trunc_ln737_reg_9169_pp0_iter13_reg;
        trunc_ln737_reg_9169_pp0_iter15_reg <= trunc_ln737_reg_9169_pp0_iter14_reg;
        trunc_ln737_reg_9169_pp0_iter16_reg <= trunc_ln737_reg_9169_pp0_iter15_reg;
        trunc_ln737_reg_9169_pp0_iter17_reg <= trunc_ln737_reg_9169_pp0_iter16_reg;
        trunc_ln737_reg_9169_pp0_iter18_reg <= trunc_ln737_reg_9169_pp0_iter17_reg;
        trunc_ln737_reg_9169_pp0_iter19_reg <= trunc_ln737_reg_9169_pp0_iter18_reg;
        trunc_ln737_reg_9169_pp0_iter2_reg <= trunc_ln737_reg_9169;
        trunc_ln737_reg_9169_pp0_iter3_reg <= trunc_ln737_reg_9169_pp0_iter2_reg;
        trunc_ln737_reg_9169_pp0_iter4_reg <= trunc_ln737_reg_9169_pp0_iter3_reg;
        trunc_ln737_reg_9169_pp0_iter5_reg <= trunc_ln737_reg_9169_pp0_iter4_reg;
        trunc_ln737_reg_9169_pp0_iter6_reg <= trunc_ln737_reg_9169_pp0_iter5_reg;
        trunc_ln737_reg_9169_pp0_iter7_reg <= trunc_ln737_reg_9169_pp0_iter6_reg;
        trunc_ln737_reg_9169_pp0_iter8_reg <= trunc_ln737_reg_9169_pp0_iter7_reg;
        trunc_ln737_reg_9169_pp0_iter9_reg <= trunc_ln737_reg_9169_pp0_iter8_reg;
        trunc_ln799_10_reg_10257 <= trunc_ln799_10_fu_2235_p1;
        trunc_ln799_11_reg_11393 <= trunc_ln799_11_fu_5779_p1;
        trunc_ln799_12_reg_11410 <= trunc_ln799_12_fu_5822_p1;
        trunc_ln799_13_reg_9986 <= trunc_ln799_13_fu_1623_p1;
        trunc_ln799_14_reg_10280 <= trunc_ln799_14_fu_2296_p1;
        trunc_ln799_15_reg_11427 <= trunc_ln799_15_fu_5865_p1;
        trunc_ln799_16_reg_11444 <= trunc_ln799_16_fu_5908_p1;
        trunc_ln799_17_reg_10030 <= trunc_ln799_17_fu_1720_p1;
        trunc_ln799_18_reg_10303 <= trunc_ln799_18_fu_2357_p1;
        trunc_ln799_19_reg_11461 <= trunc_ln799_19_fu_5951_p1;
        trunc_ln799_20_reg_11478 <= trunc_ln799_20_fu_5994_p1;
        trunc_ln799_21_reg_10074 <= trunc_ln799_21_fu_1817_p1;
        trunc_ln799_22_reg_10326 <= trunc_ln799_22_fu_2418_p1;
        trunc_ln799_23_reg_11495 <= trunc_ln799_23_fu_6037_p1;
        trunc_ln799_24_reg_11512 <= trunc_ln799_24_fu_6080_p1;
        trunc_ln799_25_reg_10118 <= trunc_ln799_25_fu_1914_p1;
        trunc_ln799_26_reg_10349 <= trunc_ln799_26_fu_2479_p1;
        trunc_ln799_27_reg_11529 <= trunc_ln799_27_fu_6123_p1;
        trunc_ln799_28_reg_11546 <= trunc_ln799_28_fu_6166_p1;
        trunc_ln799_29_reg_10162 <= trunc_ln799_29_fu_2011_p1;
        trunc_ln799_2_reg_10211 <= trunc_ln799_2_fu_2113_p1;
        trunc_ln799_30_reg_10372 <= trunc_ln799_30_fu_2540_p1;
        trunc_ln799_31_reg_11563 <= trunc_ln799_31_fu_6209_p1;
        trunc_ln799_32_reg_11580 <= trunc_ln799_32_fu_6252_p1;
        trunc_ln799_3_reg_11325 <= trunc_ln799_3_fu_5607_p1;
        trunc_ln799_4_reg_11342 <= trunc_ln799_4_fu_5650_p1;
        trunc_ln799_5_reg_9898 <= trunc_ln799_5_fu_1429_p1;
        trunc_ln799_6_reg_10234 <= trunc_ln799_6_fu_2174_p1;
        trunc_ln799_7_reg_11359 <= trunc_ln799_7_fu_5693_p1;
        trunc_ln799_8_reg_11376 <= trunc_ln799_8_fu_5736_p1;
        trunc_ln799_9_reg_9942 <= trunc_ln799_9_fu_1526_p1;
        trunc_ln799_reg_9854 <= trunc_ln799_fu_1332_p1;
        trunc_ln95_10_reg_9340 <= {{grp_phase_sincos_LUT_fu_306_ap_return[35:18]}};
        trunc_ln95_10_reg_9340_pp0_iter10_reg <= trunc_ln95_10_reg_9340_pp0_iter9_reg;
        trunc_ln95_10_reg_9340_pp0_iter7_reg <= trunc_ln95_10_reg_9340;
        trunc_ln95_10_reg_9340_pp0_iter8_reg <= trunc_ln95_10_reg_9340_pp0_iter7_reg;
        trunc_ln95_10_reg_9340_pp0_iter9_reg <= trunc_ln95_10_reg_9340_pp0_iter8_reg;
        trunc_ln95_11_reg_9351 <= trunc_ln95_11_fu_872_p1;
        trunc_ln95_11_reg_9351_pp0_iter7_reg <= trunc_ln95_11_reg_9351;
        trunc_ln95_11_reg_9351_pp0_iter8_reg <= trunc_ln95_11_reg_9351_pp0_iter7_reg;
        trunc_ln95_12_reg_9357 <= {{grp_phase_sincos_LUT_fu_315_ap_return[35:18]}};
        trunc_ln95_12_reg_9357_pp0_iter10_reg <= trunc_ln95_12_reg_9357_pp0_iter9_reg;
        trunc_ln95_12_reg_9357_pp0_iter7_reg <= trunc_ln95_12_reg_9357;
        trunc_ln95_12_reg_9357_pp0_iter8_reg <= trunc_ln95_12_reg_9357_pp0_iter7_reg;
        trunc_ln95_12_reg_9357_pp0_iter9_reg <= trunc_ln95_12_reg_9357_pp0_iter8_reg;
        trunc_ln95_13_reg_9368 <= trunc_ln95_13_fu_896_p1;
        trunc_ln95_13_reg_9368_pp0_iter7_reg <= trunc_ln95_13_reg_9368;
        trunc_ln95_13_reg_9368_pp0_iter8_reg <= trunc_ln95_13_reg_9368_pp0_iter7_reg;
        trunc_ln95_14_reg_9374 <= {{grp_phase_sincos_LUT_fu_324_ap_return[35:18]}};
        trunc_ln95_14_reg_9374_pp0_iter10_reg <= trunc_ln95_14_reg_9374_pp0_iter9_reg;
        trunc_ln95_14_reg_9374_pp0_iter7_reg <= trunc_ln95_14_reg_9374;
        trunc_ln95_14_reg_9374_pp0_iter8_reg <= trunc_ln95_14_reg_9374_pp0_iter7_reg;
        trunc_ln95_14_reg_9374_pp0_iter9_reg <= trunc_ln95_14_reg_9374_pp0_iter8_reg;
        trunc_ln95_1_reg_9255 <= {{grp_phase_sincos_LUT_fu_261_ap_return[35:18]}};
        trunc_ln95_1_reg_9255_pp0_iter10_reg <= trunc_ln95_1_reg_9255_pp0_iter9_reg;
        trunc_ln95_1_reg_9255_pp0_iter7_reg <= trunc_ln95_1_reg_9255;
        trunc_ln95_1_reg_9255_pp0_iter8_reg <= trunc_ln95_1_reg_9255_pp0_iter7_reg;
        trunc_ln95_1_reg_9255_pp0_iter9_reg <= trunc_ln95_1_reg_9255_pp0_iter8_reg;
        trunc_ln95_2_reg_9266 <= trunc_ln95_2_fu_752_p1;
        trunc_ln95_2_reg_9266_pp0_iter7_reg <= trunc_ln95_2_reg_9266;
        trunc_ln95_2_reg_9266_pp0_iter8_reg <= trunc_ln95_2_reg_9266_pp0_iter7_reg;
        trunc_ln95_3_reg_9283 <= trunc_ln95_3_fu_776_p1;
        trunc_ln95_3_reg_9283_pp0_iter7_reg <= trunc_ln95_3_reg_9283;
        trunc_ln95_3_reg_9283_pp0_iter8_reg <= trunc_ln95_3_reg_9283_pp0_iter7_reg;
        trunc_ln95_4_reg_9272 <= {{grp_phase_sincos_LUT_fu_270_ap_return[35:18]}};
        trunc_ln95_4_reg_9272_pp0_iter10_reg <= trunc_ln95_4_reg_9272_pp0_iter9_reg;
        trunc_ln95_4_reg_9272_pp0_iter7_reg <= trunc_ln95_4_reg_9272;
        trunc_ln95_4_reg_9272_pp0_iter8_reg <= trunc_ln95_4_reg_9272_pp0_iter7_reg;
        trunc_ln95_4_reg_9272_pp0_iter9_reg <= trunc_ln95_4_reg_9272_pp0_iter8_reg;
        trunc_ln95_5_reg_9300 <= trunc_ln95_5_fu_800_p1;
        trunc_ln95_5_reg_9300_pp0_iter7_reg <= trunc_ln95_5_reg_9300;
        trunc_ln95_5_reg_9300_pp0_iter8_reg <= trunc_ln95_5_reg_9300_pp0_iter7_reg;
        trunc_ln95_6_reg_9317 <= trunc_ln95_6_fu_824_p1;
        trunc_ln95_6_reg_9317_pp0_iter7_reg <= trunc_ln95_6_reg_9317;
        trunc_ln95_6_reg_9317_pp0_iter8_reg <= trunc_ln95_6_reg_9317_pp0_iter7_reg;
        trunc_ln95_7_reg_9289 <= {{grp_phase_sincos_LUT_fu_279_ap_return[35:18]}};
        trunc_ln95_7_reg_9289_pp0_iter10_reg <= trunc_ln95_7_reg_9289_pp0_iter9_reg;
        trunc_ln95_7_reg_9289_pp0_iter7_reg <= trunc_ln95_7_reg_9289;
        trunc_ln95_7_reg_9289_pp0_iter8_reg <= trunc_ln95_7_reg_9289_pp0_iter7_reg;
        trunc_ln95_7_reg_9289_pp0_iter9_reg <= trunc_ln95_7_reg_9289_pp0_iter8_reg;
        trunc_ln95_8_reg_9323 <= {{grp_phase_sincos_LUT_fu_297_ap_return[35:18]}};
        trunc_ln95_8_reg_9323_pp0_iter10_reg <= trunc_ln95_8_reg_9323_pp0_iter9_reg;
        trunc_ln95_8_reg_9323_pp0_iter7_reg <= trunc_ln95_8_reg_9323;
        trunc_ln95_8_reg_9323_pp0_iter8_reg <= trunc_ln95_8_reg_9323_pp0_iter7_reg;
        trunc_ln95_8_reg_9323_pp0_iter9_reg <= trunc_ln95_8_reg_9323_pp0_iter8_reg;
        trunc_ln95_9_reg_9334 <= trunc_ln95_9_fu_848_p1;
        trunc_ln95_9_reg_9334_pp0_iter7_reg <= trunc_ln95_9_reg_9334;
        trunc_ln95_9_reg_9334_pp0_iter8_reg <= trunc_ln95_9_reg_9334_pp0_iter7_reg;
        trunc_ln95_reg_9249 <= trunc_ln95_fu_728_p1;
        trunc_ln95_reg_9249_pp0_iter7_reg <= trunc_ln95_reg_9249;
        trunc_ln95_reg_9249_pp0_iter8_reg <= trunc_ln95_reg_9249_pp0_iter7_reg;
        trunc_ln95_s_reg_9306 <= {{grp_phase_sincos_LUT_fu_288_ap_return[35:18]}};
        trunc_ln95_s_reg_9306_pp0_iter10_reg <= trunc_ln95_s_reg_9306_pp0_iter9_reg;
        trunc_ln95_s_reg_9306_pp0_iter7_reg <= trunc_ln95_s_reg_9306;
        trunc_ln95_s_reg_9306_pp0_iter8_reg <= trunc_ln95_s_reg_9306_pp0_iter7_reg;
        trunc_ln95_s_reg_9306_pp0_iter9_reg <= trunc_ln95_s_reg_9306_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1245_11_reg_10824 <= grp_fu_9051_p3;
        add_ln1245_13_reg_10834 <= grp_fu_9064_p3;
        add_ln1245_15_reg_10844 <= grp_fu_9077_p3;
        add_ln1245_1_reg_10774 <= grp_fu_8986_p3;
        add_ln1245_3_reg_10784 <= grp_fu_8999_p3;
        add_ln1245_5_reg_10794 <= grp_fu_9012_p3;
        add_ln1245_7_reg_10804 <= grp_fu_9025_p3;
        add_ln1245_9_reg_10814 <= grp_fu_9038_p3;
        sub_ln1246_13_reg_10799 <= grp_fu_9019_p3;
        sub_ln1246_17_reg_10809 <= grp_fu_9032_p3;
        sub_ln1246_1_reg_10769 <= grp_fu_8980_p3;
        sub_ln1246_21_reg_10819 <= grp_fu_9045_p3;
        sub_ln1246_25_reg_10829 <= grp_fu_9058_p3;
        sub_ln1246_29_reg_10839 <= grp_fu_9071_p3;
        sub_ln1246_5_reg_10779 <= grp_fu_8993_p3;
        sub_ln1246_9_reg_10789 <= grp_fu_9006_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_8_reg_9094 <= {{in_r[31:16]}};
        p_Result_8_reg_9094_pp0_iter1_reg <= p_Result_8_reg_9094;
        p_Result_93_1_reg_9099 <= {{in_r[47:32]}};
        p_Result_93_1_reg_9099_pp0_iter1_reg <= p_Result_93_1_reg_9099;
        p_Result_93_2_reg_9109 <= {{in_r[79:64]}};
        p_Result_93_2_reg_9109_pp0_iter1_reg <= p_Result_93_2_reg_9109;
        p_Result_93_3_reg_9119 <= {{in_r[111:96]}};
        p_Result_93_3_reg_9119_pp0_iter1_reg <= p_Result_93_3_reg_9119;
        p_Result_93_4_reg_9129 <= {{in_r[143:128]}};
        p_Result_93_4_reg_9129_pp0_iter1_reg <= p_Result_93_4_reg_9129;
        p_Result_93_5_reg_9139 <= {{in_r[175:160]}};
        p_Result_93_5_reg_9139_pp0_iter1_reg <= p_Result_93_5_reg_9139;
        p_Result_93_6_reg_9149 <= {{in_r[207:192]}};
        p_Result_93_6_reg_9149_pp0_iter1_reg <= p_Result_93_6_reg_9149;
        p_Result_93_7_reg_9159 <= {{in_r[239:224]}};
        p_Result_93_7_reg_9159_pp0_iter1_reg <= p_Result_93_7_reg_9159;
        p_Result_95_1_reg_9104 <= {{in_r[63:48]}};
        p_Result_95_1_reg_9104_pp0_iter1_reg <= p_Result_95_1_reg_9104;
        p_Result_95_2_reg_9114 <= {{in_r[95:80]}};
        p_Result_95_2_reg_9114_pp0_iter1_reg <= p_Result_95_2_reg_9114;
        p_Result_95_3_reg_9124 <= {{in_r[127:112]}};
        p_Result_95_3_reg_9124_pp0_iter1_reg <= p_Result_95_3_reg_9124;
        p_Result_95_4_reg_9134 <= {{in_r[159:144]}};
        p_Result_95_4_reg_9134_pp0_iter1_reg <= p_Result_95_4_reg_9134;
        p_Result_95_5_reg_9144 <= {{in_r[191:176]}};
        p_Result_95_5_reg_9144_pp0_iter1_reg <= p_Result_95_5_reg_9144;
        p_Result_95_6_reg_9154 <= {{in_r[223:208]}};
        p_Result_95_6_reg_9154_pp0_iter1_reg <= p_Result_95_6_reg_9154;
        p_Result_95_7_reg_9164 <= {{in_r[255:240]}};
        p_Result_95_7_reg_9164_pp0_iter1_reg <= p_Result_95_7_reg_9164;
        tmp_100_reg_9239 <= {{centers_q0[239:224]}};
        tmp_101_reg_9244 <= {{centers_q0[255:240]}};
        tmp_10_reg_9184 <= {{centers_q0[63:48]}};
        tmp_2_reg_9179 <= {{centers_q0[47:32]}};
        tmp_80_reg_9189 <= {{centers_q0[79:64]}};
        tmp_81_reg_9194 <= {{centers_q0[95:80]}};
        tmp_84_reg_9199 <= {{centers_q0[111:96]}};
        tmp_85_reg_9204 <= {{centers_q0[127:112]}};
        tmp_88_reg_9209 <= {{centers_q0[143:128]}};
        tmp_89_reg_9214 <= {{centers_q0[159:144]}};
        tmp_92_reg_9219 <= {{centers_q0[175:160]}};
        tmp_93_reg_9224 <= {{centers_q0[191:176]}};
        tmp_96_reg_9229 <= {{centers_q0[207:192]}};
        tmp_97_reg_9234 <= {{centers_q0[223:208]}};
        tmp_s_reg_9174 <= {{centers_q0[31:16]}};
        trunc_ln674_1_reg_9089 <= trunc_ln674_1_fu_343_p1;
        trunc_ln674_1_reg_9089_pp0_iter1_reg <= trunc_ln674_1_reg_9089;
        trunc_ln737_reg_9169 <= trunc_ln737_fu_574_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln1246_12_reg_9591 <= grp_fu_8794_p3;
        sub_ln1246_16_reg_9617 <= grp_fu_8812_p3;
        sub_ln1246_20_reg_9643 <= grp_fu_8830_p3;
        sub_ln1246_24_reg_9669 <= grp_fu_8848_p3;
        sub_ln1246_28_reg_9695 <= grp_fu_8866_p3;
        sub_ln1246_4_reg_9539 <= grp_fu_8758_p3;
        sub_ln1246_8_reg_9565 <= grp_fu_8776_p3;
        sub_ln1246_reg_9513 <= grp_fu_8740_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to23 = 1'b1;
    end else begin
        ap_idle_pp0_0to23 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to23 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        centers_ce0 = 1'b1;
    end else begin
        centers_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8740_ce = 1'b1;
    end else begin
        grp_fu_8740_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8751_ce = 1'b1;
    end else begin
        grp_fu_8751_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8758_ce = 1'b1;
    end else begin
        grp_fu_8758_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8769_ce = 1'b1;
    end else begin
        grp_fu_8769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8776_ce = 1'b1;
    end else begin
        grp_fu_8776_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8787_ce = 1'b1;
    end else begin
        grp_fu_8787_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8794_ce = 1'b1;
    end else begin
        grp_fu_8794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8805_ce = 1'b1;
    end else begin
        grp_fu_8805_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8812_ce = 1'b1;
    end else begin
        grp_fu_8812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8823_ce = 1'b1;
    end else begin
        grp_fu_8823_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8830_ce = 1'b1;
    end else begin
        grp_fu_8830_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8841_ce = 1'b1;
    end else begin
        grp_fu_8841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8848_ce = 1'b1;
    end else begin
        grp_fu_8848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8859_ce = 1'b1;
    end else begin
        grp_fu_8859_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8866_ce = 1'b1;
    end else begin
        grp_fu_8866_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8877_ce = 1'b1;
    end else begin
        grp_fu_8877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8884_ce = 1'b1;
    end else begin
        grp_fu_8884_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8890_ce = 1'b1;
    end else begin
        grp_fu_8890_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8896_ce = 1'b1;
    end else begin
        grp_fu_8896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8902_ce = 1'b1;
    end else begin
        grp_fu_8902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8908_ce = 1'b1;
    end else begin
        grp_fu_8908_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8914_ce = 1'b1;
    end else begin
        grp_fu_8914_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8920_ce = 1'b1;
    end else begin
        grp_fu_8920_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8926_ce = 1'b1;
    end else begin
        grp_fu_8926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8932_ce = 1'b1;
    end else begin
        grp_fu_8932_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8938_ce = 1'b1;
    end else begin
        grp_fu_8938_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8944_ce = 1'b1;
    end else begin
        grp_fu_8944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8950_ce = 1'b1;
    end else begin
        grp_fu_8950_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8956_ce = 1'b1;
    end else begin
        grp_fu_8956_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8962_ce = 1'b1;
    end else begin
        grp_fu_8962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8968_ce = 1'b1;
    end else begin
        grp_fu_8968_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8974_ce = 1'b1;
    end else begin
        grp_fu_8974_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8980_ce = 1'b1;
    end else begin
        grp_fu_8980_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8986_ce = 1'b1;
    end else begin
        grp_fu_8986_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8993_ce = 1'b1;
    end else begin
        grp_fu_8993_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8999_ce = 1'b1;
    end else begin
        grp_fu_8999_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9006_ce = 1'b1;
    end else begin
        grp_fu_9006_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9012_ce = 1'b1;
    end else begin
        grp_fu_9012_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9019_ce = 1'b1;
    end else begin
        grp_fu_9019_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9025_ce = 1'b1;
    end else begin
        grp_fu_9025_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9032_ce = 1'b1;
    end else begin
        grp_fu_9032_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9038_ce = 1'b1;
    end else begin
        grp_fu_9038_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9045_ce = 1'b1;
    end else begin
        grp_fu_9045_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9051_ce = 1'b1;
    end else begin
        grp_fu_9051_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9058_ce = 1'b1;
    end else begin
        grp_fu_9058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9064_ce = 1'b1;
    end else begin
        grp_fu_9064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9071_ce = 1'b1;
    end else begin
        grp_fu_9071_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9077_ce = 1'b1;
    end else begin
        grp_fu_9077_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35))) begin
        grp_phase_sincos_LUT_fu_261_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_261_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_261_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp39))) begin
        grp_phase_sincos_LUT_fu_270_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_270_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_270_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp43))) begin
        grp_phase_sincos_LUT_fu_279_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_279_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_279_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_279_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47))) begin
        grp_phase_sincos_LUT_fu_288_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_288_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_288_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_288_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51))) begin
        grp_phase_sincos_LUT_fu_297_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_297_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_297_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_297_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55))) begin
        grp_phase_sincos_LUT_fu_306_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_306_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_306_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_306_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59))) begin
        grp_phase_sincos_LUT_fu_315_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_315_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_315_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_315_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63))) begin
        grp_phase_sincos_LUT_fu_324_ap_ce = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_324_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_phase_sincos_LUT_fu_324_ap_start = 1'b1;
    end else begin
        grp_phase_sincos_LUT_fu_324_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_10_fu_1835_p2 = ($signed(sext_ln712_32_fu_1828_p1) + $signed(sext_ln712_33_fu_1832_p1));

assign add_ln1245_12_fu_1932_p2 = ($signed(sext_ln712_38_fu_1925_p1) + $signed(sext_ln712_39_fu_1929_p1));

assign add_ln1245_14_fu_2029_p2 = ($signed(sext_ln712_44_fu_2022_p1) + $signed(sext_ln712_45_fu_2026_p1));

assign add_ln1245_2_fu_1447_p2 = ($signed(sext_ln712_8_fu_1440_p1) + $signed(sext_ln712_9_fu_1444_p1));

assign add_ln1245_4_fu_1544_p2 = ($signed(sext_ln712_14_fu_1537_p1) + $signed(sext_ln712_15_fu_1541_p1));

assign add_ln1245_6_fu_1641_p2 = ($signed(sext_ln712_20_fu_1634_p1) + $signed(sext_ln712_21_fu_1638_p1));

assign add_ln1245_8_fu_1738_p2 = ($signed(sext_ln712_26_fu_1731_p1) + $signed(sext_ln712_27_fu_1735_p1));

assign add_ln1245_fu_1350_p2 = ($signed(sext_ln712_3_fu_1343_p1) + $signed(sext_ln712_1_fu_1347_p1));

assign add_ln415_10_fu_5765_p2 = (trunc_ln717_s_fu_5740_p4 + zext_ln415_10_fu_5761_p1);

assign add_ln415_11_fu_5808_p2 = (trunc_ln717_10_fu_5783_p4 + zext_ln415_11_fu_5804_p1);

assign add_ln415_12_fu_1609_p2 = (trunc_ln717_11_fu_1571_p4 + zext_ln415_12_fu_1605_p1);

assign add_ln415_13_fu_2282_p2 = (trunc_ln717_12_fu_2244_p4 + zext_ln415_13_fu_2278_p1);

assign add_ln415_14_fu_5851_p2 = (trunc_ln717_13_fu_5826_p4 + zext_ln415_14_fu_5847_p1);

assign add_ln415_15_fu_5894_p2 = (trunc_ln717_14_fu_5869_p4 + zext_ln415_15_fu_5890_p1);

assign add_ln415_16_fu_1706_p2 = (trunc_ln717_15_fu_1668_p4 + zext_ln415_16_fu_1702_p1);

assign add_ln415_17_fu_2343_p2 = (trunc_ln717_16_fu_2305_p4 + zext_ln415_17_fu_2339_p1);

assign add_ln415_18_fu_5937_p2 = (trunc_ln717_17_fu_5912_p4 + zext_ln415_18_fu_5933_p1);

assign add_ln415_19_fu_5980_p2 = (trunc_ln717_18_fu_5955_p4 + zext_ln415_19_fu_5976_p1);

assign add_ln415_1_fu_2099_p2 = (trunc_ln717_1_fu_2061_p4 + zext_ln415_1_fu_2095_p1);

assign add_ln415_20_fu_1803_p2 = (trunc_ln717_19_fu_1765_p4 + zext_ln415_20_fu_1799_p1);

assign add_ln415_21_fu_2404_p2 = (trunc_ln717_20_fu_2366_p4 + zext_ln415_21_fu_2400_p1);

assign add_ln415_22_fu_6023_p2 = (trunc_ln717_21_fu_5998_p4 + zext_ln415_22_fu_6019_p1);

assign add_ln415_23_fu_6066_p2 = (trunc_ln717_22_fu_6041_p4 + zext_ln415_23_fu_6062_p1);

assign add_ln415_24_fu_1900_p2 = (trunc_ln717_23_fu_1862_p4 + zext_ln415_24_fu_1896_p1);

assign add_ln415_25_fu_2465_p2 = (trunc_ln717_24_fu_2427_p4 + zext_ln415_25_fu_2461_p1);

assign add_ln415_26_fu_6109_p2 = (trunc_ln717_25_fu_6084_p4 + zext_ln415_26_fu_6105_p1);

assign add_ln415_27_fu_6152_p2 = (trunc_ln717_26_fu_6127_p4 + zext_ln415_27_fu_6148_p1);

assign add_ln415_28_fu_1997_p2 = (trunc_ln717_27_fu_1959_p4 + zext_ln415_28_fu_1993_p1);

assign add_ln415_29_fu_2526_p2 = (trunc_ln717_28_fu_2488_p4 + zext_ln415_29_fu_2522_p1);

assign add_ln415_2_fu_5593_p2 = (trunc_ln717_2_fu_5568_p4 + zext_ln415_2_fu_5589_p1);

assign add_ln415_30_fu_6195_p2 = (trunc_ln717_29_fu_6170_p4 + zext_ln415_30_fu_6191_p1);

assign add_ln415_31_fu_6238_p2 = (trunc_ln717_30_fu_6213_p4 + zext_ln415_31_fu_6234_p1);

assign add_ln415_3_fu_5636_p2 = (trunc_ln717_3_fu_5611_p4 + zext_ln415_3_fu_5632_p1);

assign add_ln415_4_fu_1415_p2 = (trunc_ln717_4_fu_1377_p4 + zext_ln415_4_fu_1411_p1);

assign add_ln415_5_fu_2160_p2 = (trunc_ln717_5_fu_2122_p4 + zext_ln415_5_fu_2156_p1);

assign add_ln415_6_fu_5679_p2 = (trunc_ln717_6_fu_5654_p4 + zext_ln415_6_fu_5675_p1);

assign add_ln415_7_fu_5722_p2 = (trunc_ln717_7_fu_5697_p4 + zext_ln415_7_fu_5718_p1);

assign add_ln415_8_fu_1512_p2 = (trunc_ln717_8_fu_1474_p4 + zext_ln415_8_fu_1508_p1);

assign add_ln415_9_fu_2221_p2 = (trunc_ln717_9_fu_2183_p4 + zext_ln415_9_fu_2217_p1);

assign add_ln415_fu_1318_p2 = (trunc_ln2_fu_1280_p4 + zext_ln415_fu_1314_p1);

assign and_ln412_10_fu_5756_p2 = (tmp_109_fu_5749_p3 & icmp_ln412_4_reg_11253);

assign and_ln412_11_fu_5799_p2 = (tmp_116_fu_5792_p3 & icmp_ln412_5_reg_11258);

assign and_ln412_12_fu_1599_p2 = (tmp_124_fu_1587_p3 & or_ln412_3_fu_1594_p2);

assign and_ln412_13_fu_2272_p2 = (tmp_129_fu_2260_p3 & or_ln412_17_fu_2267_p2);

assign and_ln412_14_fu_5842_p2 = (tmp_134_fu_5835_p3 & icmp_ln412_6_reg_11263);

assign and_ln412_15_fu_5885_p2 = (tmp_141_fu_5878_p3 & icmp_ln412_7_reg_11268);

assign and_ln412_16_fu_1696_p2 = (tmp_149_fu_1684_p3 & or_ln412_4_fu_1691_p2);

assign and_ln412_17_fu_2333_p2 = (tmp_154_fu_2321_p3 & or_ln412_20_fu_2328_p2);

assign and_ln412_18_fu_5928_p2 = (tmp_159_fu_5921_p3 & icmp_ln412_8_reg_11273);

assign and_ln412_19_fu_5971_p2 = (tmp_166_fu_5964_p3 & icmp_ln412_9_reg_11278);

assign and_ln412_1_fu_2089_p2 = (tmp_21_fu_2077_p3 & or_ln412_1_fu_2084_p2);

assign and_ln412_20_fu_1793_p2 = (tmp_174_fu_1781_p3 & or_ln412_5_fu_1788_p2);

assign and_ln412_21_fu_2394_p2 = (tmp_179_fu_2382_p3 & or_ln412_23_fu_2389_p2);

assign and_ln412_22_fu_6014_p2 = (tmp_184_fu_6007_p3 & icmp_ln412_10_reg_11283);

assign and_ln412_23_fu_6057_p2 = (tmp_191_fu_6050_p3 & icmp_ln412_11_reg_11288);

assign and_ln412_24_fu_1890_p2 = (tmp_199_fu_1878_p3 & or_ln412_6_fu_1885_p2);

assign and_ln412_25_fu_2455_p2 = (tmp_204_fu_2443_p3 & or_ln412_26_fu_2450_p2);

assign and_ln412_26_fu_6100_p2 = (tmp_209_fu_6093_p3 & icmp_ln412_12_reg_11293);

assign and_ln412_27_fu_6143_p2 = (tmp_216_fu_6136_p3 & icmp_ln412_13_reg_11298);

assign and_ln412_28_fu_1987_p2 = (tmp_224_fu_1975_p3 & or_ln412_7_fu_1982_p2);

assign and_ln412_29_fu_2516_p2 = (tmp_229_fu_2504_p3 & or_ln412_29_fu_2511_p2);

assign and_ln412_2_fu_5584_p2 = (tmp_31_fu_5577_p3 & icmp_ln412_reg_11233);

assign and_ln412_30_fu_6186_p2 = (tmp_234_fu_6179_p3 & icmp_ln412_14_reg_11303);

assign and_ln412_31_fu_6229_p2 = (tmp_241_fu_6222_p3 & icmp_ln412_15_reg_11308);

assign and_ln412_3_fu_5627_p2 = (tmp_45_fu_5620_p3 & icmp_ln412_1_reg_11238);

assign and_ln412_4_fu_1405_p2 = (tmp_61_fu_1393_p3 & or_ln412_10_fu_1400_p2);

assign and_ln412_5_fu_2150_p2 = (tmp_67_fu_2138_p3 & or_ln412_11_fu_2145_p2);

assign and_ln412_6_fu_5670_p2 = (tmp_72_fu_5663_p3 & icmp_ln412_2_reg_11243);

assign and_ln412_7_fu_5713_p2 = (tmp_79_fu_5706_p3 & icmp_ln412_3_reg_11248);

assign and_ln412_8_fu_1502_p2 = (tmp_95_fu_1490_p3 & or_ln412_2_fu_1497_p2);

assign and_ln412_9_fu_2211_p2 = (tmp_104_fu_2199_p3 & or_ln412_14_fu_2206_p2);

assign and_ln412_fu_1308_p2 = (tmp_11_fu_1296_p3 & or_ln412_fu_1303_p2);

assign and_ln416_10_fu_7060_p2 = (xor_ln416_14_fu_7055_p2 & tmp_110_fu_7048_p3);

assign and_ln416_11_fu_7198_p2 = (xor_ln416_15_fu_7193_p2 & tmp_117_fu_7186_p3);

assign and_ln416_12_fu_2876_p2 = (xor_ln416_16_fu_2871_p2 & tmp_125_reg_9611_pp0_iter12_reg);

assign and_ln416_13_fu_3733_p2 = (xor_ln416_17_fu_3728_p2 & tmp_130_reg_10011_pp0_iter13_reg);

assign and_ln416_14_fu_7336_p2 = (xor_ln416_18_fu_7331_p2 & tmp_135_fu_7324_p3);

assign and_ln416_15_fu_7474_p2 = (xor_ln416_19_fu_7469_p2 & tmp_142_fu_7462_p3);

assign and_ln416_16_fu_2985_p2 = (xor_ln416_4_fu_2980_p2 & tmp_150_reg_9637_pp0_iter12_reg);

assign and_ln416_17_fu_3837_p2 = (xor_ln416_20_fu_3832_p2 & tmp_155_reg_10055_pp0_iter13_reg);

assign and_ln416_18_fu_7612_p2 = (xor_ln416_21_fu_7607_p2 & tmp_160_fu_7600_p3);

assign and_ln416_19_fu_7750_p2 = (xor_ln416_22_fu_7745_p2 & tmp_167_fu_7738_p3);

assign and_ln416_1_fu_3421_p2 = (xor_ln416_1_fu_3416_p2 & tmp_23_reg_9879_pp0_iter13_reg);

assign and_ln416_20_fu_3094_p2 = (xor_ln416_5_fu_3089_p2 & tmp_175_reg_9663_pp0_iter12_reg);

assign and_ln416_21_fu_3941_p2 = (xor_ln416_23_fu_3936_p2 & tmp_180_reg_10099_pp0_iter13_reg);

assign and_ln416_22_fu_7888_p2 = (xor_ln416_24_fu_7883_p2 & tmp_185_fu_7876_p3);

assign and_ln416_23_fu_8026_p2 = (xor_ln416_25_fu_8021_p2 & tmp_192_fu_8014_p3);

assign and_ln416_24_fu_3203_p2 = (xor_ln416_6_fu_3198_p2 & tmp_200_reg_9689_pp0_iter12_reg);

assign and_ln416_25_fu_4045_p2 = (xor_ln416_26_fu_4040_p2 & tmp_205_reg_10143_pp0_iter13_reg);

assign and_ln416_26_fu_8164_p2 = (xor_ln416_27_fu_8159_p2 & tmp_210_fu_8152_p3);

assign and_ln416_27_fu_8302_p2 = (xor_ln416_28_fu_8297_p2 & tmp_217_fu_8290_p3);

assign and_ln416_28_fu_3312_p2 = (xor_ln416_7_fu_3307_p2 & tmp_225_reg_9715_pp0_iter12_reg);

assign and_ln416_29_fu_4149_p2 = (xor_ln416_29_fu_4144_p2 & tmp_230_reg_10187_pp0_iter13_reg);

assign and_ln416_2_fu_6508_p2 = (xor_ln416_2_fu_6503_p2 & tmp_33_fu_6496_p3);

assign and_ln416_30_fu_8440_p2 = (xor_ln416_30_fu_8435_p2 & tmp_235_fu_8428_p3);

assign and_ln416_31_fu_8578_p2 = (xor_ln416_31_fu_8573_p2 & tmp_242_fu_8566_p3);

assign and_ln416_3_fu_6646_p2 = (xor_ln416_3_fu_6641_p2 & tmp_47_fu_6634_p3);

assign and_ln416_4_fu_2658_p2 = (xor_ln416_8_fu_2653_p2 & tmp_63_reg_9559_pp0_iter12_reg);

assign and_ln416_5_fu_3525_p2 = (xor_ln416_9_fu_3520_p2 & tmp_68_reg_9923_pp0_iter13_reg);

assign and_ln416_6_fu_6784_p2 = (xor_ln416_10_fu_6779_p2 & tmp_73_fu_6772_p3);

assign and_ln416_7_fu_6922_p2 = (xor_ln416_11_fu_6917_p2 & tmp_82_fu_6910_p3);

assign and_ln416_8_fu_2767_p2 = (xor_ln416_12_fu_2762_p2 & tmp_98_reg_9585_pp0_iter12_reg);

assign and_ln416_9_fu_3629_p2 = (xor_ln416_13_fu_3624_p2 & tmp_105_reg_9967_pp0_iter13_reg);

assign and_ln416_fu_2549_p2 = (xor_ln416_fu_2544_p2 & tmp_13_reg_9533_pp0_iter12_reg);

assign and_ln789_10_fu_7230_p2 = (xor_ln789_5_fu_7224_p2 & tmp_119_fu_7204_p3);

assign and_ln789_11_fu_7506_p2 = (xor_ln789_7_fu_7500_p2 & tmp_144_fu_7480_p3);

assign and_ln789_12_fu_7782_p2 = (xor_ln789_9_fu_7776_p2 & tmp_169_fu_7756_p3);

assign and_ln789_13_fu_8058_p2 = (xor_ln789_11_fu_8052_p2 & tmp_194_fu_8032_p3);

assign and_ln789_14_fu_8334_p2 = (xor_ln789_13_fu_8328_p2 & tmp_219_fu_8308_p3);

assign and_ln789_15_fu_8610_p2 = (xor_ln789_15_fu_8604_p2 & tmp_244_fu_8584_p3);

assign and_ln789_1_fu_6678_p2 = (xor_ln789_1_fu_6672_p2 & tmp_51_fu_6652_p3);

assign and_ln789_2_fu_7092_p2 = (xor_ln789_4_fu_7086_p2 & tmp_112_fu_7066_p3);

assign and_ln789_3_fu_7368_p2 = (xor_ln789_6_fu_7362_p2 & tmp_137_fu_7342_p3);

assign and_ln789_4_fu_7644_p2 = (xor_ln789_8_fu_7638_p2 & tmp_162_fu_7618_p3);

assign and_ln789_5_fu_7920_p2 = (xor_ln789_10_fu_7914_p2 & tmp_187_fu_7894_p3);

assign and_ln789_6_fu_8196_p2 = (xor_ln789_12_fu_8190_p2 & tmp_212_fu_8170_p3);

assign and_ln789_7_fu_8472_p2 = (xor_ln789_14_fu_8466_p2 & tmp_237_fu_8446_p3);

assign and_ln789_8_fu_6816_p2 = (xor_ln789_2_fu_6810_p2 & tmp_75_fu_6790_p3);

assign and_ln789_9_fu_6954_p2 = (xor_ln789_3_fu_6948_p2 & tmp_86_fu_6928_p3);

assign and_ln789_fu_6540_p2 = (xor_ln789_fu_6534_p2 & tmp_37_fu_6514_p3);

assign and_ln790_10_fu_7243_p2 = (icmp_ln1049_5_reg_11670 & and_ln416_11_fu_7198_p2);

assign and_ln790_11_fu_7519_p2 = (icmp_ln1049_7_reg_11704 & and_ln416_15_fu_7474_p2);

assign and_ln790_12_fu_7795_p2 = (icmp_ln1049_9_reg_11738 & and_ln416_19_fu_7750_p2);

assign and_ln790_13_fu_8071_p2 = (icmp_ln1049_11_reg_11772 & and_ln416_23_fu_8026_p2);

assign and_ln790_14_fu_8347_p2 = (icmp_ln1049_13_reg_11806 & and_ln416_27_fu_8302_p2);

assign and_ln790_15_fu_8623_p2 = (icmp_ln1049_15_reg_11840 & and_ln416_31_fu_8578_p2);

assign and_ln790_1_fu_6691_p2 = (icmp_ln1049_1_reg_11602 & and_ln416_3_fu_6646_p2);

assign and_ln790_2_fu_7105_p2 = (icmp_ln1049_4_reg_11653 & and_ln416_10_fu_7060_p2);

assign and_ln790_3_fu_7381_p2 = (icmp_ln1049_6_reg_11687 & and_ln416_14_fu_7336_p2);

assign and_ln790_4_fu_7657_p2 = (icmp_ln1049_8_reg_11721 & and_ln416_18_fu_7612_p2);

assign and_ln790_5_fu_7933_p2 = (icmp_ln1049_10_reg_11755 & and_ln416_22_fu_7888_p2);

assign and_ln790_6_fu_8209_p2 = (icmp_ln1049_12_reg_11789 & and_ln416_26_fu_8164_p2);

assign and_ln790_7_fu_8485_p2 = (icmp_ln1049_14_reg_11823 & and_ln416_30_fu_8440_p2);

assign and_ln790_8_fu_6829_p2 = (icmp_ln1049_2_reg_11619 & and_ln416_6_fu_6784_p2);

assign and_ln790_9_fu_6967_p2 = (icmp_ln1049_3_reg_11636 & and_ln416_7_fu_6922_p2);

assign and_ln790_fu_6553_p2 = (icmp_ln1049_reg_11585 & and_ln416_2_fu_6508_p2);

assign and_ln794_10_fu_7132_p2 = (xor_ln794_16_fu_7127_p2 & or_ln794_14_fu_7122_p2);

assign and_ln794_11_fu_7270_p2 = (xor_ln794_18_fu_7265_p2 & or_ln794_15_fu_7260_p2);

assign and_ln794_12_fu_2921_p2 = (xor_ln780_6_fu_2881_p2 & or_ln794_16_fu_2916_p2);

assign and_ln794_13_fu_3778_p2 = (xor_ln780_7_fu_3738_p2 & or_ln794_17_fu_3773_p2);

assign and_ln794_14_fu_7408_p2 = (xor_ln794_21_fu_7403_p2 & or_ln794_18_fu_7398_p2);

assign and_ln794_15_fu_7546_p2 = (xor_ln794_23_fu_7541_p2 & or_ln794_19_fu_7536_p2);

assign and_ln794_16_fu_3030_p2 = (xor_ln780_8_fu_2990_p2 & or_ln794_4_fu_3025_p2);

assign and_ln794_17_fu_3882_p2 = (xor_ln780_9_fu_3842_p2 & or_ln794_20_fu_3877_p2);

assign and_ln794_18_fu_7684_p2 = (xor_ln794_27_fu_7679_p2 & or_ln794_21_fu_7674_p2);

assign and_ln794_19_fu_7822_p2 = (xor_ln794_29_fu_7817_p2 & or_ln794_22_fu_7812_p2);

assign and_ln794_1_fu_3466_p2 = (xor_ln780_1_fu_3426_p2 & or_ln794_1_fu_3461_p2);

assign and_ln794_20_fu_3139_p2 = (xor_ln780_10_fu_3099_p2 & or_ln794_5_fu_3134_p2);

assign and_ln794_21_fu_3986_p2 = (xor_ln780_11_fu_3946_p2 & or_ln794_23_fu_3981_p2);

assign and_ln794_22_fu_7960_p2 = (xor_ln794_33_fu_7955_p2 & or_ln794_24_fu_7950_p2);

assign and_ln794_23_fu_8098_p2 = (xor_ln794_35_fu_8093_p2 & or_ln794_25_fu_8088_p2);

assign and_ln794_24_fu_3248_p2 = (xor_ln780_12_fu_3208_p2 & or_ln794_6_fu_3243_p2);

assign and_ln794_25_fu_4090_p2 = (xor_ln780_13_fu_4050_p2 & or_ln794_26_fu_4085_p2);

assign and_ln794_26_fu_8236_p2 = (xor_ln794_39_fu_8231_p2 & or_ln794_27_fu_8226_p2);

assign and_ln794_27_fu_8374_p2 = (xor_ln794_41_fu_8369_p2 & or_ln794_28_fu_8364_p2);

assign and_ln794_28_fu_3357_p2 = (xor_ln780_14_fu_3317_p2 & or_ln794_7_fu_3352_p2);

assign and_ln794_29_fu_4194_p2 = (xor_ln780_15_fu_4154_p2 & or_ln794_29_fu_4189_p2);

assign and_ln794_2_fu_6580_p2 = (xor_ln794_6_fu_6575_p2 & or_ln794_2_fu_6570_p2);

assign and_ln794_30_fu_8512_p2 = (xor_ln794_45_fu_8507_p2 & or_ln794_30_fu_8502_p2);

assign and_ln794_31_fu_8650_p2 = (xor_ln794_47_fu_8645_p2 & or_ln794_31_fu_8640_p2);

assign and_ln794_3_fu_6718_p2 = (xor_ln794_8_fu_6713_p2 & or_ln794_3_fu_6708_p2);

assign and_ln794_4_fu_2703_p2 = (xor_ln780_2_fu_2663_p2 & or_ln794_8_fu_2698_p2);

assign and_ln794_5_fu_3570_p2 = (xor_ln780_3_fu_3530_p2 & or_ln794_9_fu_3565_p2);

assign and_ln794_6_fu_6856_p2 = (xor_ln794_11_fu_6851_p2 & or_ln794_10_fu_6846_p2);

assign and_ln794_7_fu_6994_p2 = (xor_ln794_13_fu_6989_p2 & or_ln794_11_fu_6984_p2);

assign and_ln794_8_fu_2812_p2 = (xor_ln780_4_fu_2772_p2 & or_ln794_12_fu_2807_p2);

assign and_ln794_9_fu_3674_p2 = (xor_ln780_5_fu_3634_p2 & or_ln794_13_fu_3669_p2);

assign and_ln794_fu_2594_p2 = (xor_ln780_fu_2554_p2 & or_ln794_fu_2589_p2);

assign and_ln795_10_fu_7000_p2 = (tmp_83_reg_11369_pp0_iter23_reg & select_ln789_7_fu_6960_p3);

assign and_ln795_11_fu_2818_p2 = (tmp_99_reg_9934_pp0_iter12_reg & select_ln789_8_fu_2784_p3);

assign and_ln795_12_fu_3680_p2 = (tmp_106_reg_10249_pp0_iter13_reg & select_ln789_9_fu_3646_p3);

assign and_ln795_13_fu_7138_p2 = (tmp_111_reg_11386_pp0_iter23_reg & select_ln789_10_fu_7098_p3);

assign and_ln795_14_fu_7276_p2 = (tmp_118_reg_11403_pp0_iter23_reg & select_ln789_11_fu_7236_p3);

assign and_ln795_15_fu_3784_p2 = (tmp_131_reg_10272_pp0_iter13_reg & select_ln789_13_fu_3750_p3);

assign and_ln795_16_fu_7414_p2 = (tmp_136_reg_11420_pp0_iter23_reg & select_ln789_14_fu_7374_p3);

assign and_ln795_17_fu_7552_p2 = (tmp_143_reg_11437_pp0_iter23_reg & select_ln789_15_fu_7512_p3);

assign and_ln795_18_fu_3036_p2 = (tmp_151_reg_10022_pp0_iter12_reg & select_ln789_16_fu_3002_p3);

assign and_ln795_19_fu_3888_p2 = (tmp_156_reg_10295_pp0_iter13_reg & select_ln789_17_fu_3854_p3);

assign and_ln795_1_fu_2709_p2 = (tmp_64_reg_9890_pp0_iter12_reg & select_ln789_4_fu_2675_p3);

assign and_ln795_20_fu_7690_p2 = (tmp_161_reg_11454_pp0_iter23_reg & select_ln789_18_fu_7650_p3);

assign and_ln795_21_fu_7828_p2 = (tmp_168_reg_11471_pp0_iter23_reg & select_ln789_19_fu_7788_p3);

assign and_ln795_22_fu_3992_p2 = (tmp_181_reg_10318_pp0_iter13_reg & select_ln789_21_fu_3958_p3);

assign and_ln795_23_fu_7966_p2 = (tmp_186_reg_11488_pp0_iter23_reg & select_ln789_22_fu_7926_p3);

assign and_ln795_24_fu_8104_p2 = (tmp_193_reg_11505_pp0_iter23_reg & select_ln789_23_fu_8064_p3);

assign and_ln795_25_fu_3254_p2 = (tmp_201_reg_10110_pp0_iter12_reg & select_ln789_24_fu_3220_p3);

assign and_ln795_26_fu_4096_p2 = (tmp_206_reg_10341_pp0_iter13_reg & select_ln789_25_fu_4062_p3);

assign and_ln795_27_fu_8242_p2 = (tmp_211_reg_11522_pp0_iter23_reg & select_ln789_26_fu_8202_p3);

assign and_ln795_28_fu_8380_p2 = (tmp_218_reg_11539_pp0_iter23_reg & select_ln789_27_fu_8340_p3);

assign and_ln795_29_fu_4200_p2 = (tmp_231_reg_10364_pp0_iter13_reg & select_ln789_29_fu_4166_p3);

assign and_ln795_2_fu_3472_p2 = (tmp_25_reg_10203_pp0_iter13_reg & select_ln789_1_fu_3438_p3);

assign and_ln795_30_fu_8518_p2 = (tmp_236_reg_11556_pp0_iter23_reg & select_ln789_30_fu_8478_p3);

assign and_ln795_31_fu_8656_p2 = (tmp_243_reg_11573_pp0_iter23_reg & select_ln789_31_fu_8616_p3);

assign and_ln795_3_fu_2927_p2 = (tmp_126_reg_9978_pp0_iter12_reg & select_ln789_12_fu_2893_p3);

assign and_ln795_4_fu_6586_p2 = (tmp_35_reg_11318_pp0_iter23_reg & select_ln789_2_fu_6546_p3);

assign and_ln795_5_fu_3145_p2 = (tmp_176_reg_10066_pp0_iter12_reg & select_ln789_20_fu_3111_p3);

assign and_ln795_6_fu_6724_p2 = (tmp_49_reg_11335_pp0_iter23_reg & select_ln789_3_fu_6684_p3);

assign and_ln795_7_fu_3363_p2 = (tmp_226_reg_10154_pp0_iter12_reg & select_ln789_28_fu_3329_p3);

assign and_ln795_8_fu_3576_p2 = (tmp_69_reg_10226_pp0_iter13_reg & select_ln789_5_fu_3542_p3);

assign and_ln795_9_fu_6862_p2 = (tmp_74_reg_11352_pp0_iter23_reg & select_ln789_6_fu_6822_p3);

assign and_ln795_fu_2600_p2 = (tmp_15_reg_9846_pp0_iter12_reg & select_ln789_fu_2566_p3);

assign and_ln797_10_fu_3592_p2 = (or_ln797_5_fu_3587_p2 & or_ln790_9_fu_3554_p2);

assign and_ln797_11_fu_3598_p2 = (tmp_65_reg_9910_pp0_iter13_reg & and_ln797_10_fu_3592_p2);

assign and_ln797_12_fu_6878_p2 = (xor_ln790_10_fu_6834_p2 & or_ln797_6_fu_6873_p2);

assign and_ln797_13_fu_6884_p2 = (tmp_70_reg_10909_pp0_iter23_reg & and_ln797_12_fu_6878_p2);

assign and_ln797_14_fu_7016_p2 = (xor_ln790_11_fu_6972_p2 & or_ln797_7_fu_7011_p2);

assign and_ln797_15_fu_7022_p2 = (tmp_77_reg_10933_pp0_iter23_reg & and_ln797_14_fu_7016_p2);

assign and_ln797_16_fu_2834_p2 = (or_ln797_8_fu_2829_p2 & or_ln790_2_fu_2796_p2);

assign and_ln797_17_fu_2840_p2 = (tmp_91_reg_9572_pp0_iter12_reg & and_ln797_16_fu_2834_p2);

assign and_ln797_18_fu_3696_p2 = (or_ln797_9_fu_3691_p2 & or_ln790_10_fu_3658_p2);

assign and_ln797_19_fu_3702_p2 = (tmp_102_reg_9954_pp0_iter13_reg & and_ln797_18_fu_3696_p2);

assign and_ln797_1_fu_2622_p2 = (tmp_6_reg_9520_pp0_iter12_reg & and_ln797_fu_2616_p2);

assign and_ln797_20_fu_7154_p2 = (xor_ln790_14_fu_7110_p2 & or_ln797_10_fu_7149_p2);

assign and_ln797_21_fu_7160_p2 = (tmp_107_reg_10957_pp0_iter23_reg & and_ln797_20_fu_7154_p2);

assign and_ln797_22_fu_7292_p2 = (xor_ln790_15_fu_7248_p2 & or_ln797_11_fu_7287_p2);

assign and_ln797_23_fu_7298_p2 = (tmp_114_reg_10981_pp0_iter23_reg & and_ln797_22_fu_7292_p2);

assign and_ln797_24_fu_2943_p2 = (or_ln797_12_fu_2938_p2 & or_ln790_3_fu_2905_p2);

assign and_ln797_25_fu_2949_p2 = (tmp_122_reg_9598_pp0_iter12_reg & and_ln797_24_fu_2943_p2);

assign and_ln797_26_fu_3800_p2 = (or_ln797_13_fu_3795_p2 & or_ln790_11_fu_3762_p2);

assign and_ln797_27_fu_3806_p2 = (tmp_127_reg_9998_pp0_iter13_reg & and_ln797_26_fu_3800_p2);

assign and_ln797_28_fu_7430_p2 = (xor_ln790_18_fu_7386_p2 & or_ln797_14_fu_7425_p2);

assign and_ln797_29_fu_7436_p2 = (tmp_132_reg_11005_pp0_iter23_reg & and_ln797_28_fu_7430_p2);

assign and_ln797_2_fu_3488_p2 = (or_ln797_fu_3483_p2 & or_ln790_1_fu_3450_p2);

assign and_ln797_30_fu_7568_p2 = (xor_ln790_19_fu_7524_p2 & or_ln797_15_fu_7563_p2);

assign and_ln797_31_fu_7574_p2 = (tmp_139_reg_11029_pp0_iter23_reg & and_ln797_30_fu_7568_p2);

assign and_ln797_32_fu_3052_p2 = (or_ln797_16_fu_3047_p2 & or_ln790_4_fu_3014_p2);

assign and_ln797_33_fu_3058_p2 = (tmp_147_reg_9624_pp0_iter12_reg & and_ln797_32_fu_3052_p2);

assign and_ln797_34_fu_3904_p2 = (or_ln797_17_fu_3899_p2 & or_ln790_12_fu_3866_p2);

assign and_ln797_35_fu_3910_p2 = (tmp_152_reg_10042_pp0_iter13_reg & and_ln797_34_fu_3904_p2);

assign and_ln797_36_fu_7706_p2 = (xor_ln790_21_fu_7662_p2 & or_ln797_18_fu_7701_p2);

assign and_ln797_37_fu_7712_p2 = (tmp_157_reg_11053_pp0_iter23_reg & and_ln797_36_fu_7706_p2);

assign and_ln797_38_fu_7844_p2 = (xor_ln790_22_fu_7800_p2 & or_ln797_19_fu_7839_p2);

assign and_ln797_39_fu_7850_p2 = (tmp_164_reg_11077_pp0_iter23_reg & and_ln797_38_fu_7844_p2);

assign and_ln797_3_fu_3494_p2 = (tmp_17_reg_9866_pp0_iter13_reg & and_ln797_2_fu_3488_p2);

assign and_ln797_40_fu_3161_p2 = (or_ln797_20_fu_3156_p2 & or_ln790_5_fu_3123_p2);

assign and_ln797_41_fu_3167_p2 = (tmp_172_reg_9650_pp0_iter12_reg & and_ln797_40_fu_3161_p2);

assign and_ln797_42_fu_4008_p2 = (or_ln797_21_fu_4003_p2 & or_ln790_13_fu_3970_p2);

assign and_ln797_43_fu_4014_p2 = (tmp_177_reg_10086_pp0_iter13_reg & and_ln797_42_fu_4008_p2);

assign and_ln797_44_fu_7982_p2 = (xor_ln790_24_fu_7938_p2 & or_ln797_22_fu_7977_p2);

assign and_ln797_45_fu_7988_p2 = (tmp_182_reg_11101_pp0_iter23_reg & and_ln797_44_fu_7982_p2);

assign and_ln797_46_fu_8120_p2 = (xor_ln790_25_fu_8076_p2 & or_ln797_23_fu_8115_p2);

assign and_ln797_47_fu_8126_p2 = (tmp_189_reg_11125_pp0_iter23_reg & and_ln797_46_fu_8120_p2);

assign and_ln797_48_fu_3270_p2 = (or_ln797_24_fu_3265_p2 & or_ln790_6_fu_3232_p2);

assign and_ln797_49_fu_3276_p2 = (tmp_197_reg_9676_pp0_iter12_reg & and_ln797_48_fu_3270_p2);

assign and_ln797_4_fu_6602_p2 = (xor_ln790_2_fu_6558_p2 & or_ln797_2_fu_6597_p2);

assign and_ln797_50_fu_4112_p2 = (or_ln797_25_fu_4107_p2 & or_ln790_14_fu_4074_p2);

assign and_ln797_51_fu_4118_p2 = (tmp_202_reg_10130_pp0_iter13_reg & and_ln797_50_fu_4112_p2);

assign and_ln797_52_fu_8258_p2 = (xor_ln790_27_fu_8214_p2 & or_ln797_26_fu_8253_p2);

assign and_ln797_53_fu_8264_p2 = (tmp_207_reg_11149_pp0_iter23_reg & and_ln797_52_fu_8258_p2);

assign and_ln797_54_fu_8396_p2 = (xor_ln790_28_fu_8352_p2 & or_ln797_27_fu_8391_p2);

assign and_ln797_55_fu_8402_p2 = (tmp_214_reg_11173_pp0_iter23_reg & and_ln797_54_fu_8396_p2);

assign and_ln797_56_fu_3379_p2 = (or_ln797_28_fu_3374_p2 & or_ln790_7_fu_3341_p2);

assign and_ln797_57_fu_3385_p2 = (tmp_222_reg_9702_pp0_iter12_reg & and_ln797_56_fu_3379_p2);

assign and_ln797_58_fu_4216_p2 = (or_ln797_29_fu_4211_p2 & or_ln790_15_fu_4178_p2);

assign and_ln797_59_fu_4222_p2 = (tmp_227_reg_10174_pp0_iter13_reg & and_ln797_58_fu_4216_p2);

assign and_ln797_5_fu_6608_p2 = (tmp_27_reg_10861_pp0_iter23_reg & and_ln797_4_fu_6602_p2);

assign and_ln797_60_fu_8534_p2 = (xor_ln790_30_fu_8490_p2 & or_ln797_30_fu_8529_p2);

assign and_ln797_61_fu_8540_p2 = (tmp_232_reg_11197_pp0_iter23_reg & and_ln797_60_fu_8534_p2);

assign and_ln797_62_fu_8672_p2 = (xor_ln790_31_fu_8628_p2 & or_ln797_31_fu_8667_p2);

assign and_ln797_63_fu_8678_p2 = (tmp_239_reg_11221_pp0_iter23_reg & and_ln797_62_fu_8672_p2);

assign and_ln797_6_fu_6740_p2 = (xor_ln790_3_fu_6696_p2 & or_ln797_3_fu_6735_p2);

assign and_ln797_7_fu_6746_p2 = (tmp_41_reg_10885_pp0_iter23_reg & and_ln797_6_fu_6740_p2);

assign and_ln797_8_fu_2725_p2 = (or_ln797_4_fu_2720_p2 & or_ln790_8_fu_2687_p2);

assign and_ln797_9_fu_2731_p2 = (tmp_57_reg_9546_pp0_iter12_reg & and_ln797_8_fu_2725_p2);

assign and_ln797_fu_2616_p2 = (or_ln797_1_fu_2611_p2 & or_ln790_fu_2578_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp39 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp43 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp47 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp51 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp55 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp59 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp63 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call1038 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call1243 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call1448 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call423 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call628 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call833 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{{{{{{{{{{select_ln384_63_fu_8697_p3}, {select_ln384_61_fu_8559_p3}}, {select_ln384_56_fu_8421_p3}}, {select_ln384_54_fu_8283_p3}}, {select_ln384_48_fu_8145_p3}}, {select_ln384_46_fu_8007_p3}}, {select_ln384_40_fu_7869_p3}}, {select_ln384_38_fu_7731_p3}}, {select_ln384_32_fu_7593_p3}}, {select_ln384_30_fu_7455_p3}}, {select_ln384_25_fu_7317_p3}}, {select_ln384_23_fu_7179_p3}}, {select_ln384_18_fu_7041_p3}}, {select_ln384_16_fu_6903_p3}}, {select_ln384_11_fu_6765_p3}}, {select_ln384_9_fu_6627_p3}};

assign centers_address0 = zext_ln573_fu_333_p1;

assign grp_fu_8740_p1 = zext_ln1171_fu_923_p1;

assign grp_fu_8751_p0 = zext_ln1171_fu_923_p1;

assign grp_fu_8758_p1 = zext_ln1171_1_fu_932_p1;

assign grp_fu_8769_p0 = zext_ln1171_1_fu_932_p1;

assign grp_fu_8776_p1 = zext_ln1171_2_fu_941_p1;

assign grp_fu_8787_p0 = zext_ln1171_2_fu_941_p1;

assign grp_fu_8794_p1 = zext_ln1171_3_fu_950_p1;

assign grp_fu_8805_p0 = zext_ln1171_3_fu_950_p1;

assign grp_fu_8812_p1 = zext_ln1171_4_fu_959_p1;

assign grp_fu_8823_p0 = zext_ln1171_4_fu_959_p1;

assign grp_fu_8830_p1 = zext_ln1171_5_fu_968_p1;

assign grp_fu_8841_p0 = zext_ln1171_5_fu_968_p1;

assign grp_fu_8848_p1 = zext_ln1171_6_fu_977_p1;

assign grp_fu_8859_p0 = zext_ln1171_6_fu_977_p1;

assign grp_fu_8866_p1 = zext_ln1171_7_fu_986_p1;

assign grp_fu_8877_p0 = zext_ln1171_7_fu_986_p1;

assign grp_fu_8884_p1 = sext_ln1169_2_fu_4248_p1;

assign grp_fu_8890_p1 = sext_ln1169_2_fu_4248_p1;

assign grp_fu_8896_p1 = sext_ln1169_6_fu_4257_p1;

assign grp_fu_8902_p1 = sext_ln1169_6_fu_4257_p1;

assign grp_fu_8908_p1 = sext_ln1169_10_fu_4266_p1;

assign grp_fu_8914_p1 = sext_ln1169_10_fu_4266_p1;

assign grp_fu_8920_p1 = sext_ln1169_14_fu_4275_p1;

assign grp_fu_8926_p1 = sext_ln1169_14_fu_4275_p1;

assign grp_fu_8932_p1 = sext_ln1169_18_fu_4284_p1;

assign grp_fu_8938_p1 = sext_ln1169_18_fu_4284_p1;

assign grp_fu_8944_p1 = sext_ln1169_22_fu_4293_p1;

assign grp_fu_8950_p1 = sext_ln1169_22_fu_4293_p1;

assign grp_fu_8956_p1 = sext_ln1169_26_fu_4302_p1;

assign grp_fu_8962_p1 = sext_ln1169_26_fu_4302_p1;

assign grp_fu_8968_p1 = sext_ln1169_30_fu_4311_p1;

assign grp_fu_8974_p1 = sext_ln1169_30_fu_4311_p1;

assign grp_fu_8980_p0 = sext_ln1171_1_reg_10509_pp0_iter16_reg;

assign grp_fu_8980_p1 = sext_ln1169_3_fu_4320_p1;

assign grp_fu_8986_p0 = sext_ln1171_reg_10503_pp0_iter16_reg;

assign grp_fu_8986_p1 = sext_ln1169_3_fu_4320_p1;

assign grp_fu_8993_p0 = sext_ln1171_8_reg_10527_pp0_iter16_reg;

assign grp_fu_8993_p1 = sext_ln1169_7_fu_4323_p1;

assign grp_fu_8999_p0 = sext_ln1171_2_reg_10521_pp0_iter16_reg;

assign grp_fu_8999_p1 = sext_ln1169_7_fu_4323_p1;

assign grp_fu_9006_p0 = sext_ln1171_10_reg_10545_pp0_iter16_reg;

assign grp_fu_9006_p1 = sext_ln1169_11_fu_4326_p1;

assign grp_fu_9012_p0 = sext_ln1171_9_reg_10539_pp0_iter16_reg;

assign grp_fu_9012_p1 = sext_ln1169_11_fu_4326_p1;

assign grp_fu_9019_p0 = sext_ln1171_12_reg_10563_pp0_iter16_reg;

assign grp_fu_9019_p1 = sext_ln1169_15_fu_4329_p1;

assign grp_fu_9025_p0 = sext_ln1171_11_reg_10557_pp0_iter16_reg;

assign grp_fu_9025_p1 = sext_ln1169_15_fu_4329_p1;

assign grp_fu_9032_p0 = sext_ln1171_14_reg_10581_pp0_iter16_reg;

assign grp_fu_9032_p1 = sext_ln1169_19_fu_4332_p1;

assign grp_fu_9038_p0 = sext_ln1171_13_reg_10575_pp0_iter16_reg;

assign grp_fu_9038_p1 = sext_ln1169_19_fu_4332_p1;

assign grp_fu_9045_p0 = sext_ln1171_16_reg_10599_pp0_iter16_reg;

assign grp_fu_9045_p1 = sext_ln1169_23_fu_4335_p1;

assign grp_fu_9051_p0 = sext_ln1171_15_reg_10593_pp0_iter16_reg;

assign grp_fu_9051_p1 = sext_ln1169_23_fu_4335_p1;

assign grp_fu_9058_p0 = sext_ln1171_18_reg_10617_pp0_iter16_reg;

assign grp_fu_9058_p1 = sext_ln1169_27_fu_4338_p1;

assign grp_fu_9064_p0 = sext_ln1171_17_reg_10611_pp0_iter16_reg;

assign grp_fu_9064_p1 = sext_ln1169_27_fu_4338_p1;

assign grp_fu_9071_p0 = sext_ln1171_20_reg_10635_pp0_iter16_reg;

assign grp_fu_9071_p1 = sext_ln1169_31_fu_4341_p1;

assign grp_fu_9077_p0 = sext_ln1171_19_reg_10629_pp0_iter16_reg;

assign grp_fu_9077_p1 = sext_ln1169_31_fu_4341_p1;

assign grp_phase_sincos_LUT_fu_261_acc = accg[20:0];

assign grp_phase_sincos_LUT_fu_270_acc = {{accg[41:21]}};

assign grp_phase_sincos_LUT_fu_279_acc = {{accg[62:42]}};

assign grp_phase_sincos_LUT_fu_288_acc = {{accg[83:63]}};

assign grp_phase_sincos_LUT_fu_297_acc = {{accg[104:84]}};

assign grp_phase_sincos_LUT_fu_306_acc = {{accg[125:105]}};

assign grp_phase_sincos_LUT_fu_315_acc = {{accg[146:126]}};

assign grp_phase_sincos_LUT_fu_324_acc = {{accg[167:147]}};

assign icmp_ln1049_10_fu_6406_p2 = ((tmp_42_reg_11107_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_11_fu_6421_p2 = ((tmp_46_reg_11131_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_12_fu_6436_p2 = ((tmp_50_reg_11155_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_13_fu_6451_p2 = ((tmp_54_reg_11179_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_14_fu_6466_p2 = ((tmp_58_reg_11203_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_15_fu_6481_p2 = ((tmp_62_reg_11227_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_1_fu_6271_p2 = ((tmp_3_reg_10891_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_6286_p2 = ((tmp_4_reg_10915_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_6301_p2 = ((tmp_14_reg_10939_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_6316_p2 = ((tmp_18_reg_10963_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_6331_p2 = ((tmp_22_reg_10987_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_6_fu_6346_p2 = ((tmp_26_reg_11011_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_7_fu_6361_p2 = ((tmp_30_reg_11035_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_8_fu_6376_p2 = ((tmp_34_reg_11059_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_9_fu_6391_p2 = ((tmp_38_reg_11083_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_6256_p2 = ((tmp_9_reg_10867_pp0_iter22_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln412_10_fu_5367_p2 = ((or_ln412_22_fu_5359_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_11_fu_5406_p2 = ((or_ln412_24_fu_5398_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_12_fu_5445_p2 = ((or_ln412_25_fu_5437_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_13_fu_5484_p2 = ((or_ln412_27_fu_5476_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_14_fu_5523_p2 = ((or_ln412_28_fu_5515_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_15_fu_5562_p2 = ((or_ln412_30_fu_5554_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_1_fu_5016_p2 = ((or_ln412_9_fu_5008_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_2_fu_5055_p2 = ((or_ln412_s_fu_5047_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_3_fu_5094_p2 = ((or_ln412_12_fu_5086_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_4_fu_5133_p2 = ((or_ln412_13_fu_5125_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_5_fu_5172_p2 = ((or_ln412_15_fu_5164_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_6_fu_5211_p2 = ((or_ln412_16_fu_5203_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_7_fu_5250_p2 = ((or_ln412_18_fu_5242_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_8_fu_5289_p2 = ((or_ln412_19_fu_5281_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_9_fu_5328_p2 = ((or_ln412_21_fu_5320_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln412_fu_4977_p2 = ((or_ln412_8_fu_4969_p3 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_10_fu_1256_p2 = ((trunc_ln727_10_reg_9658 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_11_fu_1849_p2 = ((trunc_ln727_11_reg_9806 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_12_fu_1264_p2 = ((trunc_ln727_12_reg_9684 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_13_fu_1946_p2 = ((trunc_ln727_13_reg_9821 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_14_fu_1272_p2 = ((trunc_ln727_14_reg_9710 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_15_fu_2043_p2 = ((trunc_ln727_15_reg_9836 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_1364_p2 = ((trunc_ln727_1_reg_9731 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_2_fu_1224_p2 = ((trunc_ln727_2_reg_9554 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_3_fu_1461_p2 = ((trunc_ln727_3_reg_9746 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_4_fu_1232_p2 = ((trunc_ln727_4_reg_9580 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_5_fu_1558_p2 = ((trunc_ln727_5_reg_9761 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_6_fu_1240_p2 = ((trunc_ln727_6_reg_9606 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_7_fu_1655_p2 = ((trunc_ln727_7_reg_9776 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_8_fu_1248_p2 = ((trunc_ln727_8_reg_9632 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_9_fu_1752_p2 = ((trunc_ln727_9_reg_9791 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_1216_p2 = ((trunc_ln727_reg_9528 != 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_10_fu_6411_p2 = ((tmp_42_reg_11107_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_11_fu_6426_p2 = ((tmp_46_reg_11131_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_12_fu_6441_p2 = ((tmp_50_reg_11155_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_13_fu_6456_p2 = ((tmp_54_reg_11179_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_14_fu_6471_p2 = ((tmp_58_reg_11203_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_15_fu_6486_p2 = ((tmp_62_reg_11227_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_6276_p2 = ((tmp_3_reg_10891_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_6291_p2 = ((tmp_4_reg_10915_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_6306_p2 = ((tmp_14_reg_10939_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_6321_p2 = ((tmp_18_reg_10963_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_6336_p2 = ((tmp_22_reg_10987_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_6_fu_6351_p2 = ((tmp_26_reg_11011_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_7_fu_6366_p2 = ((tmp_30_reg_11035_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_8_fu_6381_p2 = ((tmp_34_reg_11059_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_9_fu_6396_p2 = ((tmp_38_reg_11083_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_6261_p2 = ((tmp_9_reg_10867_pp0_iter22_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_10_fu_6296_p2 = ((trunc_ln799_7_reg_11359 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_11_fu_6311_p2 = ((trunc_ln799_8_reg_11376 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_12_fu_2866_p2 = ((trunc_ln799_10_reg_10257 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_13_fu_6326_p2 = ((trunc_ln799_11_reg_11393 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_14_fu_6341_p2 = ((trunc_ln799_12_reg_11410 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_15_fu_2975_p2 = ((trunc_ln799_14_reg_10280 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_16_fu_6356_p2 = ((trunc_ln799_15_reg_11427 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_17_fu_6371_p2 = ((trunc_ln799_16_reg_11444 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_18_fu_2300_p2 = ((trunc_ln799_17_reg_10030 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_19_fu_3084_p2 = ((trunc_ln799_18_reg_10303 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_1_fu_2117_p2 = ((trunc_ln799_5_reg_9898 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_20_fu_6386_p2 = ((trunc_ln799_19_reg_11461 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_21_fu_6401_p2 = ((trunc_ln799_20_reg_11478 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_22_fu_3193_p2 = ((trunc_ln799_22_reg_10326 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_23_fu_6416_p2 = ((trunc_ln799_23_reg_11495 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_24_fu_6431_p2 = ((trunc_ln799_24_reg_11512 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_25_fu_3302_p2 = ((trunc_ln799_26_reg_10349 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_26_fu_6446_p2 = ((trunc_ln799_27_reg_11529 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_27_fu_6461_p2 = ((trunc_ln799_28_reg_11546 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_28_fu_2483_p2 = ((trunc_ln799_29_reg_10162 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_29_fu_3411_p2 = ((trunc_ln799_30_reg_10372 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_2_fu_2178_p2 = ((trunc_ln799_9_reg_9942 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_30_fu_6476_p2 = ((trunc_ln799_31_reg_11563 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_31_fu_6491_p2 = ((trunc_ln799_32_reg_11580 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_3_fu_2239_p2 = ((trunc_ln799_13_reg_9986 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_4_fu_2648_p2 = ((trunc_ln799_2_reg_10211 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_5_fu_2361_p2 = ((trunc_ln799_21_reg_10074 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_6_fu_2422_p2 = ((trunc_ln799_25_reg_10118 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_7_fu_6266_p2 = ((trunc_ln799_3_reg_11325 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_8_fu_6281_p2 = ((trunc_ln799_4_reg_11342 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_9_fu_2757_p2 = ((trunc_ln799_6_reg_10234 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_2056_p2 = ((trunc_ln799_reg_9854 == 17'd0) ? 1'b1 : 1'b0);

assign or_ln384_10_fu_7173_p2 = (and_ln797_21_fu_7160_p2 | and_ln794_10_fu_7132_p2);

assign or_ln384_11_fu_7311_p2 = (and_ln797_23_fu_7298_p2 | and_ln794_11_fu_7270_p2);

assign or_ln384_12_fu_2962_p2 = (and_ln797_25_fu_2949_p2 | and_ln794_12_fu_2921_p2);

assign or_ln384_13_fu_3819_p2 = (and_ln797_27_fu_3806_p2 | and_ln794_13_fu_3778_p2);

assign or_ln384_14_fu_7449_p2 = (and_ln797_29_fu_7436_p2 | and_ln794_14_fu_7408_p2);

assign or_ln384_15_fu_7587_p2 = (and_ln797_31_fu_7574_p2 | and_ln794_15_fu_7546_p2);

assign or_ln384_16_fu_3071_p2 = (and_ln797_33_fu_3058_p2 | and_ln794_16_fu_3030_p2);

assign or_ln384_17_fu_3923_p2 = (and_ln797_35_fu_3910_p2 | and_ln794_17_fu_3882_p2);

assign or_ln384_18_fu_7725_p2 = (and_ln797_37_fu_7712_p2 | and_ln794_18_fu_7684_p2);

assign or_ln384_19_fu_7863_p2 = (and_ln797_39_fu_7850_p2 | and_ln794_19_fu_7822_p2);

assign or_ln384_1_fu_3507_p2 = (and_ln797_3_fu_3494_p2 | and_ln794_1_fu_3466_p2);

assign or_ln384_20_fu_3180_p2 = (and_ln797_41_fu_3167_p2 | and_ln794_20_fu_3139_p2);

assign or_ln384_21_fu_4027_p2 = (and_ln797_43_fu_4014_p2 | and_ln794_21_fu_3986_p2);

assign or_ln384_22_fu_8001_p2 = (and_ln797_45_fu_7988_p2 | and_ln794_22_fu_7960_p2);

assign or_ln384_23_fu_8139_p2 = (and_ln797_47_fu_8126_p2 | and_ln794_23_fu_8098_p2);

assign or_ln384_24_fu_3289_p2 = (and_ln797_49_fu_3276_p2 | and_ln794_24_fu_3248_p2);

assign or_ln384_25_fu_4131_p2 = (and_ln797_51_fu_4118_p2 | and_ln794_25_fu_4090_p2);

assign or_ln384_26_fu_8277_p2 = (and_ln797_53_fu_8264_p2 | and_ln794_26_fu_8236_p2);

assign or_ln384_27_fu_8415_p2 = (and_ln797_55_fu_8402_p2 | and_ln794_27_fu_8374_p2);

assign or_ln384_28_fu_3398_p2 = (and_ln797_57_fu_3385_p2 | and_ln794_28_fu_3357_p2);

assign or_ln384_29_fu_4235_p2 = (and_ln797_59_fu_4222_p2 | and_ln794_29_fu_4194_p2);

assign or_ln384_2_fu_6621_p2 = (and_ln797_5_fu_6608_p2 | and_ln794_2_fu_6580_p2);

assign or_ln384_30_fu_8553_p2 = (and_ln797_61_fu_8540_p2 | and_ln794_30_fu_8512_p2);

assign or_ln384_31_fu_8691_p2 = (and_ln797_63_fu_8678_p2 | and_ln794_31_fu_8650_p2);

assign or_ln384_3_fu_6759_p2 = (and_ln797_7_fu_6746_p2 | and_ln794_3_fu_6718_p2);

assign or_ln384_4_fu_2744_p2 = (and_ln797_9_fu_2731_p2 | and_ln794_4_fu_2703_p2);

assign or_ln384_5_fu_3611_p2 = (and_ln797_11_fu_3598_p2 | and_ln794_5_fu_3570_p2);

assign or_ln384_6_fu_6897_p2 = (and_ln797_13_fu_6884_p2 | and_ln794_6_fu_6856_p2);

assign or_ln384_7_fu_7035_p2 = (and_ln797_15_fu_7022_p2 | and_ln794_7_fu_6994_p2);

assign or_ln384_8_fu_2853_p2 = (and_ln797_17_fu_2840_p2 | and_ln794_8_fu_2812_p2);

assign or_ln384_9_fu_3715_p2 = (and_ln797_19_fu_3702_p2 | and_ln794_9_fu_3674_p2);

assign or_ln384_fu_2635_p2 = (and_ln797_1_fu_2622_p2 | and_ln794_fu_2594_p2);

assign or_ln412_10_fu_1400_p2 = (tmp_59_fu_1386_p3 | icmp_ln727_2_reg_9736);

assign or_ln412_11_fu_2145_p2 = (tmp_66_fu_2131_p3 | icmp_ln727_3_reg_9918);

assign or_ln412_12_fu_5086_p3 = {{tmp_12_fu_5077_p4}, {or_ln412_34_fu_5071_p2}};

assign or_ln412_13_fu_5125_p3 = {{tmp_16_fu_5116_p4}, {or_ln412_35_fu_5110_p2}};

assign or_ln412_14_fu_2206_p2 = (tmp_103_fu_2192_p3 | icmp_ln727_5_reg_9962);

assign or_ln412_15_fu_5164_p3 = {{tmp_20_fu_5155_p4}, {or_ln412_36_fu_5149_p2}};

assign or_ln412_16_fu_5203_p3 = {{tmp_24_fu_5194_p4}, {or_ln412_37_fu_5188_p2}};

assign or_ln412_17_fu_2267_p2 = (tmp_128_fu_2253_p3 | icmp_ln727_7_reg_10006);

assign or_ln412_18_fu_5242_p3 = {{tmp_28_fu_5233_p4}, {or_ln412_38_fu_5227_p2}};

assign or_ln412_19_fu_5281_p3 = {{tmp_32_fu_5272_p4}, {or_ln412_39_fu_5266_p2}};

assign or_ln412_1_fu_2084_p2 = (tmp_19_fu_2070_p3 | icmp_ln727_1_reg_9874);

assign or_ln412_20_fu_2328_p2 = (tmp_153_fu_2314_p3 | icmp_ln727_9_reg_10050);

assign or_ln412_21_fu_5320_p3 = {{tmp_36_fu_5311_p4}, {or_ln412_40_fu_5305_p2}};

assign or_ln412_22_fu_5359_p3 = {{tmp_40_fu_5350_p4}, {or_ln412_41_fu_5344_p2}};

assign or_ln412_23_fu_2389_p2 = (tmp_178_fu_2375_p3 | icmp_ln727_11_reg_10094);

assign or_ln412_24_fu_5398_p3 = {{tmp_44_fu_5389_p4}, {or_ln412_42_fu_5383_p2}};

assign or_ln412_25_fu_5437_p3 = {{tmp_48_fu_5428_p4}, {or_ln412_43_fu_5422_p2}};

assign or_ln412_26_fu_2450_p2 = (tmp_203_fu_2436_p3 | icmp_ln727_13_reg_10138);

assign or_ln412_27_fu_5476_p3 = {{tmp_52_fu_5467_p4}, {or_ln412_44_fu_5461_p2}};

assign or_ln412_28_fu_5515_p3 = {{tmp_56_fu_5506_p4}, {or_ln412_45_fu_5500_p2}};

assign or_ln412_29_fu_2511_p2 = (tmp_228_fu_2497_p3 | icmp_ln727_15_reg_10182);

assign or_ln412_2_fu_1497_p2 = (tmp_94_fu_1483_p3 | icmp_ln727_4_reg_9751);

assign or_ln412_30_fu_5554_p3 = {{tmp_60_fu_5545_p4}, {or_ln412_46_fu_5539_p2}};

assign or_ln412_31_fu_4954_p2 = (trunc_ln412_fu_4951_p1 | tmp_29_fu_4944_p3);

assign or_ln412_32_fu_4993_p2 = (trunc_ln412_1_fu_4990_p1 | tmp_43_fu_4983_p3);

assign or_ln412_33_fu_5032_p2 = (trunc_ln412_2_fu_5029_p1 | tmp_71_fu_5022_p3);

assign or_ln412_34_fu_5071_p2 = (trunc_ln412_3_fu_5068_p1 | tmp_78_fu_5061_p3);

assign or_ln412_35_fu_5110_p2 = (trunc_ln412_4_fu_5107_p1 | tmp_108_fu_5100_p3);

assign or_ln412_36_fu_5149_p2 = (trunc_ln412_5_fu_5146_p1 | tmp_115_fu_5139_p3);

assign or_ln412_37_fu_5188_p2 = (trunc_ln412_6_fu_5185_p1 | tmp_133_fu_5178_p3);

assign or_ln412_38_fu_5227_p2 = (trunc_ln412_7_fu_5224_p1 | tmp_140_fu_5217_p3);

assign or_ln412_39_fu_5266_p2 = (trunc_ln412_8_fu_5263_p1 | tmp_158_fu_5256_p3);

assign or_ln412_3_fu_1594_p2 = (tmp_123_fu_1580_p3 | icmp_ln727_6_reg_9766);

assign or_ln412_40_fu_5305_p2 = (trunc_ln412_9_fu_5302_p1 | tmp_165_fu_5295_p3);

assign or_ln412_41_fu_5344_p2 = (trunc_ln412_10_fu_5341_p1 | tmp_183_fu_5334_p3);

assign or_ln412_42_fu_5383_p2 = (trunc_ln412_11_fu_5380_p1 | tmp_190_fu_5373_p3);

assign or_ln412_43_fu_5422_p2 = (trunc_ln412_12_fu_5419_p1 | tmp_208_fu_5412_p3);

assign or_ln412_44_fu_5461_p2 = (trunc_ln412_13_fu_5458_p1 | tmp_215_fu_5451_p3);

assign or_ln412_45_fu_5500_p2 = (trunc_ln412_14_fu_5497_p1 | tmp_233_fu_5490_p3);

assign or_ln412_46_fu_5539_p2 = (trunc_ln412_15_fu_5536_p1 | tmp_240_fu_5529_p3);

assign or_ln412_4_fu_1691_p2 = (tmp_148_fu_1677_p3 | icmp_ln727_8_reg_9781);

assign or_ln412_5_fu_1788_p2 = (tmp_173_fu_1774_p3 | icmp_ln727_10_reg_9796);

assign or_ln412_6_fu_1885_p2 = (tmp_198_fu_1871_p3 | icmp_ln727_12_reg_9811);

assign or_ln412_7_fu_1982_p2 = (tmp_223_fu_1968_p3 | icmp_ln727_14_reg_9826);

assign or_ln412_8_fu_4969_p3 = {{tmp_7_fu_4960_p4}, {or_ln412_31_fu_4954_p2}};

assign or_ln412_9_fu_5008_p3 = {{tmp_1_fu_4999_p4}, {or_ln412_32_fu_4993_p2}};

assign or_ln412_fu_1303_p2 = (tmp_8_fu_1289_p3 | icmp_ln727_reg_9721);

assign or_ln412_s_fu_5047_p3 = {{tmp_5_fu_5038_p4}, {or_ln412_33_fu_5032_p2}};

assign or_ln790_10_fu_3658_p2 = (xor_ln790_13_fu_3653_p2 | tmp_106_reg_10249_pp0_iter13_reg);

assign or_ln790_11_fu_3762_p2 = (xor_ln790_17_fu_3757_p2 | tmp_131_reg_10272_pp0_iter13_reg);

assign or_ln790_12_fu_3866_p2 = (xor_ln790_20_fu_3861_p2 | tmp_156_reg_10295_pp0_iter13_reg);

assign or_ln790_13_fu_3970_p2 = (xor_ln790_23_fu_3965_p2 | tmp_181_reg_10318_pp0_iter13_reg);

assign or_ln790_14_fu_4074_p2 = (xor_ln790_26_fu_4069_p2 | tmp_206_reg_10341_pp0_iter13_reg);

assign or_ln790_15_fu_4178_p2 = (xor_ln790_29_fu_4173_p2 | tmp_231_reg_10364_pp0_iter13_reg);

assign or_ln790_1_fu_3450_p2 = (xor_ln790_1_fu_3445_p2 | tmp_25_reg_10203_pp0_iter13_reg);

assign or_ln790_2_fu_2796_p2 = (xor_ln790_12_fu_2791_p2 | tmp_99_reg_9934_pp0_iter12_reg);

assign or_ln790_3_fu_2905_p2 = (xor_ln790_16_fu_2900_p2 | tmp_126_reg_9978_pp0_iter12_reg);

assign or_ln790_4_fu_3014_p2 = (xor_ln790_4_fu_3009_p2 | tmp_151_reg_10022_pp0_iter12_reg);

assign or_ln790_5_fu_3123_p2 = (xor_ln790_5_fu_3118_p2 | tmp_176_reg_10066_pp0_iter12_reg);

assign or_ln790_6_fu_3232_p2 = (xor_ln790_6_fu_3227_p2 | tmp_201_reg_10110_pp0_iter12_reg);

assign or_ln790_7_fu_3341_p2 = (xor_ln790_7_fu_3336_p2 | tmp_226_reg_10154_pp0_iter12_reg);

assign or_ln790_8_fu_2687_p2 = (xor_ln790_8_fu_2682_p2 | tmp_64_reg_9890_pp0_iter12_reg);

assign or_ln790_9_fu_3554_p2 = (xor_ln790_9_fu_3549_p2 | tmp_69_reg_10226_pp0_iter13_reg);

assign or_ln790_fu_2578_p2 = (xor_ln790_fu_2573_p2 | tmp_15_reg_9846_pp0_iter12_reg);

assign or_ln794_10_fu_6846_p2 = (xor_ln794_10_fu_6840_p2 | tmp_74_reg_11352_pp0_iter23_reg);

assign or_ln794_11_fu_6984_p2 = (xor_ln794_12_fu_6978_p2 | tmp_83_reg_11369_pp0_iter23_reg);

assign or_ln794_12_fu_2807_p2 = (xor_ln794_2_fu_2801_p2 | tmp_99_reg_9934_pp0_iter12_reg);

assign or_ln794_13_fu_3669_p2 = (xor_ln794_14_fu_3663_p2 | tmp_106_reg_10249_pp0_iter13_reg);

assign or_ln794_14_fu_7122_p2 = (xor_ln794_15_fu_7116_p2 | tmp_111_reg_11386_pp0_iter23_reg);

assign or_ln794_15_fu_7260_p2 = (xor_ln794_17_fu_7254_p2 | tmp_118_reg_11403_pp0_iter23_reg);

assign or_ln794_16_fu_2916_p2 = (xor_ln794_3_fu_2910_p2 | tmp_126_reg_9978_pp0_iter12_reg);

assign or_ln794_17_fu_3773_p2 = (xor_ln794_19_fu_3767_p2 | tmp_131_reg_10272_pp0_iter13_reg);

assign or_ln794_18_fu_7398_p2 = (xor_ln794_20_fu_7392_p2 | tmp_136_reg_11420_pp0_iter23_reg);

assign or_ln794_19_fu_7536_p2 = (xor_ln794_22_fu_7530_p2 | tmp_143_reg_11437_pp0_iter23_reg);

assign or_ln794_1_fu_3461_p2 = (xor_ln794_4_fu_3455_p2 | tmp_25_reg_10203_pp0_iter13_reg);

assign or_ln794_20_fu_3877_p2 = (xor_ln794_25_fu_3871_p2 | tmp_156_reg_10295_pp0_iter13_reg);

assign or_ln794_21_fu_7674_p2 = (xor_ln794_26_fu_7668_p2 | tmp_161_reg_11454_pp0_iter23_reg);

assign or_ln794_22_fu_7812_p2 = (xor_ln794_28_fu_7806_p2 | tmp_168_reg_11471_pp0_iter23_reg);

assign or_ln794_23_fu_3981_p2 = (xor_ln794_31_fu_3975_p2 | tmp_181_reg_10318_pp0_iter13_reg);

assign or_ln794_24_fu_7950_p2 = (xor_ln794_32_fu_7944_p2 | tmp_186_reg_11488_pp0_iter23_reg);

assign or_ln794_25_fu_8088_p2 = (xor_ln794_34_fu_8082_p2 | tmp_193_reg_11505_pp0_iter23_reg);

assign or_ln794_26_fu_4085_p2 = (xor_ln794_37_fu_4079_p2 | tmp_206_reg_10341_pp0_iter13_reg);

assign or_ln794_27_fu_8226_p2 = (xor_ln794_38_fu_8220_p2 | tmp_211_reg_11522_pp0_iter23_reg);

assign or_ln794_28_fu_8364_p2 = (xor_ln794_40_fu_8358_p2 | tmp_218_reg_11539_pp0_iter23_reg);

assign or_ln794_29_fu_4189_p2 = (xor_ln794_43_fu_4183_p2 | tmp_231_reg_10364_pp0_iter13_reg);

assign or_ln794_2_fu_6570_p2 = (xor_ln794_5_fu_6564_p2 | tmp_35_reg_11318_pp0_iter23_reg);

assign or_ln794_30_fu_8502_p2 = (xor_ln794_44_fu_8496_p2 | tmp_236_reg_11556_pp0_iter23_reg);

assign or_ln794_31_fu_8640_p2 = (xor_ln794_46_fu_8634_p2 | tmp_243_reg_11573_pp0_iter23_reg);

assign or_ln794_3_fu_6708_p2 = (xor_ln794_7_fu_6702_p2 | tmp_49_reg_11335_pp0_iter23_reg);

assign or_ln794_4_fu_3025_p2 = (xor_ln794_24_fu_3019_p2 | tmp_151_reg_10022_pp0_iter12_reg);

assign or_ln794_5_fu_3134_p2 = (xor_ln794_30_fu_3128_p2 | tmp_176_reg_10066_pp0_iter12_reg);

assign or_ln794_6_fu_3243_p2 = (xor_ln794_36_fu_3237_p2 | tmp_201_reg_10110_pp0_iter12_reg);

assign or_ln794_7_fu_3352_p2 = (xor_ln794_42_fu_3346_p2 | tmp_226_reg_10154_pp0_iter12_reg);

assign or_ln794_8_fu_2698_p2 = (xor_ln794_1_fu_2692_p2 | tmp_64_reg_9890_pp0_iter12_reg);

assign or_ln794_9_fu_3565_p2 = (xor_ln794_9_fu_3559_p2 | tmp_69_reg_10226_pp0_iter13_reg);

assign or_ln794_fu_2589_p2 = (xor_ln794_fu_2583_p2 | tmp_15_reg_9846_pp0_iter12_reg);

assign or_ln797_10_fu_7149_p2 = (xor_ln795_12_fu_7143_p2 | icmp_ln799_13_reg_11665);

assign or_ln797_11_fu_7287_p2 = (xor_ln795_13_fu_7281_p2 | icmp_ln799_14_reg_11682);

assign or_ln797_12_fu_2938_p2 = (xor_ln795_3_fu_2932_p2 | icmp_ln799_3_reg_10262);

assign or_ln797_13_fu_3795_p2 = (xor_ln795_14_fu_3789_p2 | icmp_ln799_15_reg_10412);

assign or_ln797_14_fu_7425_p2 = (xor_ln795_15_fu_7419_p2 | icmp_ln799_16_reg_11699);

assign or_ln797_15_fu_7563_p2 = (xor_ln795_16_fu_7557_p2 | icmp_ln799_17_reg_11716);

assign or_ln797_16_fu_3047_p2 = (xor_ln795_17_fu_3041_p2 | icmp_ln799_18_reg_10285);

assign or_ln797_17_fu_3899_p2 = (xor_ln795_18_fu_3893_p2 | icmp_ln799_19_reg_10422);

assign or_ln797_18_fu_7701_p2 = (xor_ln795_19_fu_7695_p2 | icmp_ln799_20_reg_11733);

assign or_ln797_19_fu_7839_p2 = (xor_ln795_20_fu_7833_p2 | icmp_ln799_21_reg_11750);

assign or_ln797_1_fu_2611_p2 = (xor_ln795_fu_2605_p2 | icmp_ln799_reg_10193);

assign or_ln797_20_fu_3156_p2 = (xor_ln795_21_fu_3150_p2 | icmp_ln799_5_reg_10308);

assign or_ln797_21_fu_4003_p2 = (xor_ln795_22_fu_3997_p2 | icmp_ln799_22_reg_10432);

assign or_ln797_22_fu_7977_p2 = (xor_ln795_23_fu_7971_p2 | icmp_ln799_23_reg_11767);

assign or_ln797_23_fu_8115_p2 = (xor_ln795_24_fu_8109_p2 | icmp_ln799_24_reg_11784);

assign or_ln797_24_fu_3265_p2 = (xor_ln795_25_fu_3259_p2 | icmp_ln799_6_reg_10331);

assign or_ln797_25_fu_4107_p2 = (xor_ln795_26_fu_4101_p2 | icmp_ln799_25_reg_10442);

assign or_ln797_26_fu_8253_p2 = (xor_ln795_27_fu_8247_p2 | icmp_ln799_26_reg_11801);

assign or_ln797_27_fu_8391_p2 = (xor_ln795_28_fu_8385_p2 | icmp_ln799_27_reg_11818);

assign or_ln797_28_fu_3374_p2 = (xor_ln795_7_fu_3368_p2 | icmp_ln799_28_reg_10354);

assign or_ln797_29_fu_4211_p2 = (xor_ln795_29_fu_4205_p2 | icmp_ln799_29_reg_10452);

assign or_ln797_2_fu_6597_p2 = (xor_ln795_5_fu_6591_p2 | icmp_ln799_7_reg_11597);

assign or_ln797_30_fu_8529_p2 = (xor_ln795_30_fu_8523_p2 | icmp_ln799_30_reg_11835);

assign or_ln797_31_fu_8667_p2 = (xor_ln795_31_fu_8661_p2 | icmp_ln799_31_reg_11852);

assign or_ln797_3_fu_6735_p2 = (xor_ln795_6_fu_6729_p2 | icmp_ln799_8_reg_11614);

assign or_ln797_4_fu_2720_p2 = (xor_ln795_1_fu_2714_p2 | icmp_ln799_1_reg_10216);

assign or_ln797_5_fu_3587_p2 = (xor_ln795_8_fu_3581_p2 | icmp_ln799_9_reg_10392);

assign or_ln797_6_fu_6873_p2 = (xor_ln795_9_fu_6867_p2 | icmp_ln799_10_reg_11631);

assign or_ln797_7_fu_7011_p2 = (xor_ln795_10_fu_7005_p2 | icmp_ln799_11_reg_11648);

assign or_ln797_8_fu_2829_p2 = (xor_ln795_2_fu_2823_p2 | icmp_ln799_2_reg_10239);

assign or_ln797_9_fu_3691_p2 = (xor_ln795_11_fu_3685_p2 | icmp_ln799_12_reg_10402);

assign or_ln797_fu_3483_p2 = (xor_ln795_4_fu_3477_p2 | icmp_ln799_4_reg_10382);

assign select_ln384_10_fu_6751_p3 = ((and_ln794_3_fu_6718_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_11_fu_6765_p3 = ((or_ln384_3_fu_6759_p2[0:0] == 1'b1) ? select_ln384_10_fu_6751_p3 : add_ln415_3_reg_11330_pp0_iter23_reg);

assign select_ln384_12_fu_2736_p3 = ((and_ln794_4_fu_2703_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_13_fu_3603_p3 = ((and_ln794_5_fu_3570_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_14_fu_3617_p3 = ((or_ln384_5_fu_3611_p2[0:0] == 1'b1) ? select_ln384_13_fu_3603_p3 : add_ln415_5_reg_10221_pp0_iter13_reg);

assign select_ln384_15_fu_6889_p3 = ((and_ln794_6_fu_6856_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_16_fu_6903_p3 = ((or_ln384_6_fu_6897_p2[0:0] == 1'b1) ? select_ln384_15_fu_6889_p3 : add_ln415_6_reg_11347_pp0_iter23_reg);

assign select_ln384_17_fu_7027_p3 = ((and_ln794_7_fu_6994_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_18_fu_7041_p3 = ((or_ln384_7_fu_7035_p2[0:0] == 1'b1) ? select_ln384_17_fu_7027_p3 : add_ln415_7_reg_11364_pp0_iter23_reg);

assign select_ln384_19_fu_2845_p3 = ((and_ln794_8_fu_2812_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_1_fu_2750_p3 = ((or_ln384_4_fu_2744_p2[0:0] == 1'b1) ? select_ln384_12_fu_2736_p3 : add_ln415_4_reg_9885_pp0_iter12_reg);

assign select_ln384_20_fu_3707_p3 = ((and_ln794_9_fu_3674_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_21_fu_3721_p3 = ((or_ln384_9_fu_3715_p2[0:0] == 1'b1) ? select_ln384_20_fu_3707_p3 : add_ln415_9_reg_10244_pp0_iter13_reg);

assign select_ln384_22_fu_7165_p3 = ((and_ln794_10_fu_7132_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_23_fu_7179_p3 = ((or_ln384_10_fu_7173_p2[0:0] == 1'b1) ? select_ln384_22_fu_7165_p3 : add_ln415_10_reg_11381_pp0_iter23_reg);

assign select_ln384_24_fu_7303_p3 = ((and_ln794_11_fu_7270_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_25_fu_7317_p3 = ((or_ln384_11_fu_7311_p2[0:0] == 1'b1) ? select_ln384_24_fu_7303_p3 : add_ln415_11_reg_11398_pp0_iter23_reg);

assign select_ln384_26_fu_2954_p3 = ((and_ln794_12_fu_2921_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_27_fu_3811_p3 = ((and_ln794_13_fu_3778_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_28_fu_3825_p3 = ((or_ln384_13_fu_3819_p2[0:0] == 1'b1) ? select_ln384_27_fu_3811_p3 : add_ln415_13_reg_10267_pp0_iter13_reg);

assign select_ln384_29_fu_7441_p3 = ((and_ln794_14_fu_7408_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_2_fu_2859_p3 = ((or_ln384_8_fu_2853_p2[0:0] == 1'b1) ? select_ln384_19_fu_2845_p3 : add_ln415_8_reg_9929_pp0_iter12_reg);

assign select_ln384_30_fu_7455_p3 = ((or_ln384_14_fu_7449_p2[0:0] == 1'b1) ? select_ln384_29_fu_7441_p3 : add_ln415_14_reg_11415_pp0_iter23_reg);

assign select_ln384_31_fu_7579_p3 = ((and_ln794_15_fu_7546_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_32_fu_7593_p3 = ((or_ln384_15_fu_7587_p2[0:0] == 1'b1) ? select_ln384_31_fu_7579_p3 : add_ln415_15_reg_11432_pp0_iter23_reg);

assign select_ln384_33_fu_3063_p3 = ((and_ln794_16_fu_3030_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_34_fu_3077_p3 = ((or_ln384_16_fu_3071_p2[0:0] == 1'b1) ? select_ln384_33_fu_3063_p3 : add_ln415_16_reg_10017_pp0_iter12_reg);

assign select_ln384_35_fu_3915_p3 = ((and_ln794_17_fu_3882_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_36_fu_3929_p3 = ((or_ln384_17_fu_3923_p2[0:0] == 1'b1) ? select_ln384_35_fu_3915_p3 : add_ln415_17_reg_10290_pp0_iter13_reg);

assign select_ln384_37_fu_7717_p3 = ((and_ln794_18_fu_7684_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_38_fu_7731_p3 = ((or_ln384_18_fu_7725_p2[0:0] == 1'b1) ? select_ln384_37_fu_7717_p3 : add_ln415_18_reg_11449_pp0_iter23_reg);

assign select_ln384_39_fu_7855_p3 = ((and_ln794_19_fu_7822_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_3_fu_2968_p3 = ((or_ln384_12_fu_2962_p2[0:0] == 1'b1) ? select_ln384_26_fu_2954_p3 : add_ln415_12_reg_9973_pp0_iter12_reg);

assign select_ln384_40_fu_7869_p3 = ((or_ln384_19_fu_7863_p2[0:0] == 1'b1) ? select_ln384_39_fu_7855_p3 : add_ln415_19_reg_11466_pp0_iter23_reg);

assign select_ln384_41_fu_3172_p3 = ((and_ln794_20_fu_3139_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_42_fu_3186_p3 = ((or_ln384_20_fu_3180_p2[0:0] == 1'b1) ? select_ln384_41_fu_3172_p3 : add_ln415_20_reg_10061_pp0_iter12_reg);

assign select_ln384_43_fu_4019_p3 = ((and_ln794_21_fu_3986_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_44_fu_4033_p3 = ((or_ln384_21_fu_4027_p2[0:0] == 1'b1) ? select_ln384_43_fu_4019_p3 : add_ln415_21_reg_10313_pp0_iter13_reg);

assign select_ln384_45_fu_7993_p3 = ((and_ln794_22_fu_7960_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_46_fu_8007_p3 = ((or_ln384_22_fu_8001_p2[0:0] == 1'b1) ? select_ln384_45_fu_7993_p3 : add_ln415_22_reg_11483_pp0_iter23_reg);

assign select_ln384_47_fu_8131_p3 = ((and_ln794_23_fu_8098_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_48_fu_8145_p3 = ((or_ln384_23_fu_8139_p2[0:0] == 1'b1) ? select_ln384_47_fu_8131_p3 : add_ln415_23_reg_11500_pp0_iter23_reg);

assign select_ln384_49_fu_3281_p3 = ((and_ln794_24_fu_3248_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_4_fu_2641_p3 = ((or_ln384_fu_2635_p2[0:0] == 1'b1) ? select_ln384_fu_2627_p3 : add_ln415_reg_9841_pp0_iter12_reg);

assign select_ln384_50_fu_3295_p3 = ((or_ln384_24_fu_3289_p2[0:0] == 1'b1) ? select_ln384_49_fu_3281_p3 : add_ln415_24_reg_10105_pp0_iter12_reg);

assign select_ln384_51_fu_4123_p3 = ((and_ln794_25_fu_4090_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_52_fu_4137_p3 = ((or_ln384_25_fu_4131_p2[0:0] == 1'b1) ? select_ln384_51_fu_4123_p3 : add_ln415_25_reg_10336_pp0_iter13_reg);

assign select_ln384_53_fu_8269_p3 = ((and_ln794_26_fu_8236_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_54_fu_8283_p3 = ((or_ln384_26_fu_8277_p2[0:0] == 1'b1) ? select_ln384_53_fu_8269_p3 : add_ln415_26_reg_11517_pp0_iter23_reg);

assign select_ln384_55_fu_8407_p3 = ((and_ln794_27_fu_8374_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_56_fu_8421_p3 = ((or_ln384_27_fu_8415_p2[0:0] == 1'b1) ? select_ln384_55_fu_8407_p3 : add_ln415_27_reg_11534_pp0_iter23_reg);

assign select_ln384_57_fu_3390_p3 = ((and_ln794_28_fu_3357_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_58_fu_4227_p3 = ((and_ln794_29_fu_4194_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_59_fu_4241_p3 = ((or_ln384_29_fu_4235_p2[0:0] == 1'b1) ? select_ln384_58_fu_4227_p3 : add_ln415_29_reg_10359_pp0_iter13_reg);

assign select_ln384_5_fu_3499_p3 = ((and_ln794_1_fu_3466_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln384_60_fu_8545_p3 = ((and_ln794_30_fu_8512_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_61_fu_8559_p3 = ((or_ln384_30_fu_8553_p2[0:0] == 1'b1) ? select_ln384_60_fu_8545_p3 : add_ln415_30_reg_11551_pp0_iter23_reg);

assign select_ln384_62_fu_8683_p3 = ((and_ln794_31_fu_8650_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_63_fu_8697_p3 = ((or_ln384_31_fu_8691_p2[0:0] == 1'b1) ? select_ln384_62_fu_8683_p3 : add_ln415_31_reg_11568_pp0_iter23_reg);

assign select_ln384_6_fu_3513_p3 = ((or_ln384_1_fu_3507_p2[0:0] == 1'b1) ? select_ln384_5_fu_3499_p3 : add_ln415_1_reg_10198_pp0_iter13_reg);

assign select_ln384_7_fu_3404_p3 = ((or_ln384_28_fu_3398_p2[0:0] == 1'b1) ? select_ln384_57_fu_3390_p3 : add_ln415_28_reg_10149_pp0_iter12_reg);

assign select_ln384_8_fu_6613_p3 = ((and_ln794_2_fu_6580_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32769);

assign select_ln384_9_fu_6627_p3 = ((or_ln384_2_fu_6621_p2[0:0] == 1'b1) ? select_ln384_8_fu_6613_p3 : add_ln415_2_reg_11313_pp0_iter23_reg);

assign select_ln384_fu_2627_p3 = ((and_ln794_fu_2594_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131073);

assign select_ln787_10_fu_7073_p3 = ((and_ln416_10_fu_7060_p2[0:0] == 1'b1) ? icmp_ln1049_4_reg_11653 : icmp_ln777_4_reg_11660);

assign select_ln787_11_fu_7211_p3 = ((and_ln416_11_fu_7198_p2[0:0] == 1'b1) ? icmp_ln1049_5_reg_11670 : icmp_ln777_5_reg_11677);

assign select_ln787_12_fu_2886_p3 = ((and_ln416_12_fu_2876_p2[0:0] == 1'b1) ? tmp_122_reg_9598_pp0_iter12_reg : xor_ln780_6_fu_2881_p2);

assign select_ln787_13_fu_3743_p3 = ((and_ln416_13_fu_3733_p2[0:0] == 1'b1) ? tmp_127_reg_9998_pp0_iter13_reg : xor_ln780_7_fu_3738_p2);

assign select_ln787_14_fu_7349_p3 = ((and_ln416_14_fu_7336_p2[0:0] == 1'b1) ? icmp_ln1049_6_reg_11687 : icmp_ln777_6_reg_11694);

assign select_ln787_15_fu_7487_p3 = ((and_ln416_15_fu_7474_p2[0:0] == 1'b1) ? icmp_ln1049_7_reg_11704 : icmp_ln777_7_reg_11711);

assign select_ln787_16_fu_2995_p3 = ((and_ln416_16_fu_2985_p2[0:0] == 1'b1) ? tmp_147_reg_9624_pp0_iter12_reg : xor_ln780_8_fu_2990_p2);

assign select_ln787_17_fu_3847_p3 = ((and_ln416_17_fu_3837_p2[0:0] == 1'b1) ? tmp_152_reg_10042_pp0_iter13_reg : xor_ln780_9_fu_3842_p2);

assign select_ln787_18_fu_7625_p3 = ((and_ln416_18_fu_7612_p2[0:0] == 1'b1) ? icmp_ln1049_8_reg_11721 : icmp_ln777_8_reg_11728);

assign select_ln787_19_fu_7763_p3 = ((and_ln416_19_fu_7750_p2[0:0] == 1'b1) ? icmp_ln1049_9_reg_11738 : icmp_ln777_9_reg_11745);

assign select_ln787_1_fu_3431_p3 = ((and_ln416_1_fu_3421_p2[0:0] == 1'b1) ? tmp_17_reg_9866_pp0_iter13_reg : xor_ln780_1_fu_3426_p2);

assign select_ln787_20_fu_3104_p3 = ((and_ln416_20_fu_3094_p2[0:0] == 1'b1) ? tmp_172_reg_9650_pp0_iter12_reg : xor_ln780_10_fu_3099_p2);

assign select_ln787_21_fu_3951_p3 = ((and_ln416_21_fu_3941_p2[0:0] == 1'b1) ? tmp_177_reg_10086_pp0_iter13_reg : xor_ln780_11_fu_3946_p2);

assign select_ln787_22_fu_7901_p3 = ((and_ln416_22_fu_7888_p2[0:0] == 1'b1) ? icmp_ln1049_10_reg_11755 : icmp_ln777_10_reg_11762);

assign select_ln787_23_fu_8039_p3 = ((and_ln416_23_fu_8026_p2[0:0] == 1'b1) ? icmp_ln1049_11_reg_11772 : icmp_ln777_11_reg_11779);

assign select_ln787_24_fu_3213_p3 = ((and_ln416_24_fu_3203_p2[0:0] == 1'b1) ? tmp_197_reg_9676_pp0_iter12_reg : xor_ln780_12_fu_3208_p2);

assign select_ln787_25_fu_4055_p3 = ((and_ln416_25_fu_4045_p2[0:0] == 1'b1) ? tmp_202_reg_10130_pp0_iter13_reg : xor_ln780_13_fu_4050_p2);

assign select_ln787_26_fu_8177_p3 = ((and_ln416_26_fu_8164_p2[0:0] == 1'b1) ? icmp_ln1049_12_reg_11789 : icmp_ln777_12_reg_11796);

assign select_ln787_27_fu_8315_p3 = ((and_ln416_27_fu_8302_p2[0:0] == 1'b1) ? icmp_ln1049_13_reg_11806 : icmp_ln777_13_reg_11813);

assign select_ln787_28_fu_3322_p3 = ((and_ln416_28_fu_3312_p2[0:0] == 1'b1) ? tmp_222_reg_9702_pp0_iter12_reg : xor_ln780_14_fu_3317_p2);

assign select_ln787_29_fu_4159_p3 = ((and_ln416_29_fu_4149_p2[0:0] == 1'b1) ? tmp_227_reg_10174_pp0_iter13_reg : xor_ln780_15_fu_4154_p2);

assign select_ln787_2_fu_6521_p3 = ((and_ln416_2_fu_6508_p2[0:0] == 1'b1) ? icmp_ln1049_reg_11585 : icmp_ln777_reg_11592);

assign select_ln787_30_fu_8453_p3 = ((and_ln416_30_fu_8440_p2[0:0] == 1'b1) ? icmp_ln1049_14_reg_11823 : icmp_ln777_14_reg_11830);

assign select_ln787_31_fu_8591_p3 = ((and_ln416_31_fu_8578_p2[0:0] == 1'b1) ? icmp_ln1049_15_reg_11840 : icmp_ln777_15_reg_11847);

assign select_ln787_3_fu_6659_p3 = ((and_ln416_3_fu_6646_p2[0:0] == 1'b1) ? icmp_ln1049_1_reg_11602 : icmp_ln777_1_reg_11609);

assign select_ln787_4_fu_2668_p3 = ((and_ln416_4_fu_2658_p2[0:0] == 1'b1) ? tmp_57_reg_9546_pp0_iter12_reg : xor_ln780_2_fu_2663_p2);

assign select_ln787_5_fu_3535_p3 = ((and_ln416_5_fu_3525_p2[0:0] == 1'b1) ? tmp_65_reg_9910_pp0_iter13_reg : xor_ln780_3_fu_3530_p2);

assign select_ln787_6_fu_6797_p3 = ((and_ln416_6_fu_6784_p2[0:0] == 1'b1) ? icmp_ln1049_2_reg_11619 : icmp_ln777_2_reg_11626);

assign select_ln787_7_fu_6935_p3 = ((and_ln416_7_fu_6922_p2[0:0] == 1'b1) ? icmp_ln1049_3_reg_11636 : icmp_ln777_3_reg_11643);

assign select_ln787_8_fu_2777_p3 = ((and_ln416_8_fu_2767_p2[0:0] == 1'b1) ? tmp_91_reg_9572_pp0_iter12_reg : xor_ln780_4_fu_2772_p2);

assign select_ln787_9_fu_3639_p3 = ((and_ln416_9_fu_3629_p2[0:0] == 1'b1) ? tmp_102_reg_9954_pp0_iter13_reg : xor_ln780_5_fu_3634_p2);

assign select_ln787_fu_2559_p3 = ((and_ln416_fu_2549_p2[0:0] == 1'b1) ? tmp_6_reg_9520_pp0_iter12_reg : xor_ln780_fu_2554_p2);

assign select_ln789_10_fu_7098_p3 = ((and_ln416_10_fu_7060_p2[0:0] == 1'b1) ? and_ln789_2_fu_7092_p2 : icmp_ln1049_4_reg_11653);

assign select_ln789_11_fu_7236_p3 = ((and_ln416_11_fu_7198_p2[0:0] == 1'b1) ? and_ln789_10_fu_7230_p2 : icmp_ln1049_5_reg_11670);

assign select_ln789_12_fu_2893_p3 = ((and_ln416_12_fu_2876_p2[0:0] == 1'b1) ? xor_ln780_6_fu_2881_p2 : tmp_122_reg_9598_pp0_iter12_reg);

assign select_ln789_13_fu_3750_p3 = ((and_ln416_13_fu_3733_p2[0:0] == 1'b1) ? xor_ln780_7_fu_3738_p2 : tmp_127_reg_9998_pp0_iter13_reg);

assign select_ln789_14_fu_7374_p3 = ((and_ln416_14_fu_7336_p2[0:0] == 1'b1) ? and_ln789_3_fu_7368_p2 : icmp_ln1049_6_reg_11687);

assign select_ln789_15_fu_7512_p3 = ((and_ln416_15_fu_7474_p2[0:0] == 1'b1) ? and_ln789_11_fu_7506_p2 : icmp_ln1049_7_reg_11704);

assign select_ln789_16_fu_3002_p3 = ((and_ln416_16_fu_2985_p2[0:0] == 1'b1) ? xor_ln780_8_fu_2990_p2 : tmp_147_reg_9624_pp0_iter12_reg);

assign select_ln789_17_fu_3854_p3 = ((and_ln416_17_fu_3837_p2[0:0] == 1'b1) ? xor_ln780_9_fu_3842_p2 : tmp_152_reg_10042_pp0_iter13_reg);

assign select_ln789_18_fu_7650_p3 = ((and_ln416_18_fu_7612_p2[0:0] == 1'b1) ? and_ln789_4_fu_7644_p2 : icmp_ln1049_8_reg_11721);

assign select_ln789_19_fu_7788_p3 = ((and_ln416_19_fu_7750_p2[0:0] == 1'b1) ? and_ln789_12_fu_7782_p2 : icmp_ln1049_9_reg_11738);

assign select_ln789_1_fu_3438_p3 = ((and_ln416_1_fu_3421_p2[0:0] == 1'b1) ? xor_ln780_1_fu_3426_p2 : tmp_17_reg_9866_pp0_iter13_reg);

assign select_ln789_20_fu_3111_p3 = ((and_ln416_20_fu_3094_p2[0:0] == 1'b1) ? xor_ln780_10_fu_3099_p2 : tmp_172_reg_9650_pp0_iter12_reg);

assign select_ln789_21_fu_3958_p3 = ((and_ln416_21_fu_3941_p2[0:0] == 1'b1) ? xor_ln780_11_fu_3946_p2 : tmp_177_reg_10086_pp0_iter13_reg);

assign select_ln789_22_fu_7926_p3 = ((and_ln416_22_fu_7888_p2[0:0] == 1'b1) ? and_ln789_5_fu_7920_p2 : icmp_ln1049_10_reg_11755);

assign select_ln789_23_fu_8064_p3 = ((and_ln416_23_fu_8026_p2[0:0] == 1'b1) ? and_ln789_13_fu_8058_p2 : icmp_ln1049_11_reg_11772);

assign select_ln789_24_fu_3220_p3 = ((and_ln416_24_fu_3203_p2[0:0] == 1'b1) ? xor_ln780_12_fu_3208_p2 : tmp_197_reg_9676_pp0_iter12_reg);

assign select_ln789_25_fu_4062_p3 = ((and_ln416_25_fu_4045_p2[0:0] == 1'b1) ? xor_ln780_13_fu_4050_p2 : tmp_202_reg_10130_pp0_iter13_reg);

assign select_ln789_26_fu_8202_p3 = ((and_ln416_26_fu_8164_p2[0:0] == 1'b1) ? and_ln789_6_fu_8196_p2 : icmp_ln1049_12_reg_11789);

assign select_ln789_27_fu_8340_p3 = ((and_ln416_27_fu_8302_p2[0:0] == 1'b1) ? and_ln789_14_fu_8334_p2 : icmp_ln1049_13_reg_11806);

assign select_ln789_28_fu_3329_p3 = ((and_ln416_28_fu_3312_p2[0:0] == 1'b1) ? xor_ln780_14_fu_3317_p2 : tmp_222_reg_9702_pp0_iter12_reg);

assign select_ln789_29_fu_4166_p3 = ((and_ln416_29_fu_4149_p2[0:0] == 1'b1) ? xor_ln780_15_fu_4154_p2 : tmp_227_reg_10174_pp0_iter13_reg);

assign select_ln789_2_fu_6546_p3 = ((and_ln416_2_fu_6508_p2[0:0] == 1'b1) ? and_ln789_fu_6540_p2 : icmp_ln1049_reg_11585);

assign select_ln789_30_fu_8478_p3 = ((and_ln416_30_fu_8440_p2[0:0] == 1'b1) ? and_ln789_7_fu_8472_p2 : icmp_ln1049_14_reg_11823);

assign select_ln789_31_fu_8616_p3 = ((and_ln416_31_fu_8578_p2[0:0] == 1'b1) ? and_ln789_15_fu_8610_p2 : icmp_ln1049_15_reg_11840);

assign select_ln789_3_fu_6684_p3 = ((and_ln416_3_fu_6646_p2[0:0] == 1'b1) ? and_ln789_1_fu_6678_p2 : icmp_ln1049_1_reg_11602);

assign select_ln789_4_fu_2675_p3 = ((and_ln416_4_fu_2658_p2[0:0] == 1'b1) ? xor_ln780_2_fu_2663_p2 : tmp_57_reg_9546_pp0_iter12_reg);

assign select_ln789_5_fu_3542_p3 = ((and_ln416_5_fu_3525_p2[0:0] == 1'b1) ? xor_ln780_3_fu_3530_p2 : tmp_65_reg_9910_pp0_iter13_reg);

assign select_ln789_6_fu_6822_p3 = ((and_ln416_6_fu_6784_p2[0:0] == 1'b1) ? and_ln789_8_fu_6816_p2 : icmp_ln1049_2_reg_11619);

assign select_ln789_7_fu_6960_p3 = ((and_ln416_7_fu_6922_p2[0:0] == 1'b1) ? and_ln789_9_fu_6954_p2 : icmp_ln1049_3_reg_11636);

assign select_ln789_8_fu_2784_p3 = ((and_ln416_8_fu_2767_p2[0:0] == 1'b1) ? xor_ln780_4_fu_2772_p2 : tmp_91_reg_9572_pp0_iter12_reg);

assign select_ln789_9_fu_3646_p3 = ((and_ln416_9_fu_3629_p2[0:0] == 1'b1) ? xor_ln780_5_fu_3634_p2 : tmp_102_reg_9954_pp0_iter13_reg);

assign select_ln789_fu_2566_p3 = ((and_ln416_fu_2549_p2[0:0] == 1'b1) ? xor_ln780_fu_2554_p2 : tmp_6_reg_9520_pp0_iter12_reg);

assign sext_ln1169_10_fu_4266_p1 = $signed(p_Result_93_2_reg_9109_pp0_iter14_reg);

assign sext_ln1169_11_fu_4326_p1 = $signed(p_Result_95_2_reg_9114_pp0_iter16_reg);

assign sext_ln1169_14_fu_4275_p1 = $signed(p_Result_93_3_reg_9119_pp0_iter14_reg);

assign sext_ln1169_15_fu_4329_p1 = $signed(p_Result_95_3_reg_9124_pp0_iter16_reg);

assign sext_ln1169_18_fu_4284_p1 = $signed(p_Result_93_4_reg_9129_pp0_iter14_reg);

assign sext_ln1169_19_fu_4332_p1 = $signed(p_Result_95_4_reg_9134_pp0_iter16_reg);

assign sext_ln1169_22_fu_4293_p1 = $signed(p_Result_93_5_reg_9139_pp0_iter14_reg);

assign sext_ln1169_23_fu_4335_p1 = $signed(p_Result_95_5_reg_9144_pp0_iter16_reg);

assign sext_ln1169_26_fu_4302_p1 = $signed(p_Result_93_6_reg_9149_pp0_iter14_reg);

assign sext_ln1169_27_fu_4338_p1 = $signed(p_Result_95_6_reg_9154_pp0_iter16_reg);

assign sext_ln1169_2_fu_4248_p1 = $signed(trunc_ln674_1_reg_9089_pp0_iter14_reg);

assign sext_ln1169_30_fu_4311_p1 = $signed(p_Result_93_7_reg_9159_pp0_iter14_reg);

assign sext_ln1169_31_fu_4341_p1 = $signed(p_Result_95_7_reg_9164_pp0_iter16_reg);

assign sext_ln1169_3_fu_4320_p1 = $signed(p_Result_8_reg_9094_pp0_iter16_reg);

assign sext_ln1169_6_fu_4257_p1 = $signed(p_Result_93_1_reg_9099_pp0_iter14_reg);

assign sext_ln1169_7_fu_4323_p1 = $signed(p_Result_95_1_reg_9104_pp0_iter16_reg);

assign sext_ln1171_10_fu_4272_p1 = select_ln384_21_reg_10467;

assign sext_ln1171_11_fu_4278_p1 = select_ln384_3_reg_10407_pp0_iter14_reg;

assign sext_ln1171_12_fu_4281_p1 = select_ln384_28_reg_10472;

assign sext_ln1171_13_fu_4287_p1 = select_ln384_34_reg_10417_pp0_iter14_reg;

assign sext_ln1171_14_fu_4290_p1 = select_ln384_36_reg_10477;

assign sext_ln1171_15_fu_4296_p1 = select_ln384_42_reg_10427_pp0_iter14_reg;

assign sext_ln1171_16_fu_4299_p1 = select_ln384_44_reg_10482;

assign sext_ln1171_17_fu_4305_p1 = select_ln384_50_reg_10437_pp0_iter14_reg;

assign sext_ln1171_18_fu_4308_p1 = select_ln384_52_reg_10487;

assign sext_ln1171_19_fu_4314_p1 = select_ln384_7_reg_10447_pp0_iter14_reg;

assign sext_ln1171_1_fu_4254_p1 = select_ln384_6_reg_10457;

assign sext_ln1171_20_fu_4317_p1 = select_ln384_59_reg_10492;

assign sext_ln1171_2_fu_4260_p1 = select_ln384_1_reg_10387_pp0_iter14_reg;

assign sext_ln1171_8_fu_4263_p1 = select_ln384_14_reg_10462;

assign sext_ln1171_9_fu_4269_p1 = select_ln384_2_reg_10397_pp0_iter14_reg;

assign sext_ln1171_fu_4251_p1 = select_ln384_4_reg_10377_pp0_iter14_reg;

assign sext_ln1246_10_fu_4738_p1 = $signed(shl_ln737_21_fu_4731_p3);

assign sext_ln1246_11_fu_4773_p1 = $signed(shl_ln737_22_fu_4766_p3);

assign sext_ln1246_12_fu_4810_p1 = $signed(shl_ln737_25_fu_4803_p3);

assign sext_ln1246_13_fu_4845_p1 = $signed(shl_ln737_26_fu_4838_p3);

assign sext_ln1246_14_fu_4882_p1 = $signed(shl_ln737_29_fu_4875_p3);

assign sext_ln1246_15_fu_4917_p1 = $signed(shl_ln737_30_fu_4910_p3);

assign sext_ln1246_1_fu_4413_p1 = $signed(shl_ln737_3_fu_4406_p3);

assign sext_ln1246_2_fu_4450_p1 = $signed(shl_ln737_6_fu_4443_p3);

assign sext_ln1246_3_fu_4485_p1 = $signed(shl_ln737_7_fu_4478_p3);

assign sext_ln1246_4_fu_4522_p1 = $signed(shl_ln737_s_fu_4515_p3);

assign sext_ln1246_5_fu_4557_p1 = $signed(shl_ln737_10_fu_4550_p3);

assign sext_ln1246_6_fu_4594_p1 = $signed(shl_ln737_13_fu_4587_p3);

assign sext_ln1246_7_fu_4629_p1 = $signed(shl_ln737_14_fu_4622_p3);

assign sext_ln1246_8_fu_4666_p1 = $signed(shl_ln737_17_fu_4659_p3);

assign sext_ln1246_9_fu_4701_p1 = $signed(shl_ln737_18_fu_4694_p3);

assign sext_ln1246_fu_4378_p1 = $signed(shl_ln737_2_fu_4371_p3);

assign sext_ln712_14_fu_1537_p1 = $signed(shl_ln737_9_fu_1530_p3);

assign sext_ln712_15_fu_1541_p1 = mul_ln1171_13_reg_9756;

assign sext_ln712_1_fu_1347_p1 = mul_ln1171_1_reg_9726;

assign sext_ln712_20_fu_1634_p1 = $signed(shl_ln737_12_fu_1627_p3);

assign sext_ln712_21_fu_1638_p1 = mul_ln1171_19_reg_9771;

assign sext_ln712_26_fu_1731_p1 = $signed(shl_ln737_16_fu_1724_p3);

assign sext_ln712_27_fu_1735_p1 = mul_ln1171_25_reg_9786;

assign sext_ln712_32_fu_1828_p1 = $signed(shl_ln737_20_fu_1821_p3);

assign sext_ln712_33_fu_1832_p1 = mul_ln1171_31_reg_9801;

assign sext_ln712_38_fu_1925_p1 = $signed(shl_ln737_24_fu_1918_p3);

assign sext_ln712_39_fu_1929_p1 = mul_ln1171_37_reg_9816;

assign sext_ln712_3_fu_1343_p1 = $signed(shl_ln737_1_fu_1336_p3);

assign sext_ln712_44_fu_2022_p1 = $signed(shl_ln737_28_fu_2015_p3);

assign sext_ln712_45_fu_2026_p1 = mul_ln1171_43_reg_9831;

assign sext_ln712_8_fu_1440_p1 = $signed(shl_ln737_5_fu_1433_p3);

assign sext_ln712_9_fu_1444_p1 = mul_ln1171_7_reg_9741;

assign sext_ln736_1_fu_4440_p1 = sub_ln1246_5_reg_10779;

assign sext_ln736_2_fu_4512_p1 = sub_ln1246_9_reg_10789;

assign sext_ln736_3_fu_4584_p1 = sub_ln1246_13_reg_10799;

assign sext_ln736_4_fu_4656_p1 = sub_ln1246_17_reg_10809;

assign sext_ln736_5_fu_4728_p1 = sub_ln1246_21_reg_10819;

assign sext_ln736_6_fu_4800_p1 = sub_ln1246_25_reg_10829;

assign sext_ln736_7_fu_4872_p1 = sub_ln1246_29_reg_10839;

assign sext_ln736_fu_4368_p1 = sub_ln1246_1_reg_10769;

assign shl_ln737_10_fu_4550_p3 = {{tmp_81_reg_9194_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_11_fu_1076_p3 = {{trunc_ln95_5_reg_9300_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_12_fu_1627_p3 = {{trunc_ln95_s_reg_9306_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_13_fu_4587_p3 = {{tmp_84_reg_9199_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_14_fu_4622_p3 = {{tmp_85_reg_9204_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_15_fu_1104_p3 = {{trunc_ln95_6_reg_9317_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_16_fu_1724_p3 = {{trunc_ln95_8_reg_9323_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_17_fu_4659_p3 = {{tmp_88_reg_9209_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_18_fu_4694_p3 = {{tmp_89_reg_9214_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_19_fu_1132_p3 = {{trunc_ln95_9_reg_9334_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_1_fu_1336_p3 = {{trunc_ln95_1_reg_9255_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_20_fu_1821_p3 = {{trunc_ln95_10_reg_9340_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_21_fu_4731_p3 = {{tmp_92_reg_9219_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_22_fu_4766_p3 = {{tmp_93_reg_9224_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_23_fu_1160_p3 = {{trunc_ln95_11_reg_9351_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_24_fu_1918_p3 = {{trunc_ln95_12_reg_9357_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_25_fu_4803_p3 = {{tmp_96_reg_9229_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_26_fu_4838_p3 = {{tmp_97_reg_9234_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_27_fu_1188_p3 = {{trunc_ln95_13_reg_9368_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_28_fu_2015_p3 = {{trunc_ln95_14_reg_9374_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_29_fu_4875_p3 = {{tmp_100_reg_9239_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_2_fu_4371_p3 = {{trunc_ln737_reg_9169_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_30_fu_4910_p3 = {{tmp_101_reg_9244_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_3_fu_4406_p3 = {{tmp_s_reg_9174_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_4_fu_1020_p3 = {{trunc_ln95_2_reg_9266_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_5_fu_1433_p3 = {{trunc_ln95_4_reg_9272_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_6_fu_4443_p3 = {{tmp_2_reg_9179_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_7_fu_4478_p3 = {{tmp_10_reg_9184_pp0_iter19_reg}, {17'd0}};

assign shl_ln737_8_fu_1048_p3 = {{trunc_ln95_3_reg_9283_pp0_iter8_reg}, {25'd0}};

assign shl_ln737_9_fu_1530_p3 = {{trunc_ln95_7_reg_9289_pp0_iter10_reg}, {25'd0}};

assign shl_ln737_s_fu_4515_p3 = {{tmp_80_reg_9189_pp0_iter19_reg}, {17'd0}};

assign shl_ln_fu_992_p3 = {{trunc_ln95_reg_9249_pp0_iter8_reg}, {25'd0}};

assign sub_ln1246_10_fu_4526_p2 = ($signed(sext_ln736_2_fu_4512_p1) - $signed(sext_ln1246_4_fu_4522_p1));

assign sub_ln1246_11_fu_4561_p2 = ($signed(add_ln1245_5_reg_10794) - $signed(sext_ln1246_5_fu_4557_p1));

assign sub_ln1246_14_fu_4598_p2 = ($signed(sext_ln736_3_fu_4584_p1) - $signed(sext_ln1246_6_fu_4594_p1));

assign sub_ln1246_15_fu_4633_p2 = ($signed(add_ln1245_7_reg_10804) - $signed(sext_ln1246_7_fu_4629_p1));

assign sub_ln1246_18_fu_4670_p2 = ($signed(sext_ln736_4_fu_4656_p1) - $signed(sext_ln1246_8_fu_4666_p1));

assign sub_ln1246_19_fu_4705_p2 = ($signed(add_ln1245_9_reg_10814) - $signed(sext_ln1246_9_fu_4701_p1));

assign sub_ln1246_22_fu_4742_p2 = ($signed(sext_ln736_5_fu_4728_p1) - $signed(sext_ln1246_10_fu_4738_p1));

assign sub_ln1246_23_fu_4777_p2 = ($signed(add_ln1245_11_reg_10824) - $signed(sext_ln1246_11_fu_4773_p1));

assign sub_ln1246_26_fu_4814_p2 = ($signed(sext_ln736_6_fu_4800_p1) - $signed(sext_ln1246_12_fu_4810_p1));

assign sub_ln1246_27_fu_4849_p2 = ($signed(add_ln1245_13_reg_10834) - $signed(sext_ln1246_13_fu_4845_p1));

assign sub_ln1246_2_fu_4382_p2 = ($signed(sext_ln736_fu_4368_p1) - $signed(sext_ln1246_fu_4378_p1));

assign sub_ln1246_30_fu_4886_p2 = ($signed(sext_ln736_7_fu_4872_p1) - $signed(sext_ln1246_14_fu_4882_p1));

assign sub_ln1246_31_fu_4921_p2 = ($signed(add_ln1245_15_reg_10844) - $signed(sext_ln1246_15_fu_4917_p1));

assign sub_ln1246_3_fu_4417_p2 = ($signed(add_ln1245_1_reg_10774) - $signed(sext_ln1246_1_fu_4413_p1));

assign sub_ln1246_6_fu_4454_p2 = ($signed(sext_ln736_1_fu_4440_p1) - $signed(sext_ln1246_2_fu_4450_p1));

assign sub_ln1246_7_fu_4489_p2 = ($signed(add_ln1245_3_reg_10784) - $signed(sext_ln1246_3_fu_4485_p1));

assign tmp_103_fu_2192_p3 = add_ln1245_4_reg_9947[32'd25];

assign tmp_104_fu_2199_p3 = add_ln1245_4_reg_9947[32'd24];

assign tmp_108_fu_5100_p3 = sub_ln1246_10_reg_10945[32'd17];

assign tmp_109_fu_5749_p3 = sub_ln1246_10_reg_10945_pp0_iter21_reg[32'd16];

assign tmp_110_fu_7048_p3 = sub_ln1246_10_reg_10945_pp0_iter23_reg[32'd32];

assign tmp_112_fu_7066_p3 = sub_ln1246_10_reg_10945_pp0_iter23_reg[32'd34];

assign tmp_113_fu_7079_p3 = sub_ln1246_10_reg_10945_pp0_iter23_reg[32'd33];

assign tmp_115_fu_5139_p3 = sub_ln1246_11_reg_10969[32'd17];

assign tmp_116_fu_5792_p3 = sub_ln1246_11_reg_10969_pp0_iter21_reg[32'd16];

assign tmp_117_fu_7186_p3 = sub_ln1246_11_reg_10969_pp0_iter23_reg[32'd32];

assign tmp_119_fu_7204_p3 = sub_ln1246_11_reg_10969_pp0_iter23_reg[32'd34];

assign tmp_11_fu_1296_p3 = sub_ln1246_reg_9513_pp0_iter10_reg[32'd24];

assign tmp_120_fu_7217_p3 = sub_ln1246_11_reg_10969_pp0_iter23_reg[32'd33];

assign tmp_123_fu_1580_p3 = sub_ln1246_12_reg_9591_pp0_iter10_reg[32'd25];

assign tmp_124_fu_1587_p3 = sub_ln1246_12_reg_9591_pp0_iter10_reg[32'd24];

assign tmp_128_fu_2253_p3 = add_ln1245_6_reg_9991[32'd25];

assign tmp_129_fu_2260_p3 = add_ln1245_6_reg_9991[32'd24];

assign tmp_12_fu_5077_p4 = {{sub_ln1246_7_reg_10921[15:1]}};

assign tmp_133_fu_5178_p3 = sub_ln1246_14_reg_10993[32'd17];

assign tmp_134_fu_5835_p3 = sub_ln1246_14_reg_10993_pp0_iter21_reg[32'd16];

assign tmp_135_fu_7324_p3 = sub_ln1246_14_reg_10993_pp0_iter23_reg[32'd32];

assign tmp_137_fu_7342_p3 = sub_ln1246_14_reg_10993_pp0_iter23_reg[32'd34];

assign tmp_138_fu_7355_p3 = sub_ln1246_14_reg_10993_pp0_iter23_reg[32'd33];

assign tmp_140_fu_5217_p3 = sub_ln1246_15_reg_11017[32'd17];

assign tmp_141_fu_5878_p3 = sub_ln1246_15_reg_11017_pp0_iter21_reg[32'd16];

assign tmp_142_fu_7462_p3 = sub_ln1246_15_reg_11017_pp0_iter23_reg[32'd32];

assign tmp_144_fu_7480_p3 = sub_ln1246_15_reg_11017_pp0_iter23_reg[32'd34];

assign tmp_145_fu_7493_p3 = sub_ln1246_15_reg_11017_pp0_iter23_reg[32'd33];

assign tmp_148_fu_1677_p3 = sub_ln1246_16_reg_9617_pp0_iter10_reg[32'd25];

assign tmp_149_fu_1684_p3 = sub_ln1246_16_reg_9617_pp0_iter10_reg[32'd24];

assign tmp_153_fu_2314_p3 = add_ln1245_8_reg_10035[32'd25];

assign tmp_154_fu_2321_p3 = add_ln1245_8_reg_10035[32'd24];

assign tmp_158_fu_5256_p3 = sub_ln1246_18_reg_11041[32'd17];

assign tmp_159_fu_5921_p3 = sub_ln1246_18_reg_11041_pp0_iter21_reg[32'd16];

assign tmp_160_fu_7600_p3 = sub_ln1246_18_reg_11041_pp0_iter23_reg[32'd32];

assign tmp_162_fu_7618_p3 = sub_ln1246_18_reg_11041_pp0_iter23_reg[32'd34];

assign tmp_163_fu_7631_p3 = sub_ln1246_18_reg_11041_pp0_iter23_reg[32'd33];

assign tmp_165_fu_5295_p3 = sub_ln1246_19_reg_11065[32'd17];

assign tmp_166_fu_5964_p3 = sub_ln1246_19_reg_11065_pp0_iter21_reg[32'd16];

assign tmp_167_fu_7738_p3 = sub_ln1246_19_reg_11065_pp0_iter23_reg[32'd32];

assign tmp_169_fu_7756_p3 = sub_ln1246_19_reg_11065_pp0_iter23_reg[32'd34];

assign tmp_16_fu_5116_p4 = {{sub_ln1246_10_reg_10945[15:1]}};

assign tmp_170_fu_7769_p3 = sub_ln1246_19_reg_11065_pp0_iter23_reg[32'd33];

assign tmp_173_fu_1774_p3 = sub_ln1246_20_reg_9643_pp0_iter10_reg[32'd25];

assign tmp_174_fu_1781_p3 = sub_ln1246_20_reg_9643_pp0_iter10_reg[32'd24];

assign tmp_178_fu_2375_p3 = add_ln1245_10_reg_10079[32'd25];

assign tmp_179_fu_2382_p3 = add_ln1245_10_reg_10079[32'd24];

assign tmp_183_fu_5334_p3 = sub_ln1246_22_reg_11089[32'd17];

assign tmp_184_fu_6007_p3 = sub_ln1246_22_reg_11089_pp0_iter21_reg[32'd16];

assign tmp_185_fu_7876_p3 = sub_ln1246_22_reg_11089_pp0_iter23_reg[32'd32];

assign tmp_187_fu_7894_p3 = sub_ln1246_22_reg_11089_pp0_iter23_reg[32'd34];

assign tmp_188_fu_7907_p3 = sub_ln1246_22_reg_11089_pp0_iter23_reg[32'd33];

assign tmp_190_fu_5373_p3 = sub_ln1246_23_reg_11113[32'd17];

assign tmp_191_fu_6050_p3 = sub_ln1246_23_reg_11113_pp0_iter21_reg[32'd16];

assign tmp_192_fu_8014_p3 = sub_ln1246_23_reg_11113_pp0_iter23_reg[32'd32];

assign tmp_194_fu_8032_p3 = sub_ln1246_23_reg_11113_pp0_iter23_reg[32'd34];

assign tmp_195_fu_8045_p3 = sub_ln1246_23_reg_11113_pp0_iter23_reg[32'd33];

assign tmp_198_fu_1871_p3 = sub_ln1246_24_reg_9669_pp0_iter10_reg[32'd25];

assign tmp_199_fu_1878_p3 = sub_ln1246_24_reg_9669_pp0_iter10_reg[32'd24];

assign tmp_19_fu_2070_p3 = add_ln1245_reg_9859[32'd25];

assign tmp_1_fu_4999_p4 = {{sub_ln1246_3_reg_10873[15:1]}};

assign tmp_203_fu_2436_p3 = add_ln1245_12_reg_10123[32'd25];

assign tmp_204_fu_2443_p3 = add_ln1245_12_reg_10123[32'd24];

assign tmp_208_fu_5412_p3 = sub_ln1246_26_reg_11137[32'd17];

assign tmp_209_fu_6093_p3 = sub_ln1246_26_reg_11137_pp0_iter21_reg[32'd16];

assign tmp_20_fu_5155_p4 = {{sub_ln1246_11_reg_10969[15:1]}};

assign tmp_210_fu_8152_p3 = sub_ln1246_26_reg_11137_pp0_iter23_reg[32'd32];

assign tmp_212_fu_8170_p3 = sub_ln1246_26_reg_11137_pp0_iter23_reg[32'd34];

assign tmp_213_fu_8183_p3 = sub_ln1246_26_reg_11137_pp0_iter23_reg[32'd33];

assign tmp_215_fu_5451_p3 = sub_ln1246_27_reg_11161[32'd17];

assign tmp_216_fu_6136_p3 = sub_ln1246_27_reg_11161_pp0_iter21_reg[32'd16];

assign tmp_217_fu_8290_p3 = sub_ln1246_27_reg_11161_pp0_iter23_reg[32'd32];

assign tmp_219_fu_8308_p3 = sub_ln1246_27_reg_11161_pp0_iter23_reg[32'd34];

assign tmp_21_fu_2077_p3 = add_ln1245_reg_9859[32'd24];

assign tmp_220_fu_8321_p3 = sub_ln1246_27_reg_11161_pp0_iter23_reg[32'd33];

assign tmp_223_fu_1968_p3 = sub_ln1246_28_reg_9695_pp0_iter10_reg[32'd25];

assign tmp_224_fu_1975_p3 = sub_ln1246_28_reg_9695_pp0_iter10_reg[32'd24];

assign tmp_228_fu_2497_p3 = add_ln1245_14_reg_10167[32'd25];

assign tmp_229_fu_2504_p3 = add_ln1245_14_reg_10167[32'd24];

assign tmp_233_fu_5490_p3 = sub_ln1246_30_reg_11185[32'd17];

assign tmp_234_fu_6179_p3 = sub_ln1246_30_reg_11185_pp0_iter21_reg[32'd16];

assign tmp_235_fu_8428_p3 = sub_ln1246_30_reg_11185_pp0_iter23_reg[32'd32];

assign tmp_237_fu_8446_p3 = sub_ln1246_30_reg_11185_pp0_iter23_reg[32'd34];

assign tmp_238_fu_8459_p3 = sub_ln1246_30_reg_11185_pp0_iter23_reg[32'd33];

assign tmp_240_fu_5529_p3 = sub_ln1246_31_reg_11209[32'd17];

assign tmp_241_fu_6222_p3 = sub_ln1246_31_reg_11209_pp0_iter21_reg[32'd16];

assign tmp_242_fu_8566_p3 = sub_ln1246_31_reg_11209_pp0_iter23_reg[32'd32];

assign tmp_244_fu_8584_p3 = sub_ln1246_31_reg_11209_pp0_iter23_reg[32'd34];

assign tmp_245_fu_8597_p3 = sub_ln1246_31_reg_11209_pp0_iter23_reg[32'd33];

assign tmp_24_fu_5194_p4 = {{sub_ln1246_14_reg_10993[15:1]}};

assign tmp_28_fu_5233_p4 = {{sub_ln1246_15_reg_11017[15:1]}};

assign tmp_29_fu_4944_p3 = sub_ln1246_2_reg_10849[32'd17];

assign tmp_31_fu_5577_p3 = sub_ln1246_2_reg_10849_pp0_iter21_reg[32'd16];

assign tmp_32_fu_5272_p4 = {{sub_ln1246_18_reg_11041[15:1]}};

assign tmp_33_fu_6496_p3 = sub_ln1246_2_reg_10849_pp0_iter23_reg[32'd32];

assign tmp_36_fu_5311_p4 = {{sub_ln1246_19_reg_11065[15:1]}};

assign tmp_37_fu_6514_p3 = sub_ln1246_2_reg_10849_pp0_iter23_reg[32'd34];

assign tmp_39_fu_6527_p3 = sub_ln1246_2_reg_10849_pp0_iter23_reg[32'd33];

assign tmp_40_fu_5350_p4 = {{sub_ln1246_22_reg_11089[15:1]}};

assign tmp_43_fu_4983_p3 = sub_ln1246_3_reg_10873[32'd17];

assign tmp_44_fu_5389_p4 = {{sub_ln1246_23_reg_11113[15:1]}};

assign tmp_45_fu_5620_p3 = sub_ln1246_3_reg_10873_pp0_iter21_reg[32'd16];

assign tmp_47_fu_6634_p3 = sub_ln1246_3_reg_10873_pp0_iter23_reg[32'd32];

assign tmp_48_fu_5428_p4 = {{sub_ln1246_26_reg_11137[15:1]}};

assign tmp_51_fu_6652_p3 = sub_ln1246_3_reg_10873_pp0_iter23_reg[32'd34];

assign tmp_52_fu_5467_p4 = {{sub_ln1246_27_reg_11161[15:1]}};

assign tmp_53_fu_6665_p3 = sub_ln1246_3_reg_10873_pp0_iter23_reg[32'd33];

assign tmp_56_fu_5506_p4 = {{sub_ln1246_30_reg_11185[15:1]}};

assign tmp_59_fu_1386_p3 = sub_ln1246_4_reg_9539_pp0_iter10_reg[32'd25];

assign tmp_5_fu_5038_p4 = {{sub_ln1246_6_reg_10897[15:1]}};

assign tmp_60_fu_5545_p4 = {{sub_ln1246_31_reg_11209[15:1]}};

assign tmp_61_fu_1393_p3 = sub_ln1246_4_reg_9539_pp0_iter10_reg[32'd24];

assign tmp_66_fu_2131_p3 = add_ln1245_2_reg_9903[32'd25];

assign tmp_67_fu_2138_p3 = add_ln1245_2_reg_9903[32'd24];

assign tmp_71_fu_5022_p3 = sub_ln1246_6_reg_10897[32'd17];

assign tmp_72_fu_5663_p3 = sub_ln1246_6_reg_10897_pp0_iter21_reg[32'd16];

assign tmp_73_fu_6772_p3 = sub_ln1246_6_reg_10897_pp0_iter23_reg[32'd32];

assign tmp_75_fu_6790_p3 = sub_ln1246_6_reg_10897_pp0_iter23_reg[32'd34];

assign tmp_76_fu_6803_p3 = sub_ln1246_6_reg_10897_pp0_iter23_reg[32'd33];

assign tmp_78_fu_5061_p3 = sub_ln1246_7_reg_10921[32'd17];

assign tmp_79_fu_5706_p3 = sub_ln1246_7_reg_10921_pp0_iter21_reg[32'd16];

assign tmp_7_fu_4960_p4 = {{sub_ln1246_2_reg_10849[15:1]}};

assign tmp_82_fu_6910_p3 = sub_ln1246_7_reg_10921_pp0_iter23_reg[32'd32];

assign tmp_86_fu_6928_p3 = sub_ln1246_7_reg_10921_pp0_iter23_reg[32'd34];

assign tmp_87_fu_6941_p3 = sub_ln1246_7_reg_10921_pp0_iter23_reg[32'd33];

assign tmp_8_fu_1289_p3 = sub_ln1246_reg_9513_pp0_iter10_reg[32'd25];

assign tmp_94_fu_1483_p3 = sub_ln1246_8_reg_9565_pp0_iter10_reg[32'd25];

assign tmp_95_fu_1490_p3 = sub_ln1246_8_reg_9565_pp0_iter10_reg[32'd24];

assign trunc_ln2_fu_1280_p4 = {{sub_ln1246_reg_9513_pp0_iter10_reg[42:25]}};

assign trunc_ln412_10_fu_5341_p1 = sub_ln1246_22_reg_11089[0:0];

assign trunc_ln412_11_fu_5380_p1 = sub_ln1246_23_reg_11113[0:0];

assign trunc_ln412_12_fu_5419_p1 = sub_ln1246_26_reg_11137[0:0];

assign trunc_ln412_13_fu_5458_p1 = sub_ln1246_27_reg_11161[0:0];

assign trunc_ln412_14_fu_5497_p1 = sub_ln1246_30_reg_11185[0:0];

assign trunc_ln412_15_fu_5536_p1 = sub_ln1246_31_reg_11209[0:0];

assign trunc_ln412_1_fu_4990_p1 = sub_ln1246_3_reg_10873[0:0];

assign trunc_ln412_2_fu_5029_p1 = sub_ln1246_6_reg_10897[0:0];

assign trunc_ln412_3_fu_5068_p1 = sub_ln1246_7_reg_10921[0:0];

assign trunc_ln412_4_fu_5107_p1 = sub_ln1246_10_reg_10945[0:0];

assign trunc_ln412_5_fu_5146_p1 = sub_ln1246_11_reg_10969[0:0];

assign trunc_ln412_6_fu_5185_p1 = sub_ln1246_14_reg_10993[0:0];

assign trunc_ln412_7_fu_5224_p1 = sub_ln1246_15_reg_11017[0:0];

assign trunc_ln412_8_fu_5263_p1 = sub_ln1246_18_reg_11041[0:0];

assign trunc_ln412_9_fu_5302_p1 = sub_ln1246_19_reg_11065[0:0];

assign trunc_ln412_fu_4951_p1 = sub_ln1246_2_reg_10849[0:0];

assign trunc_ln674_1_fu_343_p1 = in_r[15:0];

assign trunc_ln717_10_fu_5783_p4 = {{sub_ln1246_11_reg_10969_pp0_iter21_reg[32:17]}};

assign trunc_ln717_11_fu_1571_p4 = {{sub_ln1246_12_reg_9591_pp0_iter10_reg[42:25]}};

assign trunc_ln717_12_fu_2244_p4 = {{add_ln1245_6_reg_9991[42:25]}};

assign trunc_ln717_13_fu_5826_p4 = {{sub_ln1246_14_reg_10993_pp0_iter21_reg[32:17]}};

assign trunc_ln717_14_fu_5869_p4 = {{sub_ln1246_15_reg_11017_pp0_iter21_reg[32:17]}};

assign trunc_ln717_15_fu_1668_p4 = {{sub_ln1246_16_reg_9617_pp0_iter10_reg[42:25]}};

assign trunc_ln717_16_fu_2305_p4 = {{add_ln1245_8_reg_10035[42:25]}};

assign trunc_ln717_17_fu_5912_p4 = {{sub_ln1246_18_reg_11041_pp0_iter21_reg[32:17]}};

assign trunc_ln717_18_fu_5955_p4 = {{sub_ln1246_19_reg_11065_pp0_iter21_reg[32:17]}};

assign trunc_ln717_19_fu_1765_p4 = {{sub_ln1246_20_reg_9643_pp0_iter10_reg[42:25]}};

assign trunc_ln717_1_fu_2061_p4 = {{add_ln1245_reg_9859[42:25]}};

assign trunc_ln717_20_fu_2366_p4 = {{add_ln1245_10_reg_10079[42:25]}};

assign trunc_ln717_21_fu_5998_p4 = {{sub_ln1246_22_reg_11089_pp0_iter21_reg[32:17]}};

assign trunc_ln717_22_fu_6041_p4 = {{sub_ln1246_23_reg_11113_pp0_iter21_reg[32:17]}};

assign trunc_ln717_23_fu_1862_p4 = {{sub_ln1246_24_reg_9669_pp0_iter10_reg[42:25]}};

assign trunc_ln717_24_fu_2427_p4 = {{add_ln1245_12_reg_10123[42:25]}};

assign trunc_ln717_25_fu_6084_p4 = {{sub_ln1246_26_reg_11137_pp0_iter21_reg[32:17]}};

assign trunc_ln717_26_fu_6127_p4 = {{sub_ln1246_27_reg_11161_pp0_iter21_reg[32:17]}};

assign trunc_ln717_27_fu_1959_p4 = {{sub_ln1246_28_reg_9695_pp0_iter10_reg[42:25]}};

assign trunc_ln717_28_fu_2488_p4 = {{add_ln1245_14_reg_10167[42:25]}};

assign trunc_ln717_29_fu_6170_p4 = {{sub_ln1246_30_reg_11185_pp0_iter21_reg[32:17]}};

assign trunc_ln717_2_fu_5568_p4 = {{sub_ln1246_2_reg_10849_pp0_iter21_reg[32:17]}};

assign trunc_ln717_30_fu_6213_p4 = {{sub_ln1246_31_reg_11209_pp0_iter21_reg[32:17]}};

assign trunc_ln717_3_fu_5611_p4 = {{sub_ln1246_3_reg_10873_pp0_iter21_reg[32:17]}};

assign trunc_ln717_4_fu_1377_p4 = {{sub_ln1246_4_reg_9539_pp0_iter10_reg[42:25]}};

assign trunc_ln717_5_fu_2122_p4 = {{add_ln1245_2_reg_9903[42:25]}};

assign trunc_ln717_6_fu_5654_p4 = {{sub_ln1246_6_reg_10897_pp0_iter21_reg[32:17]}};

assign trunc_ln717_7_fu_5697_p4 = {{sub_ln1246_7_reg_10921_pp0_iter21_reg[32:17]}};

assign trunc_ln717_8_fu_1474_p4 = {{sub_ln1246_8_reg_9565_pp0_iter10_reg[42:25]}};

assign trunc_ln717_9_fu_2183_p4 = {{add_ln1245_4_reg_9947[42:25]}};

assign trunc_ln717_s_fu_5740_p4 = {{sub_ln1246_10_reg_10945_pp0_iter21_reg[32:17]}};

assign trunc_ln727_10_fu_1150_p1 = grp_fu_8830_p3[23:0];

assign trunc_ln727_11_fu_1261_p1 = grp_fu_8841_p2[23:0];

assign trunc_ln727_12_fu_1178_p1 = grp_fu_8848_p3[23:0];

assign trunc_ln727_13_fu_1269_p1 = grp_fu_8859_p2[23:0];

assign trunc_ln727_14_fu_1206_p1 = grp_fu_8866_p3[23:0];

assign trunc_ln727_15_fu_1277_p1 = grp_fu_8877_p2[23:0];

assign trunc_ln727_1_fu_1221_p1 = grp_fu_8751_p2[23:0];

assign trunc_ln727_2_fu_1038_p1 = grp_fu_8758_p3[23:0];

assign trunc_ln727_3_fu_1229_p1 = grp_fu_8769_p2[23:0];

assign trunc_ln727_4_fu_1066_p1 = grp_fu_8776_p3[23:0];

assign trunc_ln727_5_fu_1237_p1 = grp_fu_8787_p2[23:0];

assign trunc_ln727_6_fu_1094_p1 = grp_fu_8794_p3[23:0];

assign trunc_ln727_7_fu_1245_p1 = grp_fu_8805_p2[23:0];

assign trunc_ln727_8_fu_1122_p1 = grp_fu_8812_p3[23:0];

assign trunc_ln727_9_fu_1253_p1 = grp_fu_8823_p2[23:0];

assign trunc_ln727_fu_1010_p1 = grp_fu_8740_p3[23:0];

assign trunc_ln737_fu_574_p1 = centers_q0[15:0];

assign trunc_ln799_10_fu_2235_p1 = add_ln415_9_fu_2221_p2[16:0];

assign trunc_ln799_11_fu_5779_p1 = add_ln415_10_fu_5765_p2[14:0];

assign trunc_ln799_12_fu_5822_p1 = add_ln415_11_fu_5808_p2[14:0];

assign trunc_ln799_13_fu_1623_p1 = add_ln415_12_fu_1609_p2[16:0];

assign trunc_ln799_14_fu_2296_p1 = add_ln415_13_fu_2282_p2[16:0];

assign trunc_ln799_15_fu_5865_p1 = add_ln415_14_fu_5851_p2[14:0];

assign trunc_ln799_16_fu_5908_p1 = add_ln415_15_fu_5894_p2[14:0];

assign trunc_ln799_17_fu_1720_p1 = add_ln415_16_fu_1706_p2[16:0];

assign trunc_ln799_18_fu_2357_p1 = add_ln415_17_fu_2343_p2[16:0];

assign trunc_ln799_19_fu_5951_p1 = add_ln415_18_fu_5937_p2[14:0];

assign trunc_ln799_20_fu_5994_p1 = add_ln415_19_fu_5980_p2[14:0];

assign trunc_ln799_21_fu_1817_p1 = add_ln415_20_fu_1803_p2[16:0];

assign trunc_ln799_22_fu_2418_p1 = add_ln415_21_fu_2404_p2[16:0];

assign trunc_ln799_23_fu_6037_p1 = add_ln415_22_fu_6023_p2[14:0];

assign trunc_ln799_24_fu_6080_p1 = add_ln415_23_fu_6066_p2[14:0];

assign trunc_ln799_25_fu_1914_p1 = add_ln415_24_fu_1900_p2[16:0];

assign trunc_ln799_26_fu_2479_p1 = add_ln415_25_fu_2465_p2[16:0];

assign trunc_ln799_27_fu_6123_p1 = add_ln415_26_fu_6109_p2[14:0];

assign trunc_ln799_28_fu_6166_p1 = add_ln415_27_fu_6152_p2[14:0];

assign trunc_ln799_29_fu_2011_p1 = add_ln415_28_fu_1997_p2[16:0];

assign trunc_ln799_2_fu_2113_p1 = add_ln415_1_fu_2099_p2[16:0];

assign trunc_ln799_30_fu_2540_p1 = add_ln415_29_fu_2526_p2[16:0];

assign trunc_ln799_31_fu_6209_p1 = add_ln415_30_fu_6195_p2[14:0];

assign trunc_ln799_32_fu_6252_p1 = add_ln415_31_fu_6238_p2[14:0];

assign trunc_ln799_3_fu_5607_p1 = add_ln415_2_fu_5593_p2[14:0];

assign trunc_ln799_4_fu_5650_p1 = add_ln415_3_fu_5636_p2[14:0];

assign trunc_ln799_5_fu_1429_p1 = add_ln415_4_fu_1415_p2[16:0];

assign trunc_ln799_6_fu_2174_p1 = add_ln415_5_fu_2160_p2[16:0];

assign trunc_ln799_7_fu_5693_p1 = add_ln415_6_fu_5679_p2[14:0];

assign trunc_ln799_8_fu_5736_p1 = add_ln415_7_fu_5722_p2[14:0];

assign trunc_ln799_9_fu_1526_p1 = add_ln415_8_fu_1512_p2[16:0];

assign trunc_ln799_fu_1332_p1 = add_ln415_fu_1318_p2[16:0];

assign trunc_ln95_11_fu_872_p1 = grp_phase_sincos_LUT_fu_315_ap_return[17:0];

assign trunc_ln95_13_fu_896_p1 = grp_phase_sincos_LUT_fu_324_ap_return[17:0];

assign trunc_ln95_2_fu_752_p1 = grp_phase_sincos_LUT_fu_270_ap_return[17:0];

assign trunc_ln95_3_fu_776_p1 = grp_phase_sincos_LUT_fu_279_ap_return[17:0];

assign trunc_ln95_5_fu_800_p1 = grp_phase_sincos_LUT_fu_288_ap_return[17:0];

assign trunc_ln95_6_fu_824_p1 = grp_phase_sincos_LUT_fu_297_ap_return[17:0];

assign trunc_ln95_9_fu_848_p1 = grp_phase_sincos_LUT_fu_306_ap_return[17:0];

assign trunc_ln95_fu_728_p1 = grp_phase_sincos_LUT_fu_261_ap_return[17:0];

assign xor_ln416_10_fu_6779_p2 = (tmp_74_reg_11352_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_11_fu_6917_p2 = (tmp_83_reg_11369_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_12_fu_2762_p2 = (tmp_99_reg_9934_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_13_fu_3624_p2 = (tmp_106_reg_10249_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_14_fu_7055_p2 = (tmp_111_reg_11386_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_15_fu_7193_p2 = (tmp_118_reg_11403_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_16_fu_2871_p2 = (tmp_126_reg_9978_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_17_fu_3728_p2 = (tmp_131_reg_10272_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_18_fu_7331_p2 = (tmp_136_reg_11420_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_19_fu_7469_p2 = (tmp_143_reg_11437_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_1_fu_3416_p2 = (tmp_25_reg_10203_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_20_fu_3832_p2 = (tmp_156_reg_10295_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_21_fu_7607_p2 = (tmp_161_reg_11454_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_22_fu_7745_p2 = (tmp_168_reg_11471_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_23_fu_3936_p2 = (tmp_181_reg_10318_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_24_fu_7883_p2 = (tmp_186_reg_11488_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_25_fu_8021_p2 = (tmp_193_reg_11505_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_26_fu_4040_p2 = (tmp_206_reg_10341_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_27_fu_8159_p2 = (tmp_211_reg_11522_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_28_fu_8297_p2 = (tmp_218_reg_11539_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_29_fu_4144_p2 = (tmp_231_reg_10364_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_2_fu_6503_p2 = (tmp_35_reg_11318_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_30_fu_8435_p2 = (tmp_236_reg_11556_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_31_fu_8573_p2 = (tmp_243_reg_11573_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_3_fu_6641_p2 = (tmp_49_reg_11335_pp0_iter23_reg ^ 1'd1);

assign xor_ln416_4_fu_2980_p2 = (tmp_151_reg_10022_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_5_fu_3089_p2 = (tmp_176_reg_10066_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_6_fu_3198_p2 = (tmp_201_reg_10110_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_7_fu_3307_p2 = (tmp_226_reg_10154_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_8_fu_2653_p2 = (tmp_64_reg_9890_pp0_iter12_reg ^ 1'd1);

assign xor_ln416_9_fu_3520_p2 = (tmp_69_reg_10226_pp0_iter13_reg ^ 1'd1);

assign xor_ln416_fu_2544_p2 = (tmp_15_reg_9846_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_10_fu_3099_p2 = (tmp_172_reg_9650_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_11_fu_3946_p2 = (tmp_177_reg_10086_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_12_fu_3208_p2 = (tmp_197_reg_9676_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_13_fu_4050_p2 = (tmp_202_reg_10130_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_14_fu_3317_p2 = (tmp_222_reg_9702_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_15_fu_4154_p2 = (tmp_227_reg_10174_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_1_fu_3426_p2 = (tmp_17_reg_9866_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_2_fu_2663_p2 = (tmp_57_reg_9546_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_3_fu_3530_p2 = (tmp_65_reg_9910_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_4_fu_2772_p2 = (tmp_91_reg_9572_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_5_fu_3634_p2 = (tmp_102_reg_9954_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_6_fu_2881_p2 = (tmp_122_reg_9598_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_7_fu_3738_p2 = (tmp_127_reg_9998_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_8_fu_2990_p2 = (tmp_147_reg_9624_pp0_iter12_reg ^ 1'd1);

assign xor_ln780_9_fu_3842_p2 = (tmp_152_reg_10042_pp0_iter13_reg ^ 1'd1);

assign xor_ln780_fu_2554_p2 = (tmp_6_reg_9520_pp0_iter12_reg ^ 1'd1);

assign xor_ln789_10_fu_7914_p2 = (tmp_188_fu_7907_p3 ^ 1'd1);

assign xor_ln789_11_fu_8052_p2 = (tmp_195_fu_8045_p3 ^ 1'd1);

assign xor_ln789_12_fu_8190_p2 = (tmp_213_fu_8183_p3 ^ 1'd1);

assign xor_ln789_13_fu_8328_p2 = (tmp_220_fu_8321_p3 ^ 1'd1);

assign xor_ln789_14_fu_8466_p2 = (tmp_238_fu_8459_p3 ^ 1'd1);

assign xor_ln789_15_fu_8604_p2 = (tmp_245_fu_8597_p3 ^ 1'd1);

assign xor_ln789_1_fu_6672_p2 = (tmp_53_fu_6665_p3 ^ 1'd1);

assign xor_ln789_2_fu_6810_p2 = (tmp_76_fu_6803_p3 ^ 1'd1);

assign xor_ln789_3_fu_6948_p2 = (tmp_87_fu_6941_p3 ^ 1'd1);

assign xor_ln789_4_fu_7086_p2 = (tmp_113_fu_7079_p3 ^ 1'd1);

assign xor_ln789_5_fu_7224_p2 = (tmp_120_fu_7217_p3 ^ 1'd1);

assign xor_ln789_6_fu_7362_p2 = (tmp_138_fu_7355_p3 ^ 1'd1);

assign xor_ln789_7_fu_7500_p2 = (tmp_145_fu_7493_p3 ^ 1'd1);

assign xor_ln789_8_fu_7638_p2 = (tmp_163_fu_7631_p3 ^ 1'd1);

assign xor_ln789_9_fu_7776_p2 = (tmp_170_fu_7769_p3 ^ 1'd1);

assign xor_ln789_fu_6534_p2 = (tmp_39_fu_6527_p3 ^ 1'd1);

assign xor_ln790_10_fu_6834_p2 = (1'd1 ^ and_ln790_8_fu_6829_p2);

assign xor_ln790_11_fu_6972_p2 = (1'd1 ^ and_ln790_9_fu_6967_p2);

assign xor_ln790_12_fu_2791_p2 = (tmp_98_reg_9585_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_13_fu_3653_p2 = (tmp_105_reg_9967_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_14_fu_7110_p2 = (1'd1 ^ and_ln790_2_fu_7105_p2);

assign xor_ln790_15_fu_7248_p2 = (1'd1 ^ and_ln790_10_fu_7243_p2);

assign xor_ln790_16_fu_2900_p2 = (tmp_125_reg_9611_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_17_fu_3757_p2 = (tmp_130_reg_10011_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_18_fu_7386_p2 = (1'd1 ^ and_ln790_3_fu_7381_p2);

assign xor_ln790_19_fu_7524_p2 = (1'd1 ^ and_ln790_11_fu_7519_p2);

assign xor_ln790_1_fu_3445_p2 = (tmp_23_reg_9879_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_20_fu_3861_p2 = (tmp_155_reg_10055_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_21_fu_7662_p2 = (1'd1 ^ and_ln790_4_fu_7657_p2);

assign xor_ln790_22_fu_7800_p2 = (1'd1 ^ and_ln790_12_fu_7795_p2);

assign xor_ln790_23_fu_3965_p2 = (tmp_180_reg_10099_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_24_fu_7938_p2 = (1'd1 ^ and_ln790_5_fu_7933_p2);

assign xor_ln790_25_fu_8076_p2 = (1'd1 ^ and_ln790_13_fu_8071_p2);

assign xor_ln790_26_fu_4069_p2 = (tmp_205_reg_10143_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_27_fu_8214_p2 = (1'd1 ^ and_ln790_6_fu_8209_p2);

assign xor_ln790_28_fu_8352_p2 = (1'd1 ^ and_ln790_14_fu_8347_p2);

assign xor_ln790_29_fu_4173_p2 = (tmp_230_reg_10187_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_2_fu_6558_p2 = (1'd1 ^ and_ln790_fu_6553_p2);

assign xor_ln790_30_fu_8490_p2 = (1'd1 ^ and_ln790_7_fu_8485_p2);

assign xor_ln790_31_fu_8628_p2 = (1'd1 ^ and_ln790_15_fu_8623_p2);

assign xor_ln790_3_fu_6696_p2 = (1'd1 ^ and_ln790_1_fu_6691_p2);

assign xor_ln790_4_fu_3009_p2 = (tmp_150_reg_9637_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_5_fu_3118_p2 = (tmp_175_reg_9663_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_6_fu_3227_p2 = (tmp_200_reg_9689_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_7_fu_3336_p2 = (tmp_225_reg_9715_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_8_fu_2682_p2 = (tmp_63_reg_9559_pp0_iter12_reg ^ 1'd1);

assign xor_ln790_9_fu_3549_p2 = (tmp_68_reg_9923_pp0_iter13_reg ^ 1'd1);

assign xor_ln790_fu_2573_p2 = (tmp_13_reg_9533_pp0_iter12_reg ^ 1'd1);

assign xor_ln794_10_fu_6840_p2 = (select_ln787_6_fu_6797_p3 ^ 1'd1);

assign xor_ln794_11_fu_6851_p2 = (tmp_70_reg_10909_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_12_fu_6978_p2 = (select_ln787_7_fu_6935_p3 ^ 1'd1);

assign xor_ln794_13_fu_6989_p2 = (tmp_77_reg_10933_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_14_fu_3663_p2 = (select_ln787_9_fu_3639_p3 ^ 1'd1);

assign xor_ln794_15_fu_7116_p2 = (select_ln787_10_fu_7073_p3 ^ 1'd1);

assign xor_ln794_16_fu_7127_p2 = (tmp_107_reg_10957_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_17_fu_7254_p2 = (select_ln787_11_fu_7211_p3 ^ 1'd1);

assign xor_ln794_18_fu_7265_p2 = (tmp_114_reg_10981_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_19_fu_3767_p2 = (select_ln787_13_fu_3743_p3 ^ 1'd1);

assign xor_ln794_1_fu_2692_p2 = (select_ln787_4_fu_2668_p3 ^ 1'd1);

assign xor_ln794_20_fu_7392_p2 = (select_ln787_14_fu_7349_p3 ^ 1'd1);

assign xor_ln794_21_fu_7403_p2 = (tmp_132_reg_11005_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_22_fu_7530_p2 = (select_ln787_15_fu_7487_p3 ^ 1'd1);

assign xor_ln794_23_fu_7541_p2 = (tmp_139_reg_11029_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_24_fu_3019_p2 = (select_ln787_16_fu_2995_p3 ^ 1'd1);

assign xor_ln794_25_fu_3871_p2 = (select_ln787_17_fu_3847_p3 ^ 1'd1);

assign xor_ln794_26_fu_7668_p2 = (select_ln787_18_fu_7625_p3 ^ 1'd1);

assign xor_ln794_27_fu_7679_p2 = (tmp_157_reg_11053_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_28_fu_7806_p2 = (select_ln787_19_fu_7763_p3 ^ 1'd1);

assign xor_ln794_29_fu_7817_p2 = (tmp_164_reg_11077_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_2_fu_2801_p2 = (select_ln787_8_fu_2777_p3 ^ 1'd1);

assign xor_ln794_30_fu_3128_p2 = (select_ln787_20_fu_3104_p3 ^ 1'd1);

assign xor_ln794_31_fu_3975_p2 = (select_ln787_21_fu_3951_p3 ^ 1'd1);

assign xor_ln794_32_fu_7944_p2 = (select_ln787_22_fu_7901_p3 ^ 1'd1);

assign xor_ln794_33_fu_7955_p2 = (tmp_182_reg_11101_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_34_fu_8082_p2 = (select_ln787_23_fu_8039_p3 ^ 1'd1);

assign xor_ln794_35_fu_8093_p2 = (tmp_189_reg_11125_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_36_fu_3237_p2 = (select_ln787_24_fu_3213_p3 ^ 1'd1);

assign xor_ln794_37_fu_4079_p2 = (select_ln787_25_fu_4055_p3 ^ 1'd1);

assign xor_ln794_38_fu_8220_p2 = (select_ln787_26_fu_8177_p3 ^ 1'd1);

assign xor_ln794_39_fu_8231_p2 = (tmp_207_reg_11149_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_3_fu_2910_p2 = (select_ln787_12_fu_2886_p3 ^ 1'd1);

assign xor_ln794_40_fu_8358_p2 = (select_ln787_27_fu_8315_p3 ^ 1'd1);

assign xor_ln794_41_fu_8369_p2 = (tmp_214_reg_11173_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_42_fu_3346_p2 = (select_ln787_28_fu_3322_p3 ^ 1'd1);

assign xor_ln794_43_fu_4183_p2 = (select_ln787_29_fu_4159_p3 ^ 1'd1);

assign xor_ln794_44_fu_8496_p2 = (select_ln787_30_fu_8453_p3 ^ 1'd1);

assign xor_ln794_45_fu_8507_p2 = (tmp_232_reg_11197_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_46_fu_8634_p2 = (select_ln787_31_fu_8591_p3 ^ 1'd1);

assign xor_ln794_47_fu_8645_p2 = (tmp_239_reg_11221_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_4_fu_3455_p2 = (select_ln787_1_fu_3431_p3 ^ 1'd1);

assign xor_ln794_5_fu_6564_p2 = (select_ln787_2_fu_6521_p3 ^ 1'd1);

assign xor_ln794_6_fu_6575_p2 = (tmp_27_reg_10861_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_7_fu_6702_p2 = (select_ln787_3_fu_6659_p3 ^ 1'd1);

assign xor_ln794_8_fu_6713_p2 = (tmp_41_reg_10885_pp0_iter23_reg ^ 1'd1);

assign xor_ln794_9_fu_3559_p2 = (select_ln787_5_fu_3535_p3 ^ 1'd1);

assign xor_ln794_fu_2583_p2 = (select_ln787_fu_2559_p3 ^ 1'd1);

assign xor_ln795_10_fu_7005_p2 = (1'd1 ^ and_ln795_10_fu_7000_p2);

assign xor_ln795_11_fu_3685_p2 = (1'd1 ^ and_ln795_12_fu_3680_p2);

assign xor_ln795_12_fu_7143_p2 = (1'd1 ^ and_ln795_13_fu_7138_p2);

assign xor_ln795_13_fu_7281_p2 = (1'd1 ^ and_ln795_14_fu_7276_p2);

assign xor_ln795_14_fu_3789_p2 = (1'd1 ^ and_ln795_15_fu_3784_p2);

assign xor_ln795_15_fu_7419_p2 = (1'd1 ^ and_ln795_16_fu_7414_p2);

assign xor_ln795_16_fu_7557_p2 = (1'd1 ^ and_ln795_17_fu_7552_p2);

assign xor_ln795_17_fu_3041_p2 = (1'd1 ^ and_ln795_18_fu_3036_p2);

assign xor_ln795_18_fu_3893_p2 = (1'd1 ^ and_ln795_19_fu_3888_p2);

assign xor_ln795_19_fu_7695_p2 = (1'd1 ^ and_ln795_20_fu_7690_p2);

assign xor_ln795_1_fu_2714_p2 = (1'd1 ^ and_ln795_1_fu_2709_p2);

assign xor_ln795_20_fu_7833_p2 = (1'd1 ^ and_ln795_21_fu_7828_p2);

assign xor_ln795_21_fu_3150_p2 = (1'd1 ^ and_ln795_5_fu_3145_p2);

assign xor_ln795_22_fu_3997_p2 = (1'd1 ^ and_ln795_22_fu_3992_p2);

assign xor_ln795_23_fu_7971_p2 = (1'd1 ^ and_ln795_23_fu_7966_p2);

assign xor_ln795_24_fu_8109_p2 = (1'd1 ^ and_ln795_24_fu_8104_p2);

assign xor_ln795_25_fu_3259_p2 = (1'd1 ^ and_ln795_25_fu_3254_p2);

assign xor_ln795_26_fu_4101_p2 = (1'd1 ^ and_ln795_26_fu_4096_p2);

assign xor_ln795_27_fu_8247_p2 = (1'd1 ^ and_ln795_27_fu_8242_p2);

assign xor_ln795_28_fu_8385_p2 = (1'd1 ^ and_ln795_28_fu_8380_p2);

assign xor_ln795_29_fu_4205_p2 = (1'd1 ^ and_ln795_29_fu_4200_p2);

assign xor_ln795_2_fu_2823_p2 = (1'd1 ^ and_ln795_11_fu_2818_p2);

assign xor_ln795_30_fu_8523_p2 = (1'd1 ^ and_ln795_30_fu_8518_p2);

assign xor_ln795_31_fu_8661_p2 = (1'd1 ^ and_ln795_31_fu_8656_p2);

assign xor_ln795_3_fu_2932_p2 = (1'd1 ^ and_ln795_3_fu_2927_p2);

assign xor_ln795_4_fu_3477_p2 = (1'd1 ^ and_ln795_2_fu_3472_p2);

assign xor_ln795_5_fu_6591_p2 = (1'd1 ^ and_ln795_4_fu_6586_p2);

assign xor_ln795_6_fu_6729_p2 = (1'd1 ^ and_ln795_6_fu_6724_p2);

assign xor_ln795_7_fu_3368_p2 = (1'd1 ^ and_ln795_7_fu_3363_p2);

assign xor_ln795_8_fu_3581_p2 = (1'd1 ^ and_ln795_8_fu_3576_p2);

assign xor_ln795_9_fu_6867_p2 = (1'd1 ^ and_ln795_9_fu_6862_p2);

assign xor_ln795_fu_2605_p2 = (1'd1 ^ and_ln795_fu_2600_p2);

assign zext_ln1171_1_fu_932_p1 = tmp_55_reg_9278;

assign zext_ln1171_2_fu_941_p1 = tmp_90_reg_9295;

assign zext_ln1171_3_fu_950_p1 = tmp_121_reg_9312;

assign zext_ln1171_4_fu_959_p1 = tmp_146_reg_9329;

assign zext_ln1171_5_fu_968_p1 = tmp_171_reg_9346;

assign zext_ln1171_6_fu_977_p1 = tmp_196_reg_9363;

assign zext_ln1171_7_fu_986_p1 = tmp_221_reg_9380;

assign zext_ln1171_fu_923_p1 = tmp_reg_9261;

assign zext_ln415_10_fu_5761_p1 = and_ln412_10_fu_5756_p2;

assign zext_ln415_11_fu_5804_p1 = and_ln412_11_fu_5799_p2;

assign zext_ln415_12_fu_1605_p1 = and_ln412_12_fu_1599_p2;

assign zext_ln415_13_fu_2278_p1 = and_ln412_13_fu_2272_p2;

assign zext_ln415_14_fu_5847_p1 = and_ln412_14_fu_5842_p2;

assign zext_ln415_15_fu_5890_p1 = and_ln412_15_fu_5885_p2;

assign zext_ln415_16_fu_1702_p1 = and_ln412_16_fu_1696_p2;

assign zext_ln415_17_fu_2339_p1 = and_ln412_17_fu_2333_p2;

assign zext_ln415_18_fu_5933_p1 = and_ln412_18_fu_5928_p2;

assign zext_ln415_19_fu_5976_p1 = and_ln412_19_fu_5971_p2;

assign zext_ln415_1_fu_2095_p1 = and_ln412_1_fu_2089_p2;

assign zext_ln415_20_fu_1799_p1 = and_ln412_20_fu_1793_p2;

assign zext_ln415_21_fu_2400_p1 = and_ln412_21_fu_2394_p2;

assign zext_ln415_22_fu_6019_p1 = and_ln412_22_fu_6014_p2;

assign zext_ln415_23_fu_6062_p1 = and_ln412_23_fu_6057_p2;

assign zext_ln415_24_fu_1896_p1 = and_ln412_24_fu_1890_p2;

assign zext_ln415_25_fu_2461_p1 = and_ln412_25_fu_2455_p2;

assign zext_ln415_26_fu_6105_p1 = and_ln412_26_fu_6100_p2;

assign zext_ln415_27_fu_6148_p1 = and_ln412_27_fu_6143_p2;

assign zext_ln415_28_fu_1993_p1 = and_ln412_28_fu_1987_p2;

assign zext_ln415_29_fu_2522_p1 = and_ln412_29_fu_2516_p2;

assign zext_ln415_2_fu_5589_p1 = and_ln412_2_fu_5584_p2;

assign zext_ln415_30_fu_6191_p1 = and_ln412_30_fu_6186_p2;

assign zext_ln415_31_fu_6234_p1 = and_ln412_31_fu_6229_p2;

assign zext_ln415_3_fu_5632_p1 = and_ln412_3_fu_5627_p2;

assign zext_ln415_4_fu_1411_p1 = and_ln412_4_fu_1405_p2;

assign zext_ln415_5_fu_2156_p1 = and_ln412_5_fu_2150_p2;

assign zext_ln415_6_fu_5675_p1 = and_ln412_6_fu_5670_p2;

assign zext_ln415_7_fu_5718_p1 = and_ln412_7_fu_5713_p2;

assign zext_ln415_8_fu_1508_p1 = and_ln412_8_fu_1502_p2;

assign zext_ln415_9_fu_2217_p1 = and_ln412_9_fu_2211_p2;

assign zext_ln415_fu_1314_p1 = and_ln412_fu_1308_p2;

assign zext_ln573_fu_333_p1 = group_r;

endmodule //resonator_ddc_ddsddc
