begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2008 Marcel Moolenaar  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/hid.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr_machdep.h>
end_include

begin_include
include|#
directive|include
file|<machine/pcb.h>
end_include

begin_include
include|#
directive|include
file|<machine/psl.h>
end_include

begin_include
include|#
directive|include
file|<machine/smp.h>
end_include

begin_include
include|#
directive|include
file|<machine/spr.h>
end_include

begin_include
include|#
directive|include
file|<machine/trap_aim.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<machine/ofw_machdep.h>
end_include

begin_decl_stmt
name|void
modifier|*
name|ap_pcpu
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|register_t
name|bsp_state
index|[
literal|8
index|]
name|__aligned
argument_list|(
literal|8
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function_decl
specifier|static
name|void
name|cpudep_save_config
parameter_list|(
name|void
modifier|*
name|dummy
parameter_list|)
function_decl|;
end_function_decl

begin_expr_stmt
name|SYSINIT
argument_list|(
name|cpu_save_config
argument_list|,
name|SI_SUB_CPU
argument_list|,
name|SI_ORDER_ANY
argument_list|,
name|cpudep_save_config
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
name|void
name|cpudep_ap_early_bootstrap
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|reg
decl_stmt|;
asm|__asm __volatile("mtsprg 0, %0" :: "r"(ap_pcpu));
name|powerpc_sync
argument_list|()
expr_stmt|;
switch|switch
condition|(
name|mfpvr
argument_list|()
operator|>>
literal|16
condition|)
block|{
case|case
name|IBM970
case|:
case|case
name|IBM970FX
case|:
case|case
name|IBM970MP
case|:
comment|/* Restore HID4 and HID5, which are necessary for the MMU */
asm|__asm __volatile("ld %0, 16(%2); sync; isync;	\ 		    mtspr %1, %0; sync; isync;"
block|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID4
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
block|)
empty_stmt|;
asm|__asm __volatile("ld %0, 24(%2); sync; isync;	\ 		    mtspr %1, %0; sync; isync;"
block|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID5
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
block|)
function|;
end_function

begin_expr_stmt
name|powerpc_sync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_function
unit|} }
name|uintptr_t
name|cpudep_ap_bootstrap
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|msr
decl_stmt|,
name|sp
decl_stmt|;
name|msr
operator|=
name|PSL_KERNSET
operator|&
operator|~
name|PSL_EE
expr_stmt|;
name|mtmsr
argument_list|(
name|msr
argument_list|)
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
name|pcpup
operator|->
name|pc_curthread
operator|=
name|pcpup
operator|->
name|pc_idlethread
expr_stmt|;
name|pcpup
operator|->
name|pc_curpcb
operator|=
name|pcpup
operator|->
name|pc_curthread
operator|->
name|td_pcb
expr_stmt|;
name|sp
operator|=
name|pcpup
operator|->
name|pc_curpcb
operator|->
name|pcb_sp
expr_stmt|;
return|return
operator|(
name|sp
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|register_t
name|mpc74xx_l2_enable
parameter_list|(
name|register_t
name|l2cr_config
parameter_list|)
block|{
name|register_t
name|ccr
decl_stmt|,
name|bit
decl_stmt|;
name|uint16_t
name|vers
decl_stmt|;
name|vers
operator|=
name|mfpvr
argument_list|()
operator|>>
literal|16
expr_stmt|;
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|MPC7400
case|:
case|case
name|MPC7410
case|:
name|bit
operator|=
name|L2CR_L2IP
expr_stmt|;
break|break;
default|default:
name|bit
operator|=
name|L2CR_L2I
expr_stmt|;
break|break;
block|}
name|ccr
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
if|if
condition|(
name|ccr
operator|&
name|L2CR_L2E
condition|)
return|return
operator|(
name|ccr
operator|)
return|;
comment|/* Configure L2 cache. */
name|ccr
operator|=
name|l2cr_config
operator|&
operator|~
name|L2CR_L2E
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|ccr
operator||
name|L2CR_L2I
argument_list|)
expr_stmt|;
do|do
block|{
name|ccr
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
name|ccr
operator|&
name|bit
condition|)
do|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|l2cr_config
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
return|return
operator|(
name|l2cr_config
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|register_t
name|mpc745x_l3_enable
parameter_list|(
name|register_t
name|l3cr_config
parameter_list|)
block|{
name|register_t
name|ccr
decl_stmt|;
name|ccr
operator|=
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
expr_stmt|;
if|if
condition|(
name|ccr
operator|&
name|L3CR_L3E
condition|)
return|return
operator|(
name|ccr
operator|)
return|;
comment|/* Configure L3 cache. */
name|ccr
operator|=
name|l3cr_config
operator|&
operator|~
operator|(
name|L3CR_L3E
operator||
name|L3CR_L3I
operator||
name|L3CR_L3PE
operator||
name|L3CR_L3CLKEN
operator|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
name|ccr
operator||=
literal|0x4000000
expr_stmt|;
comment|/* Magic, but documented. */
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
name|ccr
operator||=
name|L3CR_L3CLKEN
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
operator||
name|L3CR_L3I
argument_list|)
expr_stmt|;
while|while
condition|(
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
operator|&
name|L3CR_L3I
condition|)
empty_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
operator|&
operator|~
name|L3CR_L3CLKEN
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
name|ccr
operator||=
name|L3CR_L3E
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L3CR
argument_list|,
name|ccr
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
return|return
operator|(
name|ccr
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|register_t
name|mpc74xx_l1d_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|hid
decl_stmt|;
name|hid
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
if|if
condition|(
name|hid
operator|&
name|HID0_DCE
condition|)
return|return
operator|(
name|hid
operator|)
return|;
comment|/* Enable L1 D-cache */
name|hid
operator||=
name|HID0_DCE
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|hid
operator||
name|HID0_DCFI
argument_list|)
expr_stmt|;
name|powerpc_sync
argument_list|()
expr_stmt|;
return|return
operator|(
name|hid
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|register_t
name|mpc74xx_l1i_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|hid
decl_stmt|;
name|hid
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
if|if
condition|(
name|hid
operator|&
name|HID0_ICE
condition|)
return|return
operator|(
name|hid
operator|)
return|;
comment|/* Enable L1 I-cache */
name|hid
operator||=
name|HID0_ICE
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|hid
operator||
name|HID0_ICFI
argument_list|)
expr_stmt|;
name|isync
argument_list|()
expr_stmt|;
return|return
operator|(
name|hid
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|cpudep_save_config
parameter_list|(
name|void
modifier|*
name|dummy
parameter_list|)
block|{
name|uint16_t
name|vers
decl_stmt|;
name|vers
operator|=
name|mfpvr
argument_list|()
operator|>>
literal|16
expr_stmt|;
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|IBM970
case|:
case|case
name|IBM970FX
case|:
case|case
name|IBM970MP
case|:
ifdef|#
directive|ifdef
name|__powerpc64__
name|bsp_state
index|[
literal|0
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|1
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID1
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|2
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID4
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|3
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID5
argument_list|)
expr_stmt|;
else|#
directive|else
asm|__asm __volatile ("mfspr %0,%2; mr %1,%0; srdi %0,%0,32"
block|:
literal|"=r"
operator|(
name|bsp_state
index|[
literal|0
index|]
operator|)
operator|,
literal|"=r"
operator|(
name|bsp_state
index|[
literal|1
index|]
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID0
operator|)
block|)
empty_stmt|;
asm|__asm __volatile ("mfspr %0,%2; mr %1,%0; srdi %0,%0,32"
block|:
literal|"=r"
operator|(
name|bsp_state
index|[
literal|2
index|]
operator|)
operator|,
literal|"=r"
operator|(
name|bsp_state
index|[
literal|3
index|]
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID1
operator|)
block|)
function|;
end_function

begin_asm
asm|__asm __volatile ("mfspr %0,%2; mr %1,%0; srdi %0,%0,32"
end_asm

begin_expr_stmt
unit|:
literal|"=r"
operator|(
name|bsp_state
index|[
literal|4
index|]
operator|)
operator|,
literal|"=r"
operator|(
name|bsp_state
index|[
literal|5
index|]
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID4
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_asm
asm|__asm __volatile ("mfspr %0,%2; mr %1,%0; srdi %0,%0,32"
end_asm

begin_expr_stmt
unit|:
literal|"=r"
operator|(
name|bsp_state
index|[
literal|6
index|]
operator|)
operator|,
literal|"=r"
operator|(
name|bsp_state
index|[
literal|7
index|]
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID5
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_expr_stmt
name|powerpc_sync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_ifdef
ifdef|#
directive|ifdef
name|__powerpc64__
end_ifdef

begin_case
case|case
name|IBMCELLBE
case|:
end_case

begin_if
if|if
condition|(
name|mfmsr
argument_list|()
operator|&
name|PSL_HV
condition|)
block|{
name|bsp_state
index|[
literal|0
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|1
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID1
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|2
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID4
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|3
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID6
argument_list|)
expr_stmt|;
name|bsp_state
index|[
literal|4
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_CELL_TSCR
argument_list|)
expr_stmt|;
block|}
end_if

begin_expr_stmt
name|bsp_state
index|[
literal|5
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_CELL_TSRL
argument_list|)
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_endif
endif|#
directive|endif
end_endif

begin_case
case|case
name|MPC7450
case|:
end_case

begin_case
case|case
name|MPC7455
case|:
end_case

begin_case
case|case
name|MPC7457
case|:
end_case

begin_comment
comment|/* Only MPC745x CPUs have an L3 cache. */
end_comment

begin_expr_stmt
name|bsp_state
index|[
literal|3
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Fallthrough */
end_comment

begin_case
case|case
name|MPC7400
case|:
end_case

begin_case
case|case
name|MPC7410
case|:
end_case

begin_case
case|case
name|MPC7447A
case|:
end_case

begin_case
case|case
name|MPC7448
case|:
end_case

begin_expr_stmt
name|bsp_state
index|[
literal|2
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bsp_state
index|[
literal|1
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID1
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|bsp_state
index|[
literal|0
index|]
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_function
unit|} }
name|void
name|cpudep_ap_setup
parameter_list|()
block|{
name|register_t
name|reg
decl_stmt|;
name|uint16_t
name|vers
decl_stmt|;
name|vers
operator|=
name|mfpvr
argument_list|()
operator|>>
literal|16
expr_stmt|;
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|IBM970
case|:
case|case
name|IBM970FX
case|:
case|case
name|IBM970MP
case|:
comment|/* Set HIOR to 0 */
asm|__asm __volatile("mtspr 311,%0" :: "r"(0));
name|powerpc_sync
argument_list|()
expr_stmt|;
comment|/* 		 * The 970 has strange rules about how to update HID registers. 		 * See Table 2-3, 970MP manual 		 */
asm|__asm __volatile("mtasr %0; sync" :: "r"(0));
asm|__asm __volatile(" \ 			ld	%0,0(%2);				\ 			sync; isync;					\ 			mtspr	%1, %0;					\ 			mfspr	%0, %1;	mfspr	%0, %1;	mfspr	%0, %1;	\ 			mfspr	%0, %1;	mfspr	%0, %1;	mfspr	%0, %1; \ 			sync; isync"
block|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID0
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
block|)
empty_stmt|;
asm|__asm __volatile("ld %0, 8(%2); sync; isync;	\ 		    mtspr %1, %0; mtspr %1, %0; sync; isync"
block|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID1
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
block|)
function|;
end_function

begin_asm
asm|__asm __volatile("ld %0, 16(%2); sync; isync;	\ 		    mtspr %1, %0; sync; isync;"
end_asm

begin_expr_stmt
unit|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID4
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_asm
asm|__asm __volatile("ld %0, 24(%2); sync; isync;	\ 		    mtspr %1, %0; sync; isync;"
end_asm

begin_expr_stmt
unit|:
literal|"=r"
operator|(
name|reg
operator|)
operator|:
literal|"K"
operator|(
name|SPR_HID5
operator|)
operator|,
literal|"r"
operator|(
name|bsp_state
operator|)
end_expr_stmt

begin_empty_stmt
unit|)
empty_stmt|;
end_empty_stmt

begin_expr_stmt
name|powerpc_sync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_ifdef
ifdef|#
directive|ifdef
name|__powerpc64__
end_ifdef

begin_case
case|case
name|IBMCELLBE
case|:
end_case

begin_if
if|if
condition|(
name|mfmsr
argument_list|()
operator|&
name|PSL_HV
condition|)
block|{
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|bsp_state
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID1
argument_list|,
name|bsp_state
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID4
argument_list|,
name|bsp_state
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_HID6
argument_list|,
name|bsp_state
index|[
literal|3
index|]
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_CELL_TSCR
argument_list|,
name|bsp_state
index|[
literal|4
index|]
argument_list|)
expr_stmt|;
block|}
end_if

begin_expr_stmt
name|mtspr
argument_list|(
name|SPR_CELL_TSRL
argument_list|,
name|bsp_state
index|[
literal|5
index|]
argument_list|)
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_endif
endif|#
directive|endif
end_endif

begin_case
case|case
name|MPC7450
case|:
end_case

begin_case
case|case
name|MPC7455
case|:
end_case

begin_case
case|case
name|MPC7457
case|:
end_case

begin_comment
comment|/* Only MPC745x CPUs have an L3 cache. */
end_comment

begin_expr_stmt
name|reg
operator|=
name|mpc745x_l3_enable
argument_list|(
name|bsp_state
index|[
literal|3
index|]
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Fallthrough */
end_comment

begin_case
case|case
name|MPC7400
case|:
end_case

begin_case
case|case
name|MPC7410
case|:
end_case

begin_case
case|case
name|MPC7447A
case|:
end_case

begin_case
case|case
name|MPC7448
case|:
end_case

begin_comment
comment|/* XXX: Program the CPU ID into PIR */
end_comment

begin_asm
asm|__asm __volatile("mtspr 1023,%0" :: "r"(PCPU_GET(cpuid)));
end_asm

begin_expr_stmt
name|powerpc_sync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|isync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|bsp_state
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|isync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|mtspr
argument_list|(
name|SPR_HID1
argument_list|,
name|bsp_state
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|isync
argument_list|()
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|reg
operator|=
name|mpc74xx_l2_enable
argument_list|(
name|bsp_state
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|reg
operator|=
name|mpc74xx_l1d_enable
argument_list|()
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|reg
operator|=
name|mpc74xx_l1i_enable
argument_list|()
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

begin_default
default|default:
end_default

begin_expr_stmt
name|printf
argument_list|(
literal|"WARNING: Unknown CPU type. Cache performace may be "
literal|"suboptimal.\n"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_break
break|break;
end_break

unit|} }
end_unit

