// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_54 (
        ap_clk,
        ap_rst,
        x_2_val,
        x_3_val,
        x_10_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_280_p2;
reg   [0:0] icmp_ln86_reg_1268;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1268_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1268_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1268_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1320_fu_286_p2;
reg   [0:0] icmp_ln86_1320_reg_1279;
wire   [0:0] icmp_ln86_1321_fu_292_p2;
reg   [0:0] icmp_ln86_1321_reg_1284;
reg   [0:0] icmp_ln86_1321_reg_1284_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1321_reg_1284_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1322_fu_298_p2;
reg   [0:0] icmp_ln86_1322_reg_1290;
wire   [0:0] icmp_ln86_1323_fu_304_p2;
reg   [0:0] icmp_ln86_1323_reg_1296;
reg   [0:0] icmp_ln86_1323_reg_1296_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1324_fu_310_p2;
reg   [0:0] icmp_ln86_1324_reg_1302;
reg   [0:0] icmp_ln86_1324_reg_1302_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1324_reg_1302_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1324_reg_1302_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1325_fu_316_p2;
reg   [0:0] icmp_ln86_1325_reg_1308;
reg   [0:0] icmp_ln86_1325_reg_1308_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1325_reg_1308_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1325_reg_1308_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1326_fu_322_p2;
reg   [0:0] icmp_ln86_1326_reg_1314;
wire   [0:0] icmp_ln86_1327_fu_328_p2;
reg   [0:0] icmp_ln86_1327_reg_1320;
reg   [0:0] icmp_ln86_1327_reg_1320_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1328_fu_334_p2;
reg   [0:0] icmp_ln86_1328_reg_1326;
reg   [0:0] icmp_ln86_1328_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1328_reg_1326_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1329_fu_340_p2;
reg   [0:0] icmp_ln86_1329_reg_1332;
reg   [0:0] icmp_ln86_1329_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1329_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1329_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1330_fu_346_p2;
reg   [0:0] icmp_ln86_1330_reg_1338;
reg   [0:0] icmp_ln86_1330_reg_1338_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1330_reg_1338_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1330_reg_1338_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1331_fu_352_p2;
reg   [0:0] icmp_ln86_1331_reg_1344;
reg   [0:0] icmp_ln86_1331_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1331_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1331_reg_1344_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1331_reg_1344_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1332_fu_358_p2;
reg   [0:0] icmp_ln86_1332_reg_1350;
reg   [0:0] icmp_ln86_1332_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1332_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1332_reg_1350_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1332_reg_1350_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1332_reg_1350_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1333_fu_364_p2;
reg   [0:0] icmp_ln86_1333_reg_1356;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1333_reg_1356_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1334_fu_370_p2;
reg   [0:0] icmp_ln86_1334_reg_1362;
reg   [0:0] icmp_ln86_1334_reg_1362_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1335_fu_376_p2;
reg   [0:0] icmp_ln86_1335_reg_1367;
wire   [0:0] icmp_ln86_1336_fu_382_p2;
reg   [0:0] icmp_ln86_1336_reg_1372;
reg   [0:0] icmp_ln86_1336_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1337_fu_388_p2;
reg   [0:0] icmp_ln86_1337_reg_1377;
reg   [0:0] icmp_ln86_1337_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1338_fu_394_p2;
reg   [0:0] icmp_ln86_1338_reg_1382;
reg   [0:0] icmp_ln86_1338_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1338_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1339_fu_400_p2;
reg   [0:0] icmp_ln86_1339_reg_1387;
reg   [0:0] icmp_ln86_1339_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1339_reg_1387_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1340_fu_406_p2;
reg   [0:0] icmp_ln86_1340_reg_1392;
reg   [0:0] icmp_ln86_1340_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1340_reg_1392_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1341_fu_412_p2;
reg   [0:0] icmp_ln86_1341_reg_1397;
reg   [0:0] icmp_ln86_1341_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1341_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1341_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1342_fu_418_p2;
reg   [0:0] icmp_ln86_1342_reg_1402;
reg   [0:0] icmp_ln86_1342_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1342_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1342_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1343_fu_424_p2;
reg   [0:0] icmp_ln86_1343_reg_1407;
reg   [0:0] icmp_ln86_1343_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1343_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1343_reg_1407_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1344_fu_430_p2;
reg   [0:0] icmp_ln86_1344_reg_1412;
reg   [0:0] icmp_ln86_1344_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1344_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1344_reg_1412_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1344_reg_1412_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1345_fu_436_p2;
reg   [0:0] icmp_ln86_1345_reg_1417;
reg   [0:0] icmp_ln86_1345_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1345_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1345_reg_1417_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1345_reg_1417_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1346_fu_442_p2;
reg   [0:0] icmp_ln86_1346_reg_1422;
reg   [0:0] icmp_ln86_1346_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1346_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1346_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1346_reg_1422_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1347_fu_448_p2;
reg   [0:0] icmp_ln86_1347_reg_1427;
reg   [0:0] icmp_ln86_1347_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1347_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1347_reg_1427_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1347_reg_1427_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1347_reg_1427_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1348_fu_454_p2;
reg   [0:0] icmp_ln86_1348_reg_1432;
reg   [0:0] icmp_ln86_1348_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1348_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1348_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1348_reg_1432_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1348_reg_1432_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1349_fu_460_p2;
reg   [0:0] icmp_ln86_1349_reg_1437;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1349_reg_1437_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_466_p2;
reg   [0:0] and_ln102_reg_1442;
reg   [0:0] and_ln102_reg_1442_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1442_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_477_p2;
reg   [0:0] and_ln104_reg_1452;
wire   [0:0] and_ln102_1496_fu_482_p2;
reg   [0:0] and_ln102_1496_reg_1458;
wire   [0:0] and_ln104_236_fu_491_p2;
reg   [0:0] and_ln104_236_reg_1465;
wire   [0:0] and_ln102_1500_fu_496_p2;
reg   [0:0] and_ln102_1500_reg_1470;
wire   [0:0] and_ln102_1501_fu_506_p2;
reg   [0:0] and_ln102_1501_reg_1476;
wire   [0:0] or_ln117_fu_522_p2;
reg   [0:0] or_ln117_reg_1482;
wire   [0:0] xor_ln104_fu_528_p2;
reg   [0:0] xor_ln104_reg_1487;
wire   [0:0] and_ln102_1497_fu_533_p2;
reg   [0:0] and_ln102_1497_reg_1493;
wire   [0:0] and_ln104_237_fu_542_p2;
reg   [0:0] and_ln104_237_reg_1499;
reg   [0:0] and_ln104_237_reg_1499_pp0_iter3_reg;
wire   [0:0] and_ln102_1502_fu_552_p2;
reg   [0:0] and_ln102_1502_reg_1505;
wire   [3:0] select_ln117_1298_fu_653_p3;
reg   [3:0] select_ln117_1298_reg_1510;
wire   [0:0] or_ln117_1159_fu_660_p2;
reg   [0:0] or_ln117_1159_reg_1515;
wire   [0:0] and_ln102_1495_fu_665_p2;
reg   [0:0] and_ln102_1495_reg_1521;
wire   [0:0] and_ln104_235_fu_674_p2;
reg   [0:0] and_ln104_235_reg_1527;
wire   [0:0] and_ln102_1498_fu_679_p2;
reg   [0:0] and_ln102_1498_reg_1533;
wire   [0:0] and_ln102_1504_fu_693_p2;
reg   [0:0] and_ln102_1504_reg_1539;
wire   [0:0] or_ln117_1163_fu_767_p2;
reg   [0:0] or_ln117_1163_reg_1545;
wire   [3:0] select_ln117_1304_fu_781_p3;
reg   [3:0] select_ln117_1304_reg_1550;
wire   [0:0] and_ln104_238_fu_794_p2;
reg   [0:0] and_ln104_238_reg_1555;
wire   [0:0] and_ln102_1499_fu_799_p2;
reg   [0:0] and_ln102_1499_reg_1560;
reg   [0:0] and_ln102_1499_reg_1560_pp0_iter5_reg;
wire   [0:0] and_ln104_239_fu_808_p2;
reg   [0:0] and_ln104_239_reg_1567;
reg   [0:0] and_ln104_239_reg_1567_pp0_iter5_reg;
reg   [0:0] and_ln104_239_reg_1567_pp0_iter6_reg;
wire   [0:0] and_ln102_1505_fu_823_p2;
reg   [0:0] and_ln102_1505_reg_1573;
wire   [0:0] or_ln117_1168_fu_906_p2;
reg   [0:0] or_ln117_1168_reg_1578;
wire   [4:0] select_ln117_1310_fu_918_p3;
reg   [4:0] select_ln117_1310_reg_1583;
wire   [0:0] or_ln117_1170_fu_926_p2;
reg   [0:0] or_ln117_1170_reg_1588;
wire   [0:0] or_ln117_1172_fu_932_p2;
reg   [0:0] or_ln117_1172_reg_1594;
reg   [0:0] or_ln117_1172_reg_1594_pp0_iter5_reg;
wire   [0:0] or_ln117_1174_fu_1008_p2;
reg   [0:0] or_ln117_1174_reg_1602;
wire   [4:0] select_ln117_1316_fu_1021_p3;
reg   [4:0] select_ln117_1316_reg_1607;
wire   [0:0] or_ln117_1178_fu_1083_p2;
reg   [0:0] or_ln117_1178_reg_1612;
wire   [4:0] select_ln117_1320_fu_1097_p3;
reg   [4:0] select_ln117_1320_reg_1617;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_623_fu_472_p2;
wire   [0:0] xor_ln104_625_fu_486_p2;
wire   [0:0] xor_ln104_629_fu_501_p2;
wire   [0:0] and_ln102_1524_fu_511_p2;
wire   [0:0] and_ln102_1509_fu_516_p2;
wire   [0:0] xor_ln104_626_fu_537_p2;
wire   [0:0] xor_ln104_630_fu_547_p2;
wire   [0:0] and_ln102_1525_fu_565_p2;
wire   [0:0] and_ln102_1508_fu_557_p2;
wire   [0:0] xor_ln117_fu_575_p2;
wire   [1:0] zext_ln117_fu_581_p1;
wire   [1:0] select_ln117_fu_585_p3;
wire   [1:0] select_ln117_1293_fu_592_p3;
wire   [0:0] and_ln102_1510_fu_561_p2;
wire   [2:0] zext_ln117_136_fu_599_p1;
wire   [0:0] or_ln117_1155_fu_603_p2;
wire   [2:0] select_ln117_1294_fu_608_p3;
wire   [0:0] or_ln117_1156_fu_615_p2;
wire   [0:0] and_ln102_1511_fu_570_p2;
wire   [2:0] select_ln117_1295_fu_619_p3;
wire   [0:0] or_ln117_1157_fu_627_p2;
wire   [2:0] select_ln117_1296_fu_633_p3;
wire   [2:0] select_ln117_1297_fu_641_p3;
wire   [3:0] zext_ln117_137_fu_649_p1;
wire   [0:0] xor_ln104_624_fu_669_p2;
wire   [0:0] xor_ln104_631_fu_684_p2;
wire   [0:0] and_ln102_1526_fu_702_p2;
wire   [0:0] and_ln102_1503_fu_689_p2;
wire   [0:0] and_ln102_1512_fu_698_p2;
wire   [0:0] or_ln117_1158_fu_717_p2;
wire   [0:0] and_ln102_1513_fu_707_p2;
wire   [3:0] select_ln117_1299_fu_722_p3;
wire   [0:0] or_ln117_1160_fu_729_p2;
wire   [3:0] select_ln117_1300_fu_734_p3;
wire   [0:0] or_ln117_1161_fu_741_p2;
wire   [0:0] and_ln102_1514_fu_712_p2;
wire   [3:0] select_ln117_1301_fu_745_p3;
wire   [0:0] or_ln117_1162_fu_753_p2;
wire   [3:0] select_ln117_1302_fu_759_p3;
wire   [3:0] select_ln117_1303_fu_773_p3;
wire   [0:0] xor_ln104_627_fu_789_p2;
wire   [0:0] xor_ln104_628_fu_803_p2;
wire   [0:0] xor_ln104_632_fu_813_p2;
wire   [0:0] and_ln102_1527_fu_828_p2;
wire   [0:0] xor_ln104_633_fu_818_p2;
wire   [0:0] and_ln102_1528_fu_842_p2;
wire   [0:0] and_ln102_1515_fu_833_p2;
wire   [0:0] or_ln117_1164_fu_852_p2;
wire   [3:0] select_ln117_1305_fu_857_p3;
wire   [0:0] and_ln102_1516_fu_838_p2;
wire   [4:0] zext_ln117_138_fu_864_p1;
wire   [0:0] or_ln117_1165_fu_868_p2;
wire   [4:0] select_ln117_1306_fu_873_p3;
wire   [0:0] or_ln117_1166_fu_880_p2;
wire   [0:0] and_ln102_1517_fu_847_p2;
wire   [4:0] select_ln117_1307_fu_884_p3;
wire   [0:0] or_ln117_1167_fu_892_p2;
wire   [4:0] select_ln117_1308_fu_898_p3;
wire   [4:0] select_ln117_1309_fu_910_p3;
wire   [0:0] xor_ln104_634_fu_936_p2;
wire   [0:0] and_ln102_1529_fu_949_p2;
wire   [0:0] and_ln102_1506_fu_941_p2;
wire   [0:0] and_ln102_1518_fu_945_p2;
wire   [0:0] or_ln117_1169_fu_964_p2;
wire   [0:0] and_ln102_1519_fu_954_p2;
wire   [4:0] select_ln117_1311_fu_969_p3;
wire   [0:0] or_ln117_1171_fu_976_p2;
wire   [4:0] select_ln117_1312_fu_981_p3;
wire   [0:0] and_ln102_1520_fu_959_p2;
wire   [4:0] select_ln117_1313_fu_988_p3;
wire   [0:0] or_ln117_1173_fu_996_p2;
wire   [4:0] select_ln117_1314_fu_1001_p3;
wire   [4:0] select_ln117_1315_fu_1013_p3;
wire   [0:0] xor_ln104_635_fu_1029_p2;
wire   [0:0] and_ln102_1530_fu_1038_p2;
wire   [0:0] and_ln102_1507_fu_1034_p2;
wire   [0:0] and_ln102_1521_fu_1043_p2;
wire   [0:0] or_ln117_1175_fu_1053_p2;
wire   [0:0] or_ln117_1176_fu_1058_p2;
wire   [0:0] and_ln102_1522_fu_1048_p2;
wire   [4:0] select_ln117_1317_fu_1062_p3;
wire   [0:0] or_ln117_1177_fu_1069_p2;
wire   [4:0] select_ln117_1318_fu_1075_p3;
wire   [4:0] select_ln117_1319_fu_1089_p3;
wire   [0:0] xor_ln104_636_fu_1105_p2;
wire   [0:0] and_ln102_1531_fu_1110_p2;
wire   [0:0] and_ln102_1523_fu_1115_p2;
wire   [0:0] or_ln117_1179_fu_1120_p2;
wire   [12:0] agg_result_fu_1132_p65;
wire   [4:0] agg_result_fu_1132_p66;
wire   [12:0] agg_result_fu_1132_p67;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1132_p1;
wire   [4:0] agg_result_fu_1132_p3;
wire   [4:0] agg_result_fu_1132_p5;
wire   [4:0] agg_result_fu_1132_p7;
wire   [4:0] agg_result_fu_1132_p9;
wire   [4:0] agg_result_fu_1132_p11;
wire   [4:0] agg_result_fu_1132_p13;
wire   [4:0] agg_result_fu_1132_p15;
wire   [4:0] agg_result_fu_1132_p17;
wire   [4:0] agg_result_fu_1132_p19;
wire   [4:0] agg_result_fu_1132_p21;
wire   [4:0] agg_result_fu_1132_p23;
wire   [4:0] agg_result_fu_1132_p25;
wire   [4:0] agg_result_fu_1132_p27;
wire   [4:0] agg_result_fu_1132_p29;
wire   [4:0] agg_result_fu_1132_p31;
wire  signed [4:0] agg_result_fu_1132_p33;
wire  signed [4:0] agg_result_fu_1132_p35;
wire  signed [4:0] agg_result_fu_1132_p37;
wire  signed [4:0] agg_result_fu_1132_p39;
wire  signed [4:0] agg_result_fu_1132_p41;
wire  signed [4:0] agg_result_fu_1132_p43;
wire  signed [4:0] agg_result_fu_1132_p45;
wire  signed [4:0] agg_result_fu_1132_p47;
wire  signed [4:0] agg_result_fu_1132_p49;
wire  signed [4:0] agg_result_fu_1132_p51;
wire  signed [4:0] agg_result_fu_1132_p53;
wire  signed [4:0] agg_result_fu_1132_p55;
wire  signed [4:0] agg_result_fu_1132_p57;
wire  signed [4:0] agg_result_fu_1132_p59;
wire  signed [4:0] agg_result_fu_1132_p61;
wire  signed [4:0] agg_result_fu_1132_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_13_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x2_U44(
    .din0(13'd7874),
    .din1(13'd8049),
    .din2(13'd1246),
    .din3(13'd58),
    .din4(13'd7958),
    .din5(13'd126),
    .din6(13'd258),
    .din7(13'd8165),
    .din8(13'd7868),
    .din9(13'd2241),
    .din10(13'd374),
    .din11(13'd7689),
    .din12(13'd238),
    .din13(13'd2360),
    .din14(13'd717),
    .din15(13'd7991),
    .din16(13'd291),
    .din17(13'd121),
    .din18(13'd465),
    .din19(13'd1131),
    .din20(13'd7826),
    .din21(13'd8106),
    .din22(13'd334),
    .din23(13'd8071),
    .din24(13'd633),
    .din25(13'd365),
    .din26(13'd636),
    .din27(13'd1007),
    .din28(13'd495),
    .din29(13'd8025),
    .din30(13'd742),
    .din31(13'd374),
    .def(agg_result_fu_1132_p65),
    .sel(agg_result_fu_1132_p66),
    .dout(agg_result_fu_1132_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1495_reg_1521 <= and_ln102_1495_fu_665_p2;
        and_ln102_1496_reg_1458 <= and_ln102_1496_fu_482_p2;
        and_ln102_1497_reg_1493 <= and_ln102_1497_fu_533_p2;
        and_ln102_1498_reg_1533 <= and_ln102_1498_fu_679_p2;
        and_ln102_1499_reg_1560 <= and_ln102_1499_fu_799_p2;
        and_ln102_1499_reg_1560_pp0_iter5_reg <= and_ln102_1499_reg_1560;
        and_ln102_1500_reg_1470 <= and_ln102_1500_fu_496_p2;
        and_ln102_1501_reg_1476 <= and_ln102_1501_fu_506_p2;
        and_ln102_1502_reg_1505 <= and_ln102_1502_fu_552_p2;
        and_ln102_1504_reg_1539 <= and_ln102_1504_fu_693_p2;
        and_ln102_1505_reg_1573 <= and_ln102_1505_fu_823_p2;
        and_ln102_reg_1442 <= and_ln102_fu_466_p2;
        and_ln102_reg_1442_pp0_iter1_reg <= and_ln102_reg_1442;
        and_ln102_reg_1442_pp0_iter2_reg <= and_ln102_reg_1442_pp0_iter1_reg;
        and_ln104_235_reg_1527 <= and_ln104_235_fu_674_p2;
        and_ln104_236_reg_1465 <= and_ln104_236_fu_491_p2;
        and_ln104_237_reg_1499 <= and_ln104_237_fu_542_p2;
        and_ln104_237_reg_1499_pp0_iter3_reg <= and_ln104_237_reg_1499;
        and_ln104_238_reg_1555 <= and_ln104_238_fu_794_p2;
        and_ln104_239_reg_1567 <= and_ln104_239_fu_808_p2;
        and_ln104_239_reg_1567_pp0_iter5_reg <= and_ln104_239_reg_1567;
        and_ln104_239_reg_1567_pp0_iter6_reg <= and_ln104_239_reg_1567_pp0_iter5_reg;
        and_ln104_reg_1452 <= and_ln104_fu_477_p2;
        icmp_ln86_1320_reg_1279 <= icmp_ln86_1320_fu_286_p2;
        icmp_ln86_1321_reg_1284 <= icmp_ln86_1321_fu_292_p2;
        icmp_ln86_1321_reg_1284_pp0_iter1_reg <= icmp_ln86_1321_reg_1284;
        icmp_ln86_1321_reg_1284_pp0_iter2_reg <= icmp_ln86_1321_reg_1284_pp0_iter1_reg;
        icmp_ln86_1322_reg_1290 <= icmp_ln86_1322_fu_298_p2;
        icmp_ln86_1323_reg_1296 <= icmp_ln86_1323_fu_304_p2;
        icmp_ln86_1323_reg_1296_pp0_iter1_reg <= icmp_ln86_1323_reg_1296;
        icmp_ln86_1324_reg_1302 <= icmp_ln86_1324_fu_310_p2;
        icmp_ln86_1324_reg_1302_pp0_iter1_reg <= icmp_ln86_1324_reg_1302;
        icmp_ln86_1324_reg_1302_pp0_iter2_reg <= icmp_ln86_1324_reg_1302_pp0_iter1_reg;
        icmp_ln86_1324_reg_1302_pp0_iter3_reg <= icmp_ln86_1324_reg_1302_pp0_iter2_reg;
        icmp_ln86_1325_reg_1308 <= icmp_ln86_1325_fu_316_p2;
        icmp_ln86_1325_reg_1308_pp0_iter1_reg <= icmp_ln86_1325_reg_1308;
        icmp_ln86_1325_reg_1308_pp0_iter2_reg <= icmp_ln86_1325_reg_1308_pp0_iter1_reg;
        icmp_ln86_1325_reg_1308_pp0_iter3_reg <= icmp_ln86_1325_reg_1308_pp0_iter2_reg;
        icmp_ln86_1326_reg_1314 <= icmp_ln86_1326_fu_322_p2;
        icmp_ln86_1327_reg_1320 <= icmp_ln86_1327_fu_328_p2;
        icmp_ln86_1327_reg_1320_pp0_iter1_reg <= icmp_ln86_1327_reg_1320;
        icmp_ln86_1328_reg_1326 <= icmp_ln86_1328_fu_334_p2;
        icmp_ln86_1328_reg_1326_pp0_iter1_reg <= icmp_ln86_1328_reg_1326;
        icmp_ln86_1328_reg_1326_pp0_iter2_reg <= icmp_ln86_1328_reg_1326_pp0_iter1_reg;
        icmp_ln86_1329_reg_1332 <= icmp_ln86_1329_fu_340_p2;
        icmp_ln86_1329_reg_1332_pp0_iter1_reg <= icmp_ln86_1329_reg_1332;
        icmp_ln86_1329_reg_1332_pp0_iter2_reg <= icmp_ln86_1329_reg_1332_pp0_iter1_reg;
        icmp_ln86_1329_reg_1332_pp0_iter3_reg <= icmp_ln86_1329_reg_1332_pp0_iter2_reg;
        icmp_ln86_1330_reg_1338 <= icmp_ln86_1330_fu_346_p2;
        icmp_ln86_1330_reg_1338_pp0_iter1_reg <= icmp_ln86_1330_reg_1338;
        icmp_ln86_1330_reg_1338_pp0_iter2_reg <= icmp_ln86_1330_reg_1338_pp0_iter1_reg;
        icmp_ln86_1330_reg_1338_pp0_iter3_reg <= icmp_ln86_1330_reg_1338_pp0_iter2_reg;
        icmp_ln86_1331_reg_1344 <= icmp_ln86_1331_fu_352_p2;
        icmp_ln86_1331_reg_1344_pp0_iter1_reg <= icmp_ln86_1331_reg_1344;
        icmp_ln86_1331_reg_1344_pp0_iter2_reg <= icmp_ln86_1331_reg_1344_pp0_iter1_reg;
        icmp_ln86_1331_reg_1344_pp0_iter3_reg <= icmp_ln86_1331_reg_1344_pp0_iter2_reg;
        icmp_ln86_1331_reg_1344_pp0_iter4_reg <= icmp_ln86_1331_reg_1344_pp0_iter3_reg;
        icmp_ln86_1332_reg_1350 <= icmp_ln86_1332_fu_358_p2;
        icmp_ln86_1332_reg_1350_pp0_iter1_reg <= icmp_ln86_1332_reg_1350;
        icmp_ln86_1332_reg_1350_pp0_iter2_reg <= icmp_ln86_1332_reg_1350_pp0_iter1_reg;
        icmp_ln86_1332_reg_1350_pp0_iter3_reg <= icmp_ln86_1332_reg_1350_pp0_iter2_reg;
        icmp_ln86_1332_reg_1350_pp0_iter4_reg <= icmp_ln86_1332_reg_1350_pp0_iter3_reg;
        icmp_ln86_1332_reg_1350_pp0_iter5_reg <= icmp_ln86_1332_reg_1350_pp0_iter4_reg;
        icmp_ln86_1333_reg_1356 <= icmp_ln86_1333_fu_364_p2;
        icmp_ln86_1333_reg_1356_pp0_iter1_reg <= icmp_ln86_1333_reg_1356;
        icmp_ln86_1333_reg_1356_pp0_iter2_reg <= icmp_ln86_1333_reg_1356_pp0_iter1_reg;
        icmp_ln86_1333_reg_1356_pp0_iter3_reg <= icmp_ln86_1333_reg_1356_pp0_iter2_reg;
        icmp_ln86_1333_reg_1356_pp0_iter4_reg <= icmp_ln86_1333_reg_1356_pp0_iter3_reg;
        icmp_ln86_1333_reg_1356_pp0_iter5_reg <= icmp_ln86_1333_reg_1356_pp0_iter4_reg;
        icmp_ln86_1333_reg_1356_pp0_iter6_reg <= icmp_ln86_1333_reg_1356_pp0_iter5_reg;
        icmp_ln86_1334_reg_1362 <= icmp_ln86_1334_fu_370_p2;
        icmp_ln86_1334_reg_1362_pp0_iter1_reg <= icmp_ln86_1334_reg_1362;
        icmp_ln86_1335_reg_1367 <= icmp_ln86_1335_fu_376_p2;
        icmp_ln86_1336_reg_1372 <= icmp_ln86_1336_fu_382_p2;
        icmp_ln86_1336_reg_1372_pp0_iter1_reg <= icmp_ln86_1336_reg_1372;
        icmp_ln86_1337_reg_1377 <= icmp_ln86_1337_fu_388_p2;
        icmp_ln86_1337_reg_1377_pp0_iter1_reg <= icmp_ln86_1337_reg_1377;
        icmp_ln86_1338_reg_1382 <= icmp_ln86_1338_fu_394_p2;
        icmp_ln86_1338_reg_1382_pp0_iter1_reg <= icmp_ln86_1338_reg_1382;
        icmp_ln86_1338_reg_1382_pp0_iter2_reg <= icmp_ln86_1338_reg_1382_pp0_iter1_reg;
        icmp_ln86_1339_reg_1387 <= icmp_ln86_1339_fu_400_p2;
        icmp_ln86_1339_reg_1387_pp0_iter1_reg <= icmp_ln86_1339_reg_1387;
        icmp_ln86_1339_reg_1387_pp0_iter2_reg <= icmp_ln86_1339_reg_1387_pp0_iter1_reg;
        icmp_ln86_1340_reg_1392 <= icmp_ln86_1340_fu_406_p2;
        icmp_ln86_1340_reg_1392_pp0_iter1_reg <= icmp_ln86_1340_reg_1392;
        icmp_ln86_1340_reg_1392_pp0_iter2_reg <= icmp_ln86_1340_reg_1392_pp0_iter1_reg;
        icmp_ln86_1341_reg_1397 <= icmp_ln86_1341_fu_412_p2;
        icmp_ln86_1341_reg_1397_pp0_iter1_reg <= icmp_ln86_1341_reg_1397;
        icmp_ln86_1341_reg_1397_pp0_iter2_reg <= icmp_ln86_1341_reg_1397_pp0_iter1_reg;
        icmp_ln86_1341_reg_1397_pp0_iter3_reg <= icmp_ln86_1341_reg_1397_pp0_iter2_reg;
        icmp_ln86_1342_reg_1402 <= icmp_ln86_1342_fu_418_p2;
        icmp_ln86_1342_reg_1402_pp0_iter1_reg <= icmp_ln86_1342_reg_1402;
        icmp_ln86_1342_reg_1402_pp0_iter2_reg <= icmp_ln86_1342_reg_1402_pp0_iter1_reg;
        icmp_ln86_1342_reg_1402_pp0_iter3_reg <= icmp_ln86_1342_reg_1402_pp0_iter2_reg;
        icmp_ln86_1343_reg_1407 <= icmp_ln86_1343_fu_424_p2;
        icmp_ln86_1343_reg_1407_pp0_iter1_reg <= icmp_ln86_1343_reg_1407;
        icmp_ln86_1343_reg_1407_pp0_iter2_reg <= icmp_ln86_1343_reg_1407_pp0_iter1_reg;
        icmp_ln86_1343_reg_1407_pp0_iter3_reg <= icmp_ln86_1343_reg_1407_pp0_iter2_reg;
        icmp_ln86_1344_reg_1412 <= icmp_ln86_1344_fu_430_p2;
        icmp_ln86_1344_reg_1412_pp0_iter1_reg <= icmp_ln86_1344_reg_1412;
        icmp_ln86_1344_reg_1412_pp0_iter2_reg <= icmp_ln86_1344_reg_1412_pp0_iter1_reg;
        icmp_ln86_1344_reg_1412_pp0_iter3_reg <= icmp_ln86_1344_reg_1412_pp0_iter2_reg;
        icmp_ln86_1344_reg_1412_pp0_iter4_reg <= icmp_ln86_1344_reg_1412_pp0_iter3_reg;
        icmp_ln86_1345_reg_1417 <= icmp_ln86_1345_fu_436_p2;
        icmp_ln86_1345_reg_1417_pp0_iter1_reg <= icmp_ln86_1345_reg_1417;
        icmp_ln86_1345_reg_1417_pp0_iter2_reg <= icmp_ln86_1345_reg_1417_pp0_iter1_reg;
        icmp_ln86_1345_reg_1417_pp0_iter3_reg <= icmp_ln86_1345_reg_1417_pp0_iter2_reg;
        icmp_ln86_1345_reg_1417_pp0_iter4_reg <= icmp_ln86_1345_reg_1417_pp0_iter3_reg;
        icmp_ln86_1346_reg_1422 <= icmp_ln86_1346_fu_442_p2;
        icmp_ln86_1346_reg_1422_pp0_iter1_reg <= icmp_ln86_1346_reg_1422;
        icmp_ln86_1346_reg_1422_pp0_iter2_reg <= icmp_ln86_1346_reg_1422_pp0_iter1_reg;
        icmp_ln86_1346_reg_1422_pp0_iter3_reg <= icmp_ln86_1346_reg_1422_pp0_iter2_reg;
        icmp_ln86_1346_reg_1422_pp0_iter4_reg <= icmp_ln86_1346_reg_1422_pp0_iter3_reg;
        icmp_ln86_1347_reg_1427 <= icmp_ln86_1347_fu_448_p2;
        icmp_ln86_1347_reg_1427_pp0_iter1_reg <= icmp_ln86_1347_reg_1427;
        icmp_ln86_1347_reg_1427_pp0_iter2_reg <= icmp_ln86_1347_reg_1427_pp0_iter1_reg;
        icmp_ln86_1347_reg_1427_pp0_iter3_reg <= icmp_ln86_1347_reg_1427_pp0_iter2_reg;
        icmp_ln86_1347_reg_1427_pp0_iter4_reg <= icmp_ln86_1347_reg_1427_pp0_iter3_reg;
        icmp_ln86_1347_reg_1427_pp0_iter5_reg <= icmp_ln86_1347_reg_1427_pp0_iter4_reg;
        icmp_ln86_1348_reg_1432 <= icmp_ln86_1348_fu_454_p2;
        icmp_ln86_1348_reg_1432_pp0_iter1_reg <= icmp_ln86_1348_reg_1432;
        icmp_ln86_1348_reg_1432_pp0_iter2_reg <= icmp_ln86_1348_reg_1432_pp0_iter1_reg;
        icmp_ln86_1348_reg_1432_pp0_iter3_reg <= icmp_ln86_1348_reg_1432_pp0_iter2_reg;
        icmp_ln86_1348_reg_1432_pp0_iter4_reg <= icmp_ln86_1348_reg_1432_pp0_iter3_reg;
        icmp_ln86_1348_reg_1432_pp0_iter5_reg <= icmp_ln86_1348_reg_1432_pp0_iter4_reg;
        icmp_ln86_1349_reg_1437 <= icmp_ln86_1349_fu_460_p2;
        icmp_ln86_1349_reg_1437_pp0_iter1_reg <= icmp_ln86_1349_reg_1437;
        icmp_ln86_1349_reg_1437_pp0_iter2_reg <= icmp_ln86_1349_reg_1437_pp0_iter1_reg;
        icmp_ln86_1349_reg_1437_pp0_iter3_reg <= icmp_ln86_1349_reg_1437_pp0_iter2_reg;
        icmp_ln86_1349_reg_1437_pp0_iter4_reg <= icmp_ln86_1349_reg_1437_pp0_iter3_reg;
        icmp_ln86_1349_reg_1437_pp0_iter5_reg <= icmp_ln86_1349_reg_1437_pp0_iter4_reg;
        icmp_ln86_1349_reg_1437_pp0_iter6_reg <= icmp_ln86_1349_reg_1437_pp0_iter5_reg;
        icmp_ln86_reg_1268 <= icmp_ln86_fu_280_p2;
        icmp_ln86_reg_1268_pp0_iter1_reg <= icmp_ln86_reg_1268;
        icmp_ln86_reg_1268_pp0_iter2_reg <= icmp_ln86_reg_1268_pp0_iter1_reg;
        icmp_ln86_reg_1268_pp0_iter3_reg <= icmp_ln86_reg_1268_pp0_iter2_reg;
        or_ln117_1159_reg_1515 <= or_ln117_1159_fu_660_p2;
        or_ln117_1163_reg_1545 <= or_ln117_1163_fu_767_p2;
        or_ln117_1168_reg_1578 <= or_ln117_1168_fu_906_p2;
        or_ln117_1170_reg_1588 <= or_ln117_1170_fu_926_p2;
        or_ln117_1172_reg_1594 <= or_ln117_1172_fu_932_p2;
        or_ln117_1172_reg_1594_pp0_iter5_reg <= or_ln117_1172_reg_1594;
        or_ln117_1174_reg_1602 <= or_ln117_1174_fu_1008_p2;
        or_ln117_1178_reg_1612 <= or_ln117_1178_fu_1083_p2;
        or_ln117_reg_1482 <= or_ln117_fu_522_p2;
        select_ln117_1298_reg_1510 <= select_ln117_1298_fu_653_p3;
        select_ln117_1304_reg_1550 <= select_ln117_1304_fu_781_p3;
        select_ln117_1310_reg_1583 <= select_ln117_1310_fu_918_p3;
        select_ln117_1316_reg_1607 <= select_ln117_1316_fu_1021_p3;
        select_ln117_1320_reg_1617 <= select_ln117_1320_fu_1097_p3;
        xor_ln104_reg_1487 <= xor_ln104_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
    end
end

assign agg_result_fu_1132_p65 = 'bx;

assign agg_result_fu_1132_p66 = ((or_ln117_1179_fu_1120_p2[0:0] == 1'b1) ? select_ln117_1320_reg_1617 : 5'd31);

assign and_ln102_1495_fu_665_p2 = (xor_ln104_reg_1487 & icmp_ln86_1321_reg_1284_pp0_iter2_reg);

assign and_ln102_1496_fu_482_p2 = (icmp_ln86_1322_reg_1290 & and_ln102_reg_1442);

assign and_ln102_1497_fu_533_p2 = (icmp_ln86_1323_reg_1296_pp0_iter1_reg & and_ln104_reg_1452);

assign and_ln102_1498_fu_679_p2 = (icmp_ln86_1324_reg_1302_pp0_iter2_reg & and_ln102_1495_fu_665_p2);

assign and_ln102_1499_fu_799_p2 = (icmp_ln86_1325_reg_1308_pp0_iter3_reg & and_ln104_235_reg_1527);

assign and_ln102_1500_fu_496_p2 = (icmp_ln86_1326_reg_1314 & and_ln102_1496_fu_482_p2);

assign and_ln102_1501_fu_506_p2 = (icmp_ln86_1327_reg_1320 & and_ln104_236_fu_491_p2);

assign and_ln102_1502_fu_552_p2 = (icmp_ln86_1328_reg_1326_pp0_iter1_reg & and_ln102_1497_fu_533_p2);

assign and_ln102_1503_fu_689_p2 = (icmp_ln86_1329_reg_1332_pp0_iter2_reg & and_ln104_237_reg_1499);

assign and_ln102_1504_fu_693_p2 = (icmp_ln86_1330_reg_1338_pp0_iter2_reg & and_ln102_1498_fu_679_p2);

assign and_ln102_1505_fu_823_p2 = (icmp_ln86_1331_reg_1344_pp0_iter3_reg & and_ln104_238_fu_794_p2);

assign and_ln102_1506_fu_941_p2 = (icmp_ln86_1332_reg_1350_pp0_iter4_reg & and_ln102_1499_reg_1560);

assign and_ln102_1507_fu_1034_p2 = (icmp_ln86_1333_reg_1356_pp0_iter5_reg & and_ln104_239_reg_1567_pp0_iter5_reg);

assign and_ln102_1508_fu_557_p2 = (icmp_ln86_1334_reg_1362_pp0_iter1_reg & and_ln102_1500_reg_1470);

assign and_ln102_1509_fu_516_p2 = (and_ln102_1524_fu_511_p2 & and_ln102_1496_fu_482_p2);

assign and_ln102_1510_fu_561_p2 = (icmp_ln86_1336_reg_1372_pp0_iter1_reg & and_ln102_1501_reg_1476);

assign and_ln102_1511_fu_570_p2 = (and_ln104_236_reg_1465 & and_ln102_1525_fu_565_p2);

assign and_ln102_1512_fu_698_p2 = (icmp_ln86_1338_reg_1382_pp0_iter2_reg & and_ln102_1502_reg_1505);

assign and_ln102_1513_fu_707_p2 = (and_ln102_1526_fu_702_p2 & and_ln102_1497_reg_1493);

assign and_ln102_1514_fu_712_p2 = (icmp_ln86_1340_reg_1392_pp0_iter2_reg & and_ln102_1503_fu_689_p2);

assign and_ln102_1515_fu_833_p2 = (and_ln104_237_reg_1499_pp0_iter3_reg & and_ln102_1527_fu_828_p2);

assign and_ln102_1516_fu_838_p2 = (icmp_ln86_1342_reg_1402_pp0_iter3_reg & and_ln102_1504_reg_1539);

assign and_ln102_1517_fu_847_p2 = (and_ln102_1528_fu_842_p2 & and_ln102_1498_reg_1533);

assign and_ln102_1518_fu_945_p2 = (icmp_ln86_1344_reg_1412_pp0_iter4_reg & and_ln102_1505_reg_1573);

assign and_ln102_1519_fu_954_p2 = (and_ln104_238_reg_1555 & and_ln102_1529_fu_949_p2);

assign and_ln102_1520_fu_959_p2 = (icmp_ln86_1346_reg_1422_pp0_iter4_reg & and_ln102_1506_fu_941_p2);

assign and_ln102_1521_fu_1043_p2 = (and_ln102_1530_fu_1038_p2 & and_ln102_1499_reg_1560_pp0_iter5_reg);

assign and_ln102_1522_fu_1048_p2 = (icmp_ln86_1348_reg_1432_pp0_iter5_reg & and_ln102_1507_fu_1034_p2);

assign and_ln102_1523_fu_1115_p2 = (and_ln104_239_reg_1567_pp0_iter6_reg & and_ln102_1531_fu_1110_p2);

assign and_ln102_1524_fu_511_p2 = (xor_ln104_629_fu_501_p2 & icmp_ln86_1335_reg_1367);

assign and_ln102_1525_fu_565_p2 = (xor_ln104_630_fu_547_p2 & icmp_ln86_1337_reg_1377_pp0_iter1_reg);

assign and_ln102_1526_fu_702_p2 = (xor_ln104_631_fu_684_p2 & icmp_ln86_1339_reg_1387_pp0_iter2_reg);

assign and_ln102_1527_fu_828_p2 = (xor_ln104_632_fu_813_p2 & icmp_ln86_1341_reg_1397_pp0_iter3_reg);

assign and_ln102_1528_fu_842_p2 = (xor_ln104_633_fu_818_p2 & icmp_ln86_1343_reg_1407_pp0_iter3_reg);

assign and_ln102_1529_fu_949_p2 = (xor_ln104_634_fu_936_p2 & icmp_ln86_1345_reg_1417_pp0_iter4_reg);

assign and_ln102_1530_fu_1038_p2 = (xor_ln104_635_fu_1029_p2 & icmp_ln86_1347_reg_1427_pp0_iter5_reg);

assign and_ln102_1531_fu_1110_p2 = (xor_ln104_636_fu_1105_p2 & icmp_ln86_1349_reg_1437_pp0_iter6_reg);

assign and_ln102_fu_466_p2 = (icmp_ln86_fu_280_p2 & icmp_ln86_1320_fu_286_p2);

assign and_ln104_235_fu_674_p2 = (xor_ln104_reg_1487 & xor_ln104_624_fu_669_p2);

assign and_ln104_236_fu_491_p2 = (xor_ln104_625_fu_486_p2 & and_ln102_reg_1442);

assign and_ln104_237_fu_542_p2 = (xor_ln104_626_fu_537_p2 & and_ln104_reg_1452);

assign and_ln104_238_fu_794_p2 = (xor_ln104_627_fu_789_p2 & and_ln102_1495_reg_1521);

assign and_ln104_239_fu_808_p2 = (xor_ln104_628_fu_803_p2 & and_ln104_235_reg_1527);

assign and_ln104_fu_477_p2 = (xor_ln104_623_fu_472_p2 & icmp_ln86_reg_1268);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1132_p67;

assign icmp_ln86_1320_fu_286_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261652)) ? 1'b1 : 1'b0);

assign icmp_ln86_1321_fu_292_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2390)) ? 1'b1 : 1'b0);

assign icmp_ln86_1322_fu_298_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260852)) ? 1'b1 : 1'b0);

assign icmp_ln86_1323_fu_304_p2 = (($signed(x_14_val_int_reg) < $signed(18'd524)) ? 1'b1 : 1'b0);

assign icmp_ln86_1324_fu_310_p2 = (($signed(x_2_val_int_reg) < $signed(18'd262039)) ? 1'b1 : 1'b0);

assign icmp_ln86_1325_fu_316_p2 = (($signed(x_2_val_int_reg) < $signed(18'd2577)) ? 1'b1 : 1'b0);

assign icmp_ln86_1326_fu_322_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261278)) ? 1'b1 : 1'b0);

assign icmp_ln86_1327_fu_328_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261181)) ? 1'b1 : 1'b0);

assign icmp_ln86_1328_fu_334_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261815)) ? 1'b1 : 1'b0);

assign icmp_ln86_1329_fu_340_p2 = (($signed(x_10_val_int_reg) < $signed(18'd260586)) ? 1'b1 : 1'b0);

assign icmp_ln86_1330_fu_346_p2 = (($signed(x_14_val_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1331_fu_352_p2 = (($signed(x_14_val_int_reg) < $signed(18'd331)) ? 1'b1 : 1'b0);

assign icmp_ln86_1332_fu_358_p2 = (($signed(x_15_val_int_reg) < $signed(18'd3241)) ? 1'b1 : 1'b0);

assign icmp_ln86_1333_fu_364_p2 = (($signed(x_15_val_int_reg) < $signed(18'd3666)) ? 1'b1 : 1'b0);

assign icmp_ln86_1334_fu_370_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261417)) ? 1'b1 : 1'b0);

assign icmp_ln86_1335_fu_376_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261795)) ? 1'b1 : 1'b0);

assign icmp_ln86_1336_fu_382_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261282)) ? 1'b1 : 1'b0);

assign icmp_ln86_1337_fu_388_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261283)) ? 1'b1 : 1'b0);

assign icmp_ln86_1338_fu_394_p2 = (($signed(x_14_val_int_reg) < $signed(18'd390)) ? 1'b1 : 1'b0);

assign icmp_ln86_1339_fu_400_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1340_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1470)) ? 1'b1 : 1'b0);

assign icmp_ln86_1341_fu_412_p2 = (($signed(x_3_val_int_reg) < $signed(18'd142)) ? 1'b1 : 1'b0);

assign icmp_ln86_1342_fu_418_p2 = (($signed(x_2_val_int_reg) < $signed(18'd261256)) ? 1'b1 : 1'b0);

assign icmp_ln86_1343_fu_424_p2 = (($signed(x_15_val_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_1344_fu_430_p2 = (($signed(x_15_val_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign icmp_ln86_1345_fu_436_p2 = (($signed(x_11_val_int_reg) < $signed(18'd140)) ? 1'b1 : 1'b0);

assign icmp_ln86_1346_fu_442_p2 = (($signed(x_11_val_int_reg) < $signed(18'd378)) ? 1'b1 : 1'b0);

assign icmp_ln86_1347_fu_448_p2 = (($signed(x_2_val_int_reg) < $signed(18'd1528)) ? 1'b1 : 1'b0);

assign icmp_ln86_1348_fu_454_p2 = (($signed(x_11_val_int_reg) < $signed(18'd451)) ? 1'b1 : 1'b0);

assign icmp_ln86_1349_fu_460_p2 = (($signed(x_2_val_int_reg) < $signed(18'd2957)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_280_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261936)) ? 1'b1 : 1'b0);

assign or_ln117_1155_fu_603_p2 = (and_ln102_1510_fu_561_p2 | and_ln102_1496_reg_1458);

assign or_ln117_1156_fu_615_p2 = (and_ln102_1501_reg_1476 | and_ln102_1496_reg_1458);

assign or_ln117_1157_fu_627_p2 = (or_ln117_1156_fu_615_p2 | and_ln102_1511_fu_570_p2);

assign or_ln117_1158_fu_717_p2 = (and_ln102_reg_1442_pp0_iter2_reg | and_ln102_1512_fu_698_p2);

assign or_ln117_1159_fu_660_p2 = (and_ln102_reg_1442_pp0_iter1_reg | and_ln102_1502_fu_552_p2);

assign or_ln117_1160_fu_729_p2 = (or_ln117_1159_reg_1515 | and_ln102_1513_fu_707_p2);

assign or_ln117_1161_fu_741_p2 = (and_ln102_reg_1442_pp0_iter2_reg | and_ln102_1497_reg_1493);

assign or_ln117_1162_fu_753_p2 = (or_ln117_1161_fu_741_p2 | and_ln102_1514_fu_712_p2);

assign or_ln117_1163_fu_767_p2 = (or_ln117_1161_fu_741_p2 | and_ln102_1503_fu_689_p2);

assign or_ln117_1164_fu_852_p2 = (or_ln117_1163_reg_1545 | and_ln102_1515_fu_833_p2);

assign or_ln117_1165_fu_868_p2 = (icmp_ln86_reg_1268_pp0_iter3_reg | and_ln102_1516_fu_838_p2);

assign or_ln117_1166_fu_880_p2 = (icmp_ln86_reg_1268_pp0_iter3_reg | and_ln102_1504_reg_1539);

assign or_ln117_1167_fu_892_p2 = (or_ln117_1166_fu_880_p2 | and_ln102_1517_fu_847_p2);

assign or_ln117_1168_fu_906_p2 = (icmp_ln86_reg_1268_pp0_iter3_reg | and_ln102_1498_reg_1533);

assign or_ln117_1169_fu_964_p2 = (or_ln117_1168_reg_1578 | and_ln102_1518_fu_945_p2);

assign or_ln117_1170_fu_926_p2 = (or_ln117_1168_fu_906_p2 | and_ln102_1505_fu_823_p2);

assign or_ln117_1171_fu_976_p2 = (or_ln117_1170_reg_1588 | and_ln102_1519_fu_954_p2);

assign or_ln117_1172_fu_932_p2 = (icmp_ln86_reg_1268_pp0_iter3_reg | and_ln102_1495_reg_1521);

assign or_ln117_1173_fu_996_p2 = (or_ln117_1172_reg_1594 | and_ln102_1520_fu_959_p2);

assign or_ln117_1174_fu_1008_p2 = (or_ln117_1172_reg_1594 | and_ln102_1506_fu_941_p2);

assign or_ln117_1175_fu_1053_p2 = (or_ln117_1174_reg_1602 | and_ln102_1521_fu_1043_p2);

assign or_ln117_1176_fu_1058_p2 = (or_ln117_1172_reg_1594_pp0_iter5_reg | and_ln102_1499_reg_1560_pp0_iter5_reg);

assign or_ln117_1177_fu_1069_p2 = (or_ln117_1176_fu_1058_p2 | and_ln102_1522_fu_1048_p2);

assign or_ln117_1178_fu_1083_p2 = (or_ln117_1176_fu_1058_p2 | and_ln102_1507_fu_1034_p2);

assign or_ln117_1179_fu_1120_p2 = (or_ln117_1178_reg_1612 | and_ln102_1523_fu_1115_p2);

assign or_ln117_fu_522_p2 = (and_ln102_1509_fu_516_p2 | and_ln102_1500_fu_496_p2);

assign select_ln117_1293_fu_592_p3 = ((or_ln117_reg_1482[0:0] == 1'b1) ? select_ln117_fu_585_p3 : 2'd3);

assign select_ln117_1294_fu_608_p3 = ((and_ln102_1496_reg_1458[0:0] == 1'b1) ? zext_ln117_136_fu_599_p1 : 3'd4);

assign select_ln117_1295_fu_619_p3 = ((or_ln117_1155_fu_603_p2[0:0] == 1'b1) ? select_ln117_1294_fu_608_p3 : 3'd5);

assign select_ln117_1296_fu_633_p3 = ((or_ln117_1156_fu_615_p2[0:0] == 1'b1) ? select_ln117_1295_fu_619_p3 : 3'd6);

assign select_ln117_1297_fu_641_p3 = ((or_ln117_1157_fu_627_p2[0:0] == 1'b1) ? select_ln117_1296_fu_633_p3 : 3'd7);

assign select_ln117_1298_fu_653_p3 = ((and_ln102_reg_1442_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_137_fu_649_p1 : 4'd8);

assign select_ln117_1299_fu_722_p3 = ((or_ln117_1158_fu_717_p2[0:0] == 1'b1) ? select_ln117_1298_reg_1510 : 4'd9);

assign select_ln117_1300_fu_734_p3 = ((or_ln117_1159_reg_1515[0:0] == 1'b1) ? select_ln117_1299_fu_722_p3 : 4'd10);

assign select_ln117_1301_fu_745_p3 = ((or_ln117_1160_fu_729_p2[0:0] == 1'b1) ? select_ln117_1300_fu_734_p3 : 4'd11);

assign select_ln117_1302_fu_759_p3 = ((or_ln117_1161_fu_741_p2[0:0] == 1'b1) ? select_ln117_1301_fu_745_p3 : 4'd12);

assign select_ln117_1303_fu_773_p3 = ((or_ln117_1162_fu_753_p2[0:0] == 1'b1) ? select_ln117_1302_fu_759_p3 : 4'd13);

assign select_ln117_1304_fu_781_p3 = ((or_ln117_1163_fu_767_p2[0:0] == 1'b1) ? select_ln117_1303_fu_773_p3 : 4'd14);

assign select_ln117_1305_fu_857_p3 = ((or_ln117_1164_fu_852_p2[0:0] == 1'b1) ? select_ln117_1304_reg_1550 : 4'd15);

assign select_ln117_1306_fu_873_p3 = ((icmp_ln86_reg_1268_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_138_fu_864_p1 : 5'd16);

assign select_ln117_1307_fu_884_p3 = ((or_ln117_1165_fu_868_p2[0:0] == 1'b1) ? select_ln117_1306_fu_873_p3 : 5'd17);

assign select_ln117_1308_fu_898_p3 = ((or_ln117_1166_fu_880_p2[0:0] == 1'b1) ? select_ln117_1307_fu_884_p3 : 5'd18);

assign select_ln117_1309_fu_910_p3 = ((or_ln117_1167_fu_892_p2[0:0] == 1'b1) ? select_ln117_1308_fu_898_p3 : 5'd19);

assign select_ln117_1310_fu_918_p3 = ((or_ln117_1168_fu_906_p2[0:0] == 1'b1) ? select_ln117_1309_fu_910_p3 : 5'd20);

assign select_ln117_1311_fu_969_p3 = ((or_ln117_1169_fu_964_p2[0:0] == 1'b1) ? select_ln117_1310_reg_1583 : 5'd21);

assign select_ln117_1312_fu_981_p3 = ((or_ln117_1170_reg_1588[0:0] == 1'b1) ? select_ln117_1311_fu_969_p3 : 5'd22);

assign select_ln117_1313_fu_988_p3 = ((or_ln117_1171_fu_976_p2[0:0] == 1'b1) ? select_ln117_1312_fu_981_p3 : 5'd23);

assign select_ln117_1314_fu_1001_p3 = ((or_ln117_1172_reg_1594[0:0] == 1'b1) ? select_ln117_1313_fu_988_p3 : 5'd24);

assign select_ln117_1315_fu_1013_p3 = ((or_ln117_1173_fu_996_p2[0:0] == 1'b1) ? select_ln117_1314_fu_1001_p3 : 5'd25);

assign select_ln117_1316_fu_1021_p3 = ((or_ln117_1174_fu_1008_p2[0:0] == 1'b1) ? select_ln117_1315_fu_1013_p3 : 5'd26);

assign select_ln117_1317_fu_1062_p3 = ((or_ln117_1175_fu_1053_p2[0:0] == 1'b1) ? select_ln117_1316_reg_1607 : 5'd27);

assign select_ln117_1318_fu_1075_p3 = ((or_ln117_1176_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1317_fu_1062_p3 : 5'd28);

assign select_ln117_1319_fu_1089_p3 = ((or_ln117_1177_fu_1069_p2[0:0] == 1'b1) ? select_ln117_1318_fu_1075_p3 : 5'd29);

assign select_ln117_1320_fu_1097_p3 = ((or_ln117_1178_fu_1083_p2[0:0] == 1'b1) ? select_ln117_1319_fu_1089_p3 : 5'd30);

assign select_ln117_fu_585_p3 = ((and_ln102_1500_reg_1470[0:0] == 1'b1) ? zext_ln117_fu_581_p1 : 2'd2);

assign xor_ln104_623_fu_472_p2 = (icmp_ln86_1320_reg_1279 ^ 1'd1);

assign xor_ln104_624_fu_669_p2 = (icmp_ln86_1321_reg_1284_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_625_fu_486_p2 = (icmp_ln86_1322_reg_1290 ^ 1'd1);

assign xor_ln104_626_fu_537_p2 = (icmp_ln86_1323_reg_1296_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_627_fu_789_p2 = (icmp_ln86_1324_reg_1302_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_628_fu_803_p2 = (icmp_ln86_1325_reg_1308_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_629_fu_501_p2 = (icmp_ln86_1326_reg_1314 ^ 1'd1);

assign xor_ln104_630_fu_547_p2 = (icmp_ln86_1327_reg_1320_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_631_fu_684_p2 = (icmp_ln86_1328_reg_1326_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_632_fu_813_p2 = (icmp_ln86_1329_reg_1332_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_633_fu_818_p2 = (icmp_ln86_1330_reg_1338_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_634_fu_936_p2 = (icmp_ln86_1331_reg_1344_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_635_fu_1029_p2 = (icmp_ln86_1332_reg_1350_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_636_fu_1105_p2 = (icmp_ln86_1333_reg_1356_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_528_p2 = (icmp_ln86_reg_1268_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_575_p2 = (1'd1 ^ and_ln102_1508_fu_557_p2);

assign zext_ln117_136_fu_599_p1 = select_ln117_1293_fu_592_p3;

assign zext_ln117_137_fu_649_p1 = select_ln117_1297_fu_641_p3;

assign zext_ln117_138_fu_864_p1 = select_ln117_1305_fu_857_p3;

assign zext_ln117_fu_581_p1 = xor_ln117_fu_575_p2;

endmodule //my_prj_decision_function_54
