$version Generated by VerilatedVcd $end
$date Sat Feb  4 13:00:25 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  4 % inp [3:0] $end
  $var wire  4 & outp [3:0] $end
  $var wire  3 $ sel [2:0] $end
  $scope module MultiShifter_4Bit $end
   $var wire  1 # clk $end
   $var wire  4 % inp [3:0] $end
   $var wire  4 & outp [3:0] $end
   $var wire  3 $ sel [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b001 $
b1001 %
b0000 &
#2
1#
b1001 &
#3
0#
b010 $
b0000 %
#4
1#
b0100 &
#5
0#
#6
1#
b0010 &
#7
0#
b000 $
#8
1#
b0000 &
#9
0#
b001 $
b1101 %
#10
1#
b1101 &
#11
0#
b011 $
b0000 %
#12
1#
b1010 &
#13
0#
#14
1#
b0100 &
#15
0#
b000 $
#16
1#
b0000 &
#17
0#
b001 $
b1001 %
#18
1#
b1001 &
#19
0#
b100 $
b0000 %
#20
1#
b1100 &
#21
0#
#22
1#
b1110 &
#23
0#
b000 $
#24
1#
b0000 &
#25
0#
b001 $
b1101 %
#26
1#
b1101 &
#27
0#
b101 $
b0000 %
#28
1#
b1010 &
#29
0#
#30
1#
b1100 &
#31
0#
b000 $
#32
1#
b0000 &
#33
0#
b001 $
b1001 %
#34
1#
b1001 &
#35
0#
b110 $
b0000 %
#36
1#
b1100 &
#37
0#
#38
1#
b0110 &
#39
0#
b000 $
#40
1#
b0000 &
#41
0#
b001 $
b1101 %
#42
1#
b1101 &
#43
0#
b111 $
b0000 %
#44
1#
b1011 &
#45
0#
#46
1#
b0111 &
#47
0#
b000 $
#48
1#
b0000 &
#49
