library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity data_path is
	port (
			--Clock Signal
			Clk, mClk : in std_logic;
			
			--Memory Signal
			WEN, EN : in std_logic;
			
			--Register Control Signals (CIR and LD)
			Clr_A, Ld_A : in std_logic;
			Clr_B, Ld_B : in std_logic;
			Clr_C, Ld_C : in std_logic;
			Clr_Z, Ld_Z : in std_logic;
			ClrPC, Ld_PC : in std_logic;
			ClrIR, Ld_IR : in std_logic;
			
			
			--Register Outputs
			Out_A : out std_logic_vector(31 downto 0);
			Out_B : out std_logic_vector(31 downto 0);
			Out_C : out std_logic;
			Out_Z : out std_logic;
			Out_PC : out std_logic_vector(31 downto 0);
			Out_IR : out std_logic_vector(31 downto 0);
			
			--Special Inputs to PC
			Inc_PC : in std_logic;
			
			--Adress and Data Bus signals for debugging
			ADDR_OUT : out std_logic_vector(31 downto 0);
			DATA_IN : in std_logic_vector(31 downto 0);
			DATA_BUS,
			MEM_OUT,
			MEM_IN : out std_logic_vector(31 downto 0);
			MEM_ADDR : out unsigned(7 downto 0);
			
			--Various MUX controls
			DATA_MUX : in std_logic_vector(1 downto 0);
			REG_MUX : in std_logic;
			A_MUX,
			B_MUX : in std_logic;
			IM_MUX1 : in std_logic;
			IM_MUX2 : in std_logic_vector(1 downto 0);
			
			--ALU Operations
			ALU_Op : in std_logic_vector(2 downto 0)
			);
end entity;

architecture Behavior of Data_Path is
	--Component Instantiations
	--Data Memory Module
	component data_mem is
		port (
			clk : in std_logic;
			addr : in unsigned(7 downto 0);
			data_in : in std_logic_vector(31 downto 0);
			wen : in std_logic;
			en : in std_logic;
			data_out : out std_logic_vector(31 downto 0);
			);
end component;

--Register32
