// Seed: 1070686117
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    output tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    input wand id_8,
    input wand id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output logic id_2
);
  uwire id_4;
  assign id_2 = 'b0 - id_4 == 1;
  module_0(
      id_1, id_1, id_0, id_0, id_0, id_0, id_1, id_1, id_1, id_1
  );
  always @(posedge 1) begin
    id_2 <= 1;
  end
endmodule
