
BDS5_OSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000baa0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800bc30  0800bc30  0001bc30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c114  0800c114  00020614  2**0
                  CONTENTS
  4 .ARM          00000008  0800c114  0800c114  0001c114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c11c  0800c11c  00020614  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c11c  0800c11c  0001c11c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c120  0800c120  0001c120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000614  20000000  0800c124  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c60  20000614  0800c738  00020614  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001274  0800c738  00021274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020614  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139d6  00000000  00000000  00020644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bc4  00000000  00000000  0003401a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00036be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e88  00000000  00000000  00037b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023361  00000000  00000000  00038a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012def  00000000  00000000  0005bd79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cee92  00000000  00000000  0006eb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013d9fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005604  00000000  00000000  0013da50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000614 	.word	0x20000614
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc18 	.word	0x0800bc18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000618 	.word	0x20000618
 80001cc:	0800bc18 	.word	0x0800bc18

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <MX_DMA_Init+0x3c>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <MX_DMA_Init+0x3c>)
 8000ffc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b09      	ldr	r3, [pc, #36]	; (8001028 <MX_DMA_Init+0x3c>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	2100      	movs	r1, #0
 8001012:	2011      	movs	r0, #17
 8001014:	f002 fa81 	bl	800351a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001018:	2011      	movs	r0, #17
 800101a:	f002 fa9a 	bl	8003552 <HAL_NVIC_EnableIRQ>

}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800

0800102c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08c      	sub	sp, #48	; 0x30
 8001030:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001032:	f107 031c 	add.w	r3, r7, #28
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
 800103e:	60da      	str	r2, [r3, #12]
 8001040:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	61bb      	str	r3, [r7, #24]
 8001046:	4b8c      	ldr	r3, [pc, #560]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	4a8b      	ldr	r2, [pc, #556]	; (8001278 <MX_GPIO_Init+0x24c>)
 800104c:	f043 0310 	orr.w	r3, r3, #16
 8001050:	6313      	str	r3, [r2, #48]	; 0x30
 8001052:	4b89      	ldr	r3, [pc, #548]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	f003 0310 	and.w	r3, r3, #16
 800105a:	61bb      	str	r3, [r7, #24]
 800105c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
 8001062:	4b85      	ldr	r3, [pc, #532]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	4a84      	ldr	r2, [pc, #528]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001068:	f043 0304 	orr.w	r3, r3, #4
 800106c:	6313      	str	r3, [r2, #48]	; 0x30
 800106e:	4b82      	ldr	r3, [pc, #520]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	f003 0304 	and.w	r3, r3, #4
 8001076:	617b      	str	r3, [r7, #20]
 8001078:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b7e      	ldr	r3, [pc, #504]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a7d      	ldr	r2, [pc, #500]	; (8001278 <MX_GPIO_Init+0x24c>)
 8001084:	f043 0320 	orr.w	r3, r3, #32
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b7b      	ldr	r3, [pc, #492]	; (8001278 <MX_GPIO_Init+0x24c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f003 0320 	and.w	r3, r3, #32
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b77      	ldr	r3, [pc, #476]	; (8001278 <MX_GPIO_Init+0x24c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a76      	ldr	r2, [pc, #472]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b74      	ldr	r3, [pc, #464]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	4b70      	ldr	r3, [pc, #448]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	4a6f      	ldr	r2, [pc, #444]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6313      	str	r3, [r2, #48]	; 0x30
 80010c2:	4b6d      	ldr	r3, [pc, #436]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	4b69      	ldr	r3, [pc, #420]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	4a68      	ldr	r2, [pc, #416]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010d8:	f043 0302 	orr.w	r3, r3, #2
 80010dc:	6313      	str	r3, [r2, #48]	; 0x30
 80010de:	4b66      	ldr	r3, [pc, #408]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	603b      	str	r3, [r7, #0]
 80010ee:	4b62      	ldr	r3, [pc, #392]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	4a61      	ldr	r2, [pc, #388]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010f4:	f043 0308 	orr.w	r3, r3, #8
 80010f8:	6313      	str	r3, [r2, #48]	; 0x30
 80010fa:	4b5f      	ldr	r3, [pc, #380]	; (8001278 <MX_GPIO_Init+0x24c>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	f003 0308 	and.w	r3, r3, #8
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800110c:	485b      	ldr	r0, [pc, #364]	; (800127c <MX_GPIO_Init+0x250>)
 800110e:	f002 ffd9 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|TDIN_Pin, GPIO_PIN_RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001118:	4859      	ldr	r0, [pc, #356]	; (8001280 <MX_GPIO_Init+0x254>)
 800111a:	f002 ffd3 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800111e:	2201      	movs	r2, #1
 8001120:	2102      	movs	r1, #2
 8001122:	4856      	ldr	r0, [pc, #344]	; (800127c <MX_GPIO_Init+0x250>)
 8001124:	f002 ffce 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f240 3101 	movw	r1, #769	; 0x301
 800112e:	4855      	ldr	r0, [pc, #340]	; (8001284 <MX_GPIO_Init+0x258>)
 8001130:	f002 ffc8 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800113a:	4853      	ldr	r0, [pc, #332]	; (8001288 <MX_GPIO_Init+0x25c>)
 800113c:	f002 ffc2 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	210c      	movs	r1, #12
 8001144:	4851      	ldr	r0, [pc, #324]	; (800128c <MX_GPIO_Init+0x260>)
 8001146:	f002 ffbd 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	2130      	movs	r1, #48	; 0x30
 800114e:	484f      	ldr	r0, [pc, #316]	; (800128c <MX_GPIO_Init+0x260>)
 8001150:	f002 ffb8 	bl	80040c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 8001154:	231c      	movs	r3, #28
 8001156:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001158:	2300      	movs	r3, #0
 800115a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115c:	2301      	movs	r3, #1
 800115e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001160:	f107 031c 	add.w	r3, r7, #28
 8001164:	4619      	mov	r1, r3
 8001166:	484a      	ldr	r0, [pc, #296]	; (8001290 <MX_GPIO_Init+0x264>)
 8001168:	f002 fe10 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800116c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001170:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	483d      	ldr	r0, [pc, #244]	; (800127c <MX_GPIO_Init+0x250>)
 8001186:	f002 fe01 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 800118a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001194:	2301      	movs	r3, #1
 8001196:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800119c:	f107 031c 	add.w	r3, r7, #28
 80011a0:	4619      	mov	r1, r3
 80011a2:	4837      	ldr	r0, [pc, #220]	; (8001280 <MX_GPIO_Init+0x254>)
 80011a4:	f002 fdf2 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80011a8:	2302      	movs	r3, #2
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ac:	2301      	movs	r3, #1
 80011ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 031c 	add.w	r3, r7, #28
 80011bc:	4619      	mov	r1, r3
 80011be:	482f      	ldr	r0, [pc, #188]	; (800127c <MX_GPIO_Init+0x250>)
 80011c0:	f002 fde4 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 80011c4:	f240 3301 	movw	r3, #769	; 0x301
 80011c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d2:	2303      	movs	r3, #3
 80011d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d6:	f107 031c 	add.w	r3, r7, #28
 80011da:	4619      	mov	r1, r3
 80011dc:	4829      	ldr	r0, [pc, #164]	; (8001284 <MX_GPIO_Init+0x258>)
 80011de:	f002 fdd5 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PEN_Pin|DOUT_Pin;
 80011e2:	2306      	movs	r3, #6
 80011e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ea:	2301      	movs	r3, #1
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	4823      	ldr	r0, [pc, #140]	; (8001284 <MX_GPIO_Init+0x258>)
 80011f6:	f002 fdc9 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDIN_Pin;
 80011fa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001208:	2303      	movs	r3, #3
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TDIN_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	481b      	ldr	r0, [pc, #108]	; (8001280 <MX_GPIO_Init+0x254>)
 8001214:	f002 fdba 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001218:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001226:	2303      	movs	r3, #3
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	4815      	ldr	r0, [pc, #84]	; (8001288 <MX_GPIO_Init+0x25c>)
 8001232:	f002 fdab 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001236:	230c      	movs	r3, #12
 8001238:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123a:	2301      	movs	r3, #1
 800123c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800123e:	2302      	movs	r3, #2
 8001240:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001246:	f107 031c 	add.w	r3, r7, #28
 800124a:	4619      	mov	r1, r3
 800124c:	480f      	ldr	r0, [pc, #60]	; (800128c <MX_GPIO_Init+0x260>)
 800124e:	f002 fd9d 	bl	8003d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD4 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001252:	2330      	movs	r3, #48	; 0x30
 8001254:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001256:	2301      	movs	r3, #1
 8001258:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800125a:	2301      	movs	r3, #1
 800125c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2300      	movs	r3, #0
 8001260:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001262:	f107 031c 	add.w	r3, r7, #28
 8001266:	4619      	mov	r1, r3
 8001268:	4808      	ldr	r0, [pc, #32]	; (800128c <MX_GPIO_Init+0x260>)
 800126a:	f002 fd8f 	bl	8003d8c <HAL_GPIO_Init>

}
 800126e:	bf00      	nop
 8001270:	3730      	adds	r7, #48	; 0x30
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40020800 	.word	0x40020800
 8001280:	40021400 	.word	0x40021400
 8001284:	40020400 	.word	0x40020400
 8001288:	40020000 	.word	0x40020000
 800128c:	40020c00 	.word	0x40020c00
 8001290:	40021000 	.word	0x40021000

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001298:	f001 ffce 	bl	8003238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129c:	f000 f85a 	bl	8001354 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(200);
 80012a0:	20c8      	movs	r0, #200	; 0xc8
 80012a2:	f002 f83b 	bl	800331c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a6:	f7ff fec1 	bl	800102c <MX_GPIO_Init>
  MX_DMA_Init();
 80012aa:	f7ff fe9f 	bl	8000fec <MX_DMA_Init>
  MX_TIM2_Init();
 80012ae:	f001 fac7 	bl	8002840 <MX_TIM2_Init>
  MX_SPI3_Init();
 80012b2:	f000 ff77 	bl	80021a4 <MX_SPI3_Init>
  MX_TIM5_Init();
 80012b6:	f001 fb9b 	bl	80029f0 <MX_TIM5_Init>
  MX_TIM3_Init();
 80012ba:	f001 fb4b 	bl	8002954 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80012be:	f001 fd4f 	bl	8002d60 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80012c2:	f001 fd23 	bl	8002d0c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80012c6:	4818      	ldr	r0, [pc, #96]	; (8001328 <main+0x94>)
 80012c8:	f003 fef6 	bl	80050b8 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_DMA(&htim2,TIM_CHANNEL_1,&ch1_period,1);
 80012cc:	2301      	movs	r3, #1
 80012ce:	4a17      	ldr	r2, [pc, #92]	; (800132c <main+0x98>)
 80012d0:	2100      	movs	r1, #0
 80012d2:	4815      	ldr	r0, [pc, #84]	; (8001328 <main+0x94>)
 80012d4:	f004 f850 	bl	8005378 <HAL_TIM_IC_Start_DMA>
  htim2.State = HAL_TIM_STATE_READY;
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <main+0x94>)
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  HAL_TIM_Base_Start(&htim5);
 80012e0:	4813      	ldr	r0, [pc, #76]	; (8001330 <main+0x9c>)
 80012e2:	f003 fee9 	bl	80050b8 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_DMA(&htim5,TIM_CHANNEL_1,&ch2_period,1);
 80012e6:	2301      	movs	r3, #1
 80012e8:	4a12      	ldr	r2, [pc, #72]	; (8001334 <main+0xa0>)
 80012ea:	2100      	movs	r1, #0
 80012ec:	4810      	ldr	r0, [pc, #64]	; (8001330 <main+0x9c>)
 80012ee:	f004 f843 	bl	8005378 <HAL_TIM_IC_Start_DMA>
  htim5.State = HAL_TIM_STATE_READY;
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <main+0x9c>)
 80012f4:	2201      	movs	r2, #1
 80012f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  //HAL_TIM_IC_Start_DMA(&htim2,TIM_CHANNEL_2,&ch1_duty,1);

  ADS8688_Init(&ads, &hspi3, SPI3_CS_GPIO_Port, SPI3_CS_Pin);
 80012fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012fe:	4a0e      	ldr	r2, [pc, #56]	; (8001338 <main+0xa4>)
 8001300:	490e      	ldr	r1, [pc, #56]	; (800133c <main+0xa8>)
 8001302:	480f      	ldr	r0, [pc, #60]	; (8001340 <main+0xac>)
 8001304:	f001 fe67 	bl	8002fd6 <ADS8688_Init>
  HAL_Delay(500);
 8001308:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800130c:	f002 f806 	bl	800331c <HAL_Delay>
  //ADS_Read_All_Raw(&ads, ads_data);
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&R_onedata, 1);
 8001310:	2201      	movs	r2, #1
 8001312:	490c      	ldr	r1, [pc, #48]	; (8001344 <main+0xb0>)
 8001314:	480c      	ldr	r0, [pc, #48]	; (8001348 <main+0xb4>)
 8001316:	f005 f9db 	bl	80066d0 <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart2, ch_showall, 828);
  TIM3->PSC=99;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <main+0xb8>)
 800131c:	2263      	movs	r2, #99	; 0x63
 800131e:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_TIM_Base_Start_IT(&htim3);
 8001320:	480b      	ldr	r0, [pc, #44]	; (8001350 <main+0xbc>)
 8001322:	f003 ff31 	bl	8005188 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001326:	e7fe      	b.n	8001326 <main+0x92>
 8001328:	20001130 	.word	0x20001130
 800132c:	20000640 	.word	0x20000640
 8001330:	20001040 	.word	0x20001040
 8001334:	20000f70 	.word	0x20000f70
 8001338:	40020000 	.word	0x40020000
 800133c:	20000f88 	.word	0x20000f88
 8001340:	20000f78 	.word	0x20000f78
 8001344:	20000772 	.word	0x20000772
 8001348:	200011d8 	.word	0x200011d8
 800134c:	40000400 	.word	0x40000400
 8001350:	20001088 	.word	0x20001088

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b094      	sub	sp, #80	; 0x50
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	2230      	movs	r2, #48	; 0x30
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f006 f82a 	bl	80073bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	4b29      	ldr	r3, [pc, #164]	; (8001424 <SystemClock_Config+0xd0>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001380:	4a28      	ldr	r2, [pc, #160]	; (8001424 <SystemClock_Config+0xd0>)
 8001382:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001386:	6413      	str	r3, [r2, #64]	; 0x40
 8001388:	4b26      	ldr	r3, [pc, #152]	; (8001424 <SystemClock_Config+0xd0>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	4b23      	ldr	r3, [pc, #140]	; (8001428 <SystemClock_Config+0xd4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a22      	ldr	r2, [pc, #136]	; (8001428 <SystemClock_Config+0xd4>)
 800139e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a2:	6013      	str	r3, [r2, #0]
 80013a4:	4b20      	ldr	r3, [pc, #128]	; (8001428 <SystemClock_Config+0xd4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b0:	2301      	movs	r3, #1
 80013b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ba:	2302      	movs	r3, #2
 80013bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013c4:	2304      	movs	r3, #4
 80013c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013c8:	23a8      	movs	r3, #168	; 0xa8
 80013ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013cc:	2302      	movs	r3, #2
 80013ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013d0:	2304      	movs	r3, #4
 80013d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f107 0320 	add.w	r3, r7, #32
 80013d8:	4618      	mov	r0, r3
 80013da:	f002 fe8d 	bl	80040f8 <HAL_RCC_OscConfig>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013e4:	f000 fed6 	bl	8002194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e8:	230f      	movs	r3, #15
 80013ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ec:	2302      	movs	r3, #2
 80013ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	2105      	movs	r1, #5
 8001406:	4618      	mov	r0, r3
 8001408:	f003 f8ee 	bl	80045e8 <HAL_RCC_ClockConfig>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001412:	f000 febf 	bl	8002194 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001416:	f003 f9cd 	bl	80047b4 <HAL_RCC_EnableCSS>
}
 800141a:	bf00      	nop
 800141c:	3750      	adds	r7, #80	; 0x50
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800
 8001428:	40007000 	.word	0x40007000
 800142c:	00000000 	.word	0x00000000

08001430 <FinishCount>:

/* USER CODE BEGIN 4 */
//??????????????????????????????????????
void FinishCount(){
 8001430:	b5b0      	push	{r4, r5, r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
//		return;
//	}
//	count1ms=0;
	int temp1,temp2;

	if(chuizhi_scale==1)
 8001436:	4b69      	ldr	r3, [pc, #420]	; (80015dc <FinishCount+0x1ac>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d163      	bne.n	8001506 <FinishCount+0xd6>
	{
		for(i=0;i<=402;i++)
 800143e:	4b68      	ldr	r3, [pc, #416]	; (80015e0 <FinishCount+0x1b0>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	e05a      	b.n	80014fc <FinishCount+0xcc>
			{
			temp1=((int)ch1_values[i]-32768)*10+32768;
 8001446:	4b66      	ldr	r3, [pc, #408]	; (80015e0 <FinishCount+0x1b0>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a66      	ldr	r2, [pc, #408]	; (80015e4 <FinishCount+0x1b4>)
 800144c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001450:	f5a3 4200 	sub.w	r2, r3, #32768	; 0x8000
 8001454:	4613      	mov	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4413      	add	r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001460:	607b      	str	r3, [r7, #4]
			temp2=((int)ch2_values[i]-32768)*10+32768;
 8001462:	4b5f      	ldr	r3, [pc, #380]	; (80015e0 <FinishCount+0x1b0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a60      	ldr	r2, [pc, #384]	; (80015e8 <FinishCount+0x1b8>)
 8001468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800146c:	f5a3 4200 	sub.w	r2, r3, #32768	; 0x8000
 8001470:	4613      	mov	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800147c:	603b      	str	r3, [r7, #0]
			if(temp1>65535)ch1_values[i]=65535;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001484:	db07      	blt.n	8001496 <FinishCount+0x66>
 8001486:	4b56      	ldr	r3, [pc, #344]	; (80015e0 <FinishCount+0x1b0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a56      	ldr	r2, [pc, #344]	; (80015e4 <FinishCount+0x1b4>)
 800148c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001490:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001494:	e010      	b.n	80014b8 <FinishCount+0x88>
			else if(temp1<0)ch1_values[i]=0;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	da06      	bge.n	80014aa <FinishCount+0x7a>
 800149c:	4b50      	ldr	r3, [pc, #320]	; (80015e0 <FinishCount+0x1b0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a50      	ldr	r2, [pc, #320]	; (80015e4 <FinishCount+0x1b4>)
 80014a2:	2100      	movs	r1, #0
 80014a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014a8:	e006      	b.n	80014b8 <FinishCount+0x88>
			else ch1_values[i]=(uint16_t)temp1;
 80014aa:	4b4d      	ldr	r3, [pc, #308]	; (80015e0 <FinishCount+0x1b0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	b291      	uxth	r1, r2
 80014b2:	4a4c      	ldr	r2, [pc, #304]	; (80015e4 <FinishCount+0x1b4>)
 80014b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if(temp2>65535)ch2_values[i]=65535;
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014be:	db07      	blt.n	80014d0 <FinishCount+0xa0>
 80014c0:	4b47      	ldr	r3, [pc, #284]	; (80015e0 <FinishCount+0x1b0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a48      	ldr	r2, [pc, #288]	; (80015e8 <FinishCount+0x1b8>)
 80014c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014ce:	e010      	b.n	80014f2 <FinishCount+0xc2>
			else if(temp2<0)ch2_values[i]=0;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	da06      	bge.n	80014e4 <FinishCount+0xb4>
 80014d6:	4b42      	ldr	r3, [pc, #264]	; (80015e0 <FinishCount+0x1b0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a43      	ldr	r2, [pc, #268]	; (80015e8 <FinishCount+0x1b8>)
 80014dc:	2100      	movs	r1, #0
 80014de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80014e2:	e006      	b.n	80014f2 <FinishCount+0xc2>
			else ch2_values[i]=(uint16_t)temp2;
 80014e4:	4b3e      	ldr	r3, [pc, #248]	; (80015e0 <FinishCount+0x1b0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	b291      	uxth	r1, r2
 80014ec:	4a3e      	ldr	r2, [pc, #248]	; (80015e8 <FinishCount+0x1b8>)
 80014ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0;i<=402;i++)
 80014f2:	4b3b      	ldr	r3, [pc, #236]	; (80015e0 <FinishCount+0x1b0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	4a39      	ldr	r2, [pc, #228]	; (80015e0 <FinishCount+0x1b0>)
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b38      	ldr	r3, [pc, #224]	; (80015e0 <FinishCount+0x1b0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 8001504:	dd9f      	ble.n	8001446 <FinishCount+0x16>
//			ch1_values[i]=(uint16_t)((int)ch1_values[i]-32768)*10+32768;
//			ch2_values[i]=(uint16_t)((int)ch2_values[i]-32768)*10+32768;

			}
	}
	if(chuizhi_scale==0)
 8001506:	4b35      	ldr	r3, [pc, #212]	; (80015dc <FinishCount+0x1ac>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d161      	bne.n	80015d2 <FinishCount+0x1a2>
	{
		for(i=0;i<=402;i++)
 800150e:	4b34      	ldr	r3, [pc, #208]	; (80015e0 <FinishCount+0x1b0>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	e058      	b.n	80015c8 <FinishCount+0x198>
			{
			temp1=((int)ch1_values[i]-32768)*100+32768;
 8001516:	4b32      	ldr	r3, [pc, #200]	; (80015e0 <FinishCount+0x1b0>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a32      	ldr	r2, [pc, #200]	; (80015e4 <FinishCount+0x1b4>)
 800151c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001520:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001524:	2264      	movs	r2, #100	; 0x64
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800152e:	607b      	str	r3, [r7, #4]
			temp2=((int)ch2_values[i]-32768)*100+32768;
 8001530:	4b2b      	ldr	r3, [pc, #172]	; (80015e0 <FinishCount+0x1b0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a2c      	ldr	r2, [pc, #176]	; (80015e8 <FinishCount+0x1b8>)
 8001536:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800153a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800153e:	2264      	movs	r2, #100	; 0x64
 8001540:	fb02 f303 	mul.w	r3, r2, r3
 8001544:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001548:	603b      	str	r3, [r7, #0]

			if(temp1>65535)ch1_values[i]=65535;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001550:	db07      	blt.n	8001562 <FinishCount+0x132>
 8001552:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <FinishCount+0x1b0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a23      	ldr	r2, [pc, #140]	; (80015e4 <FinishCount+0x1b4>)
 8001558:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800155c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001560:	e010      	b.n	8001584 <FinishCount+0x154>
			else if(temp1<0)ch1_values[i]=0;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	da06      	bge.n	8001576 <FinishCount+0x146>
 8001568:	4b1d      	ldr	r3, [pc, #116]	; (80015e0 <FinishCount+0x1b0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a1d      	ldr	r2, [pc, #116]	; (80015e4 <FinishCount+0x1b4>)
 800156e:	2100      	movs	r1, #0
 8001570:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001574:	e006      	b.n	8001584 <FinishCount+0x154>
			else ch1_values[i]=(uint16_t)temp1;
 8001576:	4b1a      	ldr	r3, [pc, #104]	; (80015e0 <FinishCount+0x1b0>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	b291      	uxth	r1, r2
 800157e:	4a19      	ldr	r2, [pc, #100]	; (80015e4 <FinishCount+0x1b4>)
 8001580:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if(temp2>65535)ch2_values[i]=65535;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800158a:	db07      	blt.n	800159c <FinishCount+0x16c>
 800158c:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <FinishCount+0x1b0>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a15      	ldr	r2, [pc, #84]	; (80015e8 <FinishCount+0x1b8>)
 8001592:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001596:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800159a:	e010      	b.n	80015be <FinishCount+0x18e>
			else if(temp2<0)ch2_values[i]=0;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	da06      	bge.n	80015b0 <FinishCount+0x180>
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <FinishCount+0x1b0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a10      	ldr	r2, [pc, #64]	; (80015e8 <FinishCount+0x1b8>)
 80015a8:	2100      	movs	r1, #0
 80015aa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80015ae:	e006      	b.n	80015be <FinishCount+0x18e>
			else ch2_values[i]=(uint16_t)temp2;
 80015b0:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <FinishCount+0x1b0>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	b291      	uxth	r1, r2
 80015b8:	4a0b      	ldr	r2, [pc, #44]	; (80015e8 <FinishCount+0x1b8>)
 80015ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0;i<=402;i++)
 80015be:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <FinishCount+0x1b0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	4a06      	ldr	r2, [pc, #24]	; (80015e0 <FinishCount+0x1b0>)
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <FinishCount+0x1b0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 80015d0:	dda1      	ble.n	8001516 <FinishCount+0xe6>
			}
	}
	for(i=0;i<=402;i++)
 80015d2:	4b03      	ldr	r3, [pc, #12]	; (80015e0 <FinishCount+0x1b0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	e03b      	b.n	8001652 <FinishCount+0x222>
 80015da:	bf00      	nop
 80015dc:	2000007c 	.word	0x2000007c
 80015e0:	2000076c 	.word	0x2000076c
 80015e4:	20000b64 	.word	0x20000b64
 80015e8:	20000778 	.word	0x20000778
	{
			  ch1_values[i]=(uint16_t)(ch1_values[i]<<8|ch1_values[i]>>8);
 80015ec:	4bc4      	ldr	r3, [pc, #784]	; (8001900 <FinishCount+0x4d0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4ac4      	ldr	r2, [pc, #784]	; (8001904 <FinishCount+0x4d4>)
 80015f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	4bc1      	ldr	r3, [pc, #772]	; (8001900 <FinishCount+0x4d0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	49c1      	ldr	r1, [pc, #772]	; (8001904 <FinishCount+0x4d4>)
 8001600:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001604:	0a1b      	lsrs	r3, r3, #8
 8001606:	b29b      	uxth	r3, r3
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	4bbc      	ldr	r3, [pc, #752]	; (8001900 <FinishCount+0x4d0>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	b291      	uxth	r1, r2
 8001614:	4abb      	ldr	r2, [pc, #748]	; (8001904 <FinishCount+0x4d4>)
 8001616:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			  ch2_values[i]=(uint16_t)(ch2_values[i]<<8|ch2_values[i]>>8);
 800161a:	4bb9      	ldr	r3, [pc, #740]	; (8001900 <FinishCount+0x4d0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4aba      	ldr	r2, [pc, #744]	; (8001908 <FinishCount+0x4d8>)
 8001620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001624:	021b      	lsls	r3, r3, #8
 8001626:	b21a      	sxth	r2, r3
 8001628:	4bb5      	ldr	r3, [pc, #724]	; (8001900 <FinishCount+0x4d0>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	49b6      	ldr	r1, [pc, #728]	; (8001908 <FinishCount+0x4d8>)
 800162e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001632:	0a1b      	lsrs	r3, r3, #8
 8001634:	b29b      	uxth	r3, r3
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21a      	sxth	r2, r3
 800163c:	4bb0      	ldr	r3, [pc, #704]	; (8001900 <FinishCount+0x4d0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	b291      	uxth	r1, r2
 8001642:	4ab1      	ldr	r2, [pc, #708]	; (8001908 <FinishCount+0x4d8>)
 8001644:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(i=0;i<=402;i++)
 8001648:	4bad      	ldr	r3, [pc, #692]	; (8001900 <FinishCount+0x4d0>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	3301      	adds	r3, #1
 800164e:	4aac      	ldr	r2, [pc, #688]	; (8001900 <FinishCount+0x4d0>)
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	4bab      	ldr	r3, [pc, #684]	; (8001900 <FinishCount+0x4d0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 800165a:	ddc7      	ble.n	80015ec <FinishCount+0x1bc>
	}

	//????????????????????
	ch1_maxvolt=ch1_maxdata*1.0/65535*10.24-5.12;
 800165c:	4bab      	ldr	r3, [pc, #684]	; (800190c <FinishCount+0x4dc>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff5f 	bl	8000524 <__aeabi_i2d>
 8001666:	a39c      	add	r3, pc, #624	; (adr r3, 80018d8 <FinishCount+0x4a8>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7ff f8ee 	bl	800084c <__aeabi_ddiv>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	a399      	add	r3, pc, #612	; (adr r3, 80018e0 <FinishCount+0x4b0>)
 800167a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167e:	f7fe ffbb 	bl	80005f8 <__aeabi_dmul>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4610      	mov	r0, r2
 8001688:	4619      	mov	r1, r3
 800168a:	a397      	add	r3, pc, #604	; (adr r3, 80018e8 <FinishCount+0x4b8>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe fdfa 	bl	8000288 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4610      	mov	r0, r2
 800169a:	4619      	mov	r1, r3
 800169c:	f7ff faa4 	bl	8000be8 <__aeabi_d2f>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4a9b      	ldr	r2, [pc, #620]	; (8001910 <FinishCount+0x4e0>)
 80016a4:	6013      	str	r3, [r2, #0]
	ch1_minvolt=ch1_mindata*1.0/65535*10.24-5.12;
 80016a6:	4b9b      	ldr	r3, [pc, #620]	; (8001914 <FinishCount+0x4e4>)
 80016a8:	881b      	ldrh	r3, [r3, #0]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe ff3a 	bl	8000524 <__aeabi_i2d>
 80016b0:	a389      	add	r3, pc, #548	; (adr r3, 80018d8 <FinishCount+0x4a8>)
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f7ff f8c9 	bl	800084c <__aeabi_ddiv>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	a387      	add	r3, pc, #540	; (adr r3, 80018e0 <FinishCount+0x4b0>)
 80016c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c8:	f7fe ff96 	bl	80005f8 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4610      	mov	r0, r2
 80016d2:	4619      	mov	r1, r3
 80016d4:	a384      	add	r3, pc, #528	; (adr r3, 80018e8 <FinishCount+0x4b8>)
 80016d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016da:	f7fe fdd5 	bl	8000288 <__aeabi_dsub>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff fa7f 	bl	8000be8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a8a      	ldr	r2, [pc, #552]	; (8001918 <FinishCount+0x4e8>)
 80016ee:	6013      	str	r3, [r2, #0]
	ch2_maxvolt=ch2_maxdata*1.0/65535*10.24-5.12;
 80016f0:	4b8a      	ldr	r3, [pc, #552]	; (800191c <FinishCount+0x4ec>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff15 	bl	8000524 <__aeabi_i2d>
 80016fa:	a377      	add	r3, pc, #476	; (adr r3, 80018d8 <FinishCount+0x4a8>)
 80016fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001700:	f7ff f8a4 	bl	800084c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	a374      	add	r3, pc, #464	; (adr r3, 80018e0 <FinishCount+0x4b0>)
 800170e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001712:	f7fe ff71 	bl	80005f8 <__aeabi_dmul>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4610      	mov	r0, r2
 800171c:	4619      	mov	r1, r3
 800171e:	a372      	add	r3, pc, #456	; (adr r3, 80018e8 <FinishCount+0x4b8>)
 8001720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001724:	f7fe fdb0 	bl	8000288 <__aeabi_dsub>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff fa5a 	bl	8000be8 <__aeabi_d2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4a7a      	ldr	r2, [pc, #488]	; (8001920 <FinishCount+0x4f0>)
 8001738:	6013      	str	r3, [r2, #0]
	ch2_minvolt=ch2_mindata*1.0/65535*10.24-5.12;
 800173a:	4b7a      	ldr	r3, [pc, #488]	; (8001924 <FinishCount+0x4f4>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fef0 	bl	8000524 <__aeabi_i2d>
 8001744:	a364      	add	r3, pc, #400	; (adr r3, 80018d8 <FinishCount+0x4a8>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7ff f87f 	bl	800084c <__aeabi_ddiv>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	a362      	add	r3, pc, #392	; (adr r3, 80018e0 <FinishCount+0x4b0>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7fe ff4c 	bl	80005f8 <__aeabi_dmul>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
 8001768:	a35f      	add	r3, pc, #380	; (adr r3, 80018e8 <FinishCount+0x4b8>)
 800176a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176e:	f7fe fd8b 	bl	8000288 <__aeabi_dsub>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fa35 	bl	8000be8 <__aeabi_d2f>
 800177e:	4603      	mov	r3, r0
 8001780:	4a69      	ldr	r2, [pc, #420]	; (8001928 <FinishCount+0x4f8>)
 8001782:	6013      	str	r3, [r2, #0]
	ch1Vpp=ch1_maxvolt-ch1_minvolt;
 8001784:	4b62      	ldr	r3, [pc, #392]	; (8001910 <FinishCount+0x4e0>)
 8001786:	ed93 7a00 	vldr	s14, [r3]
 800178a:	4b63      	ldr	r3, [pc, #396]	; (8001918 <FinishCount+0x4e8>)
 800178c:	edd3 7a00 	vldr	s15, [r3]
 8001790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001794:	4b65      	ldr	r3, [pc, #404]	; (800192c <FinishCount+0x4fc>)
 8001796:	edc3 7a00 	vstr	s15, [r3]
	ch2Vpp=ch2_maxvolt-ch2_minvolt;
 800179a:	4b61      	ldr	r3, [pc, #388]	; (8001920 <FinishCount+0x4f0>)
 800179c:	ed93 7a00 	vldr	s14, [r3]
 80017a0:	4b61      	ldr	r3, [pc, #388]	; (8001928 <FinishCount+0x4f8>)
 80017a2:	edd3 7a00 	vldr	s15, [r3]
 80017a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017aa:	4b61      	ldr	r3, [pc, #388]	; (8001930 <FinishCount+0x500>)
 80017ac:	edc3 7a00 	vstr	s15, [r3]
	ch1_avg=(ch1_maxvolt+ch1_minvolt)/2;
 80017b0:	4b57      	ldr	r3, [pc, #348]	; (8001910 <FinishCount+0x4e0>)
 80017b2:	ed93 7a00 	vldr	s14, [r3]
 80017b6:	4b58      	ldr	r3, [pc, #352]	; (8001918 <FinishCount+0x4e8>)
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017c0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80017c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017c8:	4b5a      	ldr	r3, [pc, #360]	; (8001934 <FinishCount+0x504>)
 80017ca:	edc3 7a00 	vstr	s15, [r3]
	ch2_avg=(ch2_maxvolt+ch2_minvolt)/2;
 80017ce:	4b54      	ldr	r3, [pc, #336]	; (8001920 <FinishCount+0x4f0>)
 80017d0:	ed93 7a00 	vldr	s14, [r3]
 80017d4:	4b54      	ldr	r3, [pc, #336]	; (8001928 <FinishCount+0x4f8>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017de:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80017e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e6:	4b54      	ldr	r3, [pc, #336]	; (8001938 <FinishCount+0x508>)
 80017e8:	edc3 7a00 	vstr	s15, [r3]

	memcpy(ch_showall+828*sizeof(uint8_t),ch1_freq_tft,sizeof(ch1_freq_tft));
 80017ec:	4a53      	ldr	r2, [pc, #332]	; (800193c <FinishCount+0x50c>)
 80017ee:	4b54      	ldr	r3, [pc, #336]	; (8001940 <FinishCount+0x510>)
 80017f0:	4615      	mov	r5, r2
 80017f2:	461c      	mov	r4, r3
 80017f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f6:	6028      	str	r0, [r5, #0]
 80017f8:	6069      	str	r1, [r5, #4]
 80017fa:	60aa      	str	r2, [r5, #8]
 80017fc:	60eb      	str	r3, [r5, #12]
 80017fe:	6820      	ldr	r0, [r4, #0]
 8001800:	6128      	str	r0, [r5, #16]
	memcpy(ch_showall+848*sizeof(uint8_t),ch1_vpp_tft,sizeof(ch1_vpp_tft));
 8001802:	4a50      	ldr	r2, [pc, #320]	; (8001944 <FinishCount+0x514>)
 8001804:	4b50      	ldr	r3, [pc, #320]	; (8001948 <FinishCount+0x518>)
 8001806:	4615      	mov	r5, r2
 8001808:	461c      	mov	r4, r3
 800180a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800180c:	6028      	str	r0, [r5, #0]
 800180e:	6069      	str	r1, [r5, #4]
 8001810:	60aa      	str	r2, [r5, #8]
 8001812:	60eb      	str	r3, [r5, #12]
 8001814:	6820      	ldr	r0, [r4, #0]
 8001816:	6128      	str	r0, [r5, #16]
	memcpy(ch_showall+868*sizeof(uint8_t),ch1_avg_tft,sizeof(ch1_avg_tft));
 8001818:	4a4c      	ldr	r2, [pc, #304]	; (800194c <FinishCount+0x51c>)
 800181a:	4b4d      	ldr	r3, [pc, #308]	; (8001950 <FinishCount+0x520>)
 800181c:	4615      	mov	r5, r2
 800181e:	461c      	mov	r4, r3
 8001820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001822:	6028      	str	r0, [r5, #0]
 8001824:	6069      	str	r1, [r5, #4]
 8001826:	60aa      	str	r2, [r5, #8]
 8001828:	60eb      	str	r3, [r5, #12]
 800182a:	6820      	ldr	r0, [r4, #0]
 800182c:	6128      	str	r0, [r5, #16]
	memcpy(ch_showall+888*sizeof(uint8_t),ch2_freq_tft,sizeof(ch2_freq_tft));
 800182e:	4a49      	ldr	r2, [pc, #292]	; (8001954 <FinishCount+0x524>)
 8001830:	4b49      	ldr	r3, [pc, #292]	; (8001958 <FinishCount+0x528>)
 8001832:	4615      	mov	r5, r2
 8001834:	461c      	mov	r4, r3
 8001836:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001838:	6028      	str	r0, [r5, #0]
 800183a:	6069      	str	r1, [r5, #4]
 800183c:	60aa      	str	r2, [r5, #8]
 800183e:	60eb      	str	r3, [r5, #12]
 8001840:	6820      	ldr	r0, [r4, #0]
 8001842:	6128      	str	r0, [r5, #16]
	memcpy(ch_showall+908*sizeof(uint8_t),ch2_vpp_tft,sizeof(ch2_vpp_tft));
 8001844:	4a45      	ldr	r2, [pc, #276]	; (800195c <FinishCount+0x52c>)
 8001846:	4b46      	ldr	r3, [pc, #280]	; (8001960 <FinishCount+0x530>)
 8001848:	4615      	mov	r5, r2
 800184a:	461c      	mov	r4, r3
 800184c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800184e:	6028      	str	r0, [r5, #0]
 8001850:	6069      	str	r1, [r5, #4]
 8001852:	60aa      	str	r2, [r5, #8]
 8001854:	60eb      	str	r3, [r5, #12]
 8001856:	6820      	ldr	r0, [r4, #0]
 8001858:	6128      	str	r0, [r5, #16]
	memcpy(ch_showall+928*sizeof(uint8_t),ch2_avg_tft,sizeof(ch2_avg_tft));
 800185a:	4a42      	ldr	r2, [pc, #264]	; (8001964 <FinishCount+0x534>)
 800185c:	4b42      	ldr	r3, [pc, #264]	; (8001968 <FinishCount+0x538>)
 800185e:	4615      	mov	r5, r2
 8001860:	461c      	mov	r4, r3
 8001862:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001864:	6028      	str	r0, [r5, #0]
 8001866:	6069      	str	r1, [r5, #4]
 8001868:	60aa      	str	r2, [r5, #8]
 800186a:	60eb      	str	r3, [r5, #12]
 800186c:	6820      	ldr	r0, [r4, #0]
 800186e:	6128      	str	r0, [r5, #16]
	//
	if(84000000.0/ch1_period<=1001)freq1=84000000.0/ch1_period;
 8001870:	4b3e      	ldr	r3, [pc, #248]	; (800196c <FinishCount+0x53c>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4618      	mov	r0, r3
 8001876:	f7fe fe45 	bl	8000504 <__aeabi_ui2d>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	a11c      	add	r1, pc, #112	; (adr r1, 80018f0 <FinishCount+0x4c0>)
 8001880:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001884:	f7fe ffe2 	bl	800084c <__aeabi_ddiv>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	a319      	add	r3, pc, #100	; (adr r3, 80018f8 <FinishCount+0x4c8>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7ff f92b 	bl	8000af0 <__aeabi_dcmple>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d014      	beq.n	80018ca <FinishCount+0x49a>
 80018a0:	4b32      	ldr	r3, [pc, #200]	; (800196c <FinishCount+0x53c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe2d 	bl	8000504 <__aeabi_ui2d>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	a110      	add	r1, pc, #64	; (adr r1, 80018f0 <FinishCount+0x4c0>)
 80018b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018b4:	f7fe ffca 	bl	800084c <__aeabi_ddiv>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	f7ff f992 	bl	8000be8 <__aeabi_d2f>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4a2a      	ldr	r2, [pc, #168]	; (8001970 <FinishCount+0x540>)
 80018c8:	6013      	str	r3, [r2, #0]
	//else freq1=1001;
	if(84000000.0/ch2_period<=1001)freq2=84000000.0/ch2_period;
 80018ca:	4b2a      	ldr	r3, [pc, #168]	; (8001974 <FinishCount+0x544>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	e052      	b.n	8001978 <FinishCount+0x548>
 80018d2:	bf00      	nop
 80018d4:	f3af 8000 	nop.w
 80018d8:	00000000 	.word	0x00000000
 80018dc:	40efffe0 	.word	0x40efffe0
 80018e0:	47ae147b 	.word	0x47ae147b
 80018e4:	40247ae1 	.word	0x40247ae1
 80018e8:	47ae147b 	.word	0x47ae147b
 80018ec:	40147ae1 	.word	0x40147ae1
 80018f0:	00000000 	.word	0x00000000
 80018f4:	419406f4 	.word	0x419406f4
 80018f8:	00000000 	.word	0x00000000
 80018fc:	408f4800 	.word	0x408f4800
 8001900:	2000076c 	.word	0x2000076c
 8001904:	20000b64 	.word	0x20000b64
 8001908:	20000778 	.word	0x20000778
 800190c:	20000774 	.word	0x20000774
 8001910:	20000f58 	.word	0x20000f58
 8001914:	20000f6c 	.word	0x20000f6c
 8001918:	20000f5c 	.word	0x20000f5c
 800191c:	20000770 	.word	0x20000770
 8001920:	20000f60 	.word	0x20000f60
 8001924:	2000065e 	.word	0x2000065e
 8001928:	20000658 	.word	0x20000658
 800192c:	20000f74 	.word	0x20000f74
 8001930:	20000660 	.word	0x20000660
 8001934:	20000f54 	.word	0x20000f54
 8001938:	20000f84 	.word	0x20000f84
 800193c:	200003bc 	.word	0x200003bc
 8001940:	20000000 	.word	0x20000000
 8001944:	200003d0 	.word	0x200003d0
 8001948:	20000014 	.word	0x20000014
 800194c:	200003e4 	.word	0x200003e4
 8001950:	20000028 	.word	0x20000028
 8001954:	200003f8 	.word	0x200003f8
 8001958:	2000003c 	.word	0x2000003c
 800195c:	2000040c 	.word	0x2000040c
 8001960:	20000050 	.word	0x20000050
 8001964:	20000420 	.word	0x20000420
 8001968:	20000064 	.word	0x20000064
 800196c:	20000640 	.word	0x20000640
 8001970:	20000768 	.word	0x20000768
 8001974:	20000f70 	.word	0x20000f70
 8001978:	f7fe fdc4 	bl	8000504 <__aeabi_ui2d>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	a17b      	add	r1, pc, #492	; (adr r1, 8001b70 <FinishCount+0x740>)
 8001982:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001986:	f7fe ff61 	bl	800084c <__aeabi_ddiv>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4610      	mov	r0, r2
 8001990:	4619      	mov	r1, r3
 8001992:	a393      	add	r3, pc, #588	; (adr r3, 8001be0 <FinishCount+0x7b0>)
 8001994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001998:	f7ff f8aa 	bl	8000af0 <__aeabi_dcmple>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d014      	beq.n	80019cc <FinishCount+0x59c>
 80019a2:	4b75      	ldr	r3, [pc, #468]	; (8001b78 <FinishCount+0x748>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fdac 	bl	8000504 <__aeabi_ui2d>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	a16f      	add	r1, pc, #444	; (adr r1, 8001b70 <FinishCount+0x740>)
 80019b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019b6:	f7fe ff49 	bl	800084c <__aeabi_ddiv>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4610      	mov	r0, r2
 80019c0:	4619      	mov	r1, r3
 80019c2:	f7ff f911 	bl	8000be8 <__aeabi_d2f>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a6c      	ldr	r2, [pc, #432]	; (8001b7c <FinishCount+0x74c>)
 80019ca:	6013      	str	r3, [r2, #0]
	//else freq2=1001;

	sprintf(&ch1_freq_tft[7],"%.3f",freq1);
 80019cc:	4b6c      	ldr	r3, [pc, #432]	; (8001b80 <FinishCount+0x750>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fdb9 	bl	8000548 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	496a      	ldr	r1, [pc, #424]	; (8001b84 <FinishCount+0x754>)
 80019dc:	486a      	ldr	r0, [pc, #424]	; (8001b88 <FinishCount+0x758>)
 80019de:	f006 fb75 	bl	80080cc <siprintf>
	sprintf(&ch2_freq_tft[7],"%.3f",freq2);
 80019e2:	4b66      	ldr	r3, [pc, #408]	; (8001b7c <FinishCount+0x74c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fdae 	bl	8000548 <__aeabi_f2d>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4964      	ldr	r1, [pc, #400]	; (8001b84 <FinishCount+0x754>)
 80019f2:	4866      	ldr	r0, [pc, #408]	; (8001b8c <FinishCount+0x75c>)
 80019f4:	f006 fb6a 	bl	80080cc <siprintf>

	//

	sprintf(&ch1_vpp_tft[7],"%.5f",ch1Vpp);
 80019f8:	4b65      	ldr	r3, [pc, #404]	; (8001b90 <FinishCount+0x760>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4963      	ldr	r1, [pc, #396]	; (8001b94 <FinishCount+0x764>)
 8001a08:	4863      	ldr	r0, [pc, #396]	; (8001b98 <FinishCount+0x768>)
 8001a0a:	f006 fb5f 	bl	80080cc <siprintf>
	sprintf(&ch2_vpp_tft[7],"%.5f",ch2Vpp);
 8001a0e:	4b63      	ldr	r3, [pc, #396]	; (8001b9c <FinishCount+0x76c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd98 	bl	8000548 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	495d      	ldr	r1, [pc, #372]	; (8001b94 <FinishCount+0x764>)
 8001a1e:	4860      	ldr	r0, [pc, #384]	; (8001ba0 <FinishCount+0x770>)
 8001a20:	f006 fb54 	bl	80080cc <siprintf>
	sprintf(&ch1_avg_tft[7],"%.5f",ch1_avg);
 8001a24:	4b5f      	ldr	r3, [pc, #380]	; (8001ba4 <FinishCount+0x774>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7fe fd8d 	bl	8000548 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4958      	ldr	r1, [pc, #352]	; (8001b94 <FinishCount+0x764>)
 8001a34:	485c      	ldr	r0, [pc, #368]	; (8001ba8 <FinishCount+0x778>)
 8001a36:	f006 fb49 	bl	80080cc <siprintf>
	sprintf(&ch2_avg_tft[7],"%.5f",ch2_avg);
 8001a3a:	4b5c      	ldr	r3, [pc, #368]	; (8001bac <FinishCount+0x77c>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7fe fd82 	bl	8000548 <__aeabi_f2d>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4952      	ldr	r1, [pc, #328]	; (8001b94 <FinishCount+0x764>)
 8001a4a:	4859      	ldr	r0, [pc, #356]	; (8001bb0 <FinishCount+0x780>)
 8001a4c:	f006 fb3e 	bl	80080cc <siprintf>


	if(ch1_show==1)
 8001a50:	4b58      	ldr	r3, [pc, #352]	; (8001bb4 <FinishCount+0x784>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d11a      	bne.n	8001a8e <FinishCount+0x65e>
	{
		for(i=0;i<=399;i++){
 8001a58:	4b57      	ldr	r3, [pc, #348]	; (8001bb8 <FinishCount+0x788>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e010      	b.n	8001a82 <FinishCount+0x652>
			ch_showall[10+i]=(uint8_t)(ch1_values[1+i]);
 8001a60:	4b55      	ldr	r3, [pc, #340]	; (8001bb8 <FinishCount+0x788>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	3301      	adds	r3, #1
 8001a66:	4a55      	ldr	r2, [pc, #340]	; (8001bbc <FinishCount+0x78c>)
 8001a68:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001a6c:	4b52      	ldr	r3, [pc, #328]	; (8001bb8 <FinishCount+0x788>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	330a      	adds	r3, #10
 8001a72:	b2d1      	uxtb	r1, r2
 8001a74:	4a52      	ldr	r2, [pc, #328]	; (8001bc0 <FinishCount+0x790>)
 8001a76:	54d1      	strb	r1, [r2, r3]
		for(i=0;i<=399;i++){
 8001a78:	4b4f      	ldr	r3, [pc, #316]	; (8001bb8 <FinishCount+0x788>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	4a4e      	ldr	r2, [pc, #312]	; (8001bb8 <FinishCount+0x788>)
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b4d      	ldr	r3, [pc, #308]	; (8001bb8 <FinishCount+0x788>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001a8a:	dbe9      	blt.n	8001a60 <FinishCount+0x630>
 8001a8c:	e013      	b.n	8001ab6 <FinishCount+0x686>
		}
	}
	else
	{
		for(i=0;i<=399;i++){
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	; (8001bb8 <FinishCount+0x788>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	e00a      	b.n	8001aac <FinishCount+0x67c>
			ch_showall[10+i]=0;
 8001a96:	4b48      	ldr	r3, [pc, #288]	; (8001bb8 <FinishCount+0x788>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	330a      	adds	r3, #10
 8001a9c:	4a48      	ldr	r2, [pc, #288]	; (8001bc0 <FinishCount+0x790>)
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	54d1      	strb	r1, [r2, r3]
		for(i=0;i<=399;i++){
 8001aa2:	4b45      	ldr	r3, [pc, #276]	; (8001bb8 <FinishCount+0x788>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	4a43      	ldr	r2, [pc, #268]	; (8001bb8 <FinishCount+0x788>)
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	4b42      	ldr	r3, [pc, #264]	; (8001bb8 <FinishCount+0x788>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001ab4:	dbef      	blt.n	8001a96 <FinishCount+0x666>
		}
	}
	if(ch2_show==1)
 8001ab6:	4b43      	ldr	r3, [pc, #268]	; (8001bc4 <FinishCount+0x794>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d11b      	bne.n	8001af6 <FinishCount+0x6c6>
	{
		for(i=0;i<=399;i++){
 8001abe:	4b3e      	ldr	r3, [pc, #248]	; (8001bb8 <FinishCount+0x788>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	e011      	b.n	8001aea <FinishCount+0x6ba>
		ch_showall[424+i]=(uint8_t)(ch2_values[1+i]);
 8001ac6:	4b3c      	ldr	r3, [pc, #240]	; (8001bb8 <FinishCount+0x788>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	3301      	adds	r3, #1
 8001acc:	4a3e      	ldr	r2, [pc, #248]	; (8001bc8 <FinishCount+0x798>)
 8001ace:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001ad2:	4b39      	ldr	r3, [pc, #228]	; (8001bb8 <FinishCount+0x788>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001ada:	b2d1      	uxtb	r1, r2
 8001adc:	4a38      	ldr	r2, [pc, #224]	; (8001bc0 <FinishCount+0x790>)
 8001ade:	54d1      	strb	r1, [r2, r3]
		for(i=0;i<=399;i++){
 8001ae0:	4b35      	ldr	r3, [pc, #212]	; (8001bb8 <FinishCount+0x788>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4a34      	ldr	r2, [pc, #208]	; (8001bb8 <FinishCount+0x788>)
 8001ae8:	6013      	str	r3, [r2, #0]
 8001aea:	4b33      	ldr	r3, [pc, #204]	; (8001bb8 <FinishCount+0x788>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001af2:	dbe8      	blt.n	8001ac6 <FinishCount+0x696>
 8001af4:	e014      	b.n	8001b20 <FinishCount+0x6f0>
		}
	}
	else
	{
		for(i=0;i<=399;i++){
 8001af6:	4b30      	ldr	r3, [pc, #192]	; (8001bb8 <FinishCount+0x788>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	e00b      	b.n	8001b16 <FinishCount+0x6e6>
			ch_showall[424+i]=0;
 8001afe:	4b2e      	ldr	r3, [pc, #184]	; (8001bb8 <FinishCount+0x788>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8001b06:	4a2e      	ldr	r2, [pc, #184]	; (8001bc0 <FinishCount+0x790>)
 8001b08:	2100      	movs	r1, #0
 8001b0a:	54d1      	strb	r1, [r2, r3]
		for(i=0;i<=399;i++){
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	; (8001bb8 <FinishCount+0x788>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	4a29      	ldr	r2, [pc, #164]	; (8001bb8 <FinishCount+0x788>)
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	4b28      	ldr	r3, [pc, #160]	; (8001bb8 <FinishCount+0x788>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001b1e:	dbee      	blt.n	8001afe <FinishCount+0x6ce>
		}
	}



	if(shuiping_scale==0)
 8001b20:	4b2a      	ldr	r3, [pc, #168]	; (8001bcc <FinishCount+0x79c>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d112      	bne.n	8001b4e <FinishCount+0x71e>
	{
		if(++count_pinlv>=10)
 8001b28:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <FinishCount+0x7a0>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	4a28      	ldr	r2, [pc, #160]	; (8001bd0 <FinishCount+0x7a0>)
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <FinishCount+0x7a0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b09      	cmp	r3, #9
 8001b38:	dd0f      	ble.n	8001b5a <FinishCount+0x72a>
		{
			HAL_UART_Transmit_DMA(&huart2, ch_showall, 948);
 8001b3a:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 8001b3e:	4920      	ldr	r1, [pc, #128]	; (8001bc0 <FinishCount+0x790>)
 8001b40:	4824      	ldr	r0, [pc, #144]	; (8001bd4 <FinishCount+0x7a4>)
 8001b42:	f004 fdf5 	bl	8006730 <HAL_UART_Transmit_DMA>
			count_pinlv=0;
 8001b46:	4b22      	ldr	r3, [pc, #136]	; (8001bd0 <FinishCount+0x7a0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	e005      	b.n	8001b5a <FinishCount+0x72a>
		}
	}
	else HAL_UART_Transmit_DMA(&huart2, ch_showall, 948);
 8001b4e:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 8001b52:	491b      	ldr	r1, [pc, #108]	; (8001bc0 <FinishCount+0x790>)
 8001b54:	481f      	ldr	r0, [pc, #124]	; (8001bd4 <FinishCount+0x7a4>)
 8001b56:	f004 fdeb 	bl	8006730 <HAL_UART_Transmit_DMA>
////	  htim3.State = HAL_TIM_STATE_READY;
//
//
//
	//while(huart2.gState!=HAL_UART_STATE_READY);
	chufazhuangtai = 1;
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <FinishCount+0x7a8>)
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 8001b60:	481e      	ldr	r0, [pc, #120]	; (8001bdc <FinishCount+0x7ac>)
 8001b62:	f003 fb11 	bl	8005188 <HAL_TIM_Base_Start_IT>


}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	00000000 	.word	0x00000000
 8001b74:	419406f4 	.word	0x419406f4
 8001b78:	20000f70 	.word	0x20000f70
 8001b7c:	20000f68 	.word	0x20000f68
 8001b80:	20000768 	.word	0x20000768
 8001b84:	0800bc30 	.word	0x0800bc30
 8001b88:	20000007 	.word	0x20000007
 8001b8c:	20000043 	.word	0x20000043
 8001b90:	20000f74 	.word	0x20000f74
 8001b94:	0800bc38 	.word	0x0800bc38
 8001b98:	2000001b 	.word	0x2000001b
 8001b9c:	20000660 	.word	0x20000660
 8001ba0:	20000057 	.word	0x20000057
 8001ba4:	20000f54 	.word	0x20000f54
 8001ba8:	2000002f 	.word	0x2000002f
 8001bac:	20000f84 	.word	0x20000f84
 8001bb0:	2000006b 	.word	0x2000006b
 8001bb4:	2000007a 	.word	0x2000007a
 8001bb8:	2000076c 	.word	0x2000076c
 8001bbc:	20000b64 	.word	0x20000b64
 8001bc0:	20000080 	.word	0x20000080
 8001bc4:	2000007b 	.word	0x2000007b
 8001bc8:	20000778 	.word	0x20000778
 8001bcc:	2000007d 	.word	0x2000007d
 8001bd0:	20000638 	.word	0x20000638
 8001bd4:	2000121c 	.word	0x2000121c
 8001bd8:	20000630 	.word	0x20000630
 8001bdc:	20001088 	.word	0x20001088
 8001be0:	00000000 	.word	0x00000000
 8001be4:	408f4800 	.word	0x408f4800

08001be8 <Dosomething>:

int Dosomething(){
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
	//????????????????????
	if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[7]==0x10&&R_alldata[8]==0x01)
 8001bec:	4ba0      	ldr	r3, [pc, #640]	; (8001e70 <Dosomething+0x288>)
 8001bee:	785b      	ldrb	r3, [r3, #1]
 8001bf0:	2bb1      	cmp	r3, #177	; 0xb1
 8001bf2:	f040 815b 	bne.w	8001eac <Dosomething+0x2c4>
 8001bf6:	4b9e      	ldr	r3, [pc, #632]	; (8001e70 <Dosomething+0x288>)
 8001bf8:	789b      	ldrb	r3, [r3, #2]
 8001bfa:	2b11      	cmp	r3, #17
 8001bfc:	f040 8156 	bne.w	8001eac <Dosomething+0x2c4>
 8001c00:	4b9b      	ldr	r3, [pc, #620]	; (8001e70 <Dosomething+0x288>)
 8001c02:	78db      	ldrb	r3, [r3, #3]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 8151 	bne.w	8001eac <Dosomething+0x2c4>
 8001c0a:	4b99      	ldr	r3, [pc, #612]	; (8001e70 <Dosomething+0x288>)
 8001c0c:	791b      	ldrb	r3, [r3, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f040 814c 	bne.w	8001eac <Dosomething+0x2c4>
 8001c14:	4b96      	ldr	r3, [pc, #600]	; (8001e70 <Dosomething+0x288>)
 8001c16:	795b      	ldrb	r3, [r3, #5]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f040 8147 	bne.w	8001eac <Dosomething+0x2c4>
 8001c1e:	4b94      	ldr	r3, [pc, #592]	; (8001e70 <Dosomething+0x288>)
 8001c20:	79db      	ldrb	r3, [r3, #7]
 8001c22:	2b10      	cmp	r3, #16
 8001c24:	f040 8142 	bne.w	8001eac <Dosomething+0x2c4>
 8001c28:	4b91      	ldr	r3, [pc, #580]	; (8001e70 <Dosomething+0x288>)
 8001c2a:	7a1b      	ldrb	r3, [r3, #8]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	f040 813d 	bne.w	8001eac <Dosomething+0x2c4>
	{
		//ch1????????????????????????????????????????
		if(R_alldata[6]==0x05)
 8001c32:	4b8f      	ldr	r3, [pc, #572]	; (8001e70 <Dosomething+0x288>)
 8001c34:	799b      	ldrb	r3, [r3, #6]
 8001c36:	2b05      	cmp	r3, #5
 8001c38:	d113      	bne.n	8001c62 <Dosomething+0x7a>
		{
			//?????????????????????1
			if(R_alldata[9]==0x01)
 8001c3a:	4b8d      	ldr	r3, [pc, #564]	; (8001e70 <Dosomething+0x288>)
 8001c3c:	7a5b      	ldrb	r3, [r3, #9]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d105      	bne.n	8001c4e <Dosomething+0x66>
			{
				ch1_show=1;
 8001c42:	4b8c      	ldr	r3, [pc, #560]	; (8001e74 <Dosomething+0x28c>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001c48:	4b8b      	ldr	r3, [pc, #556]	; (8001e78 <Dosomething+0x290>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
			}
			//1
			if(R_alldata[9]==0x00)
 8001c4e:	4b88      	ldr	r3, [pc, #544]	; (8001e70 <Dosomething+0x288>)
 8001c50:	7a5b      	ldrb	r3, [r3, #9]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d105      	bne.n	8001c62 <Dosomething+0x7a>
			{
				ch1_show=0;
 8001c56:	4b87      	ldr	r3, [pc, #540]	; (8001e74 <Dosomething+0x28c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001c5c:	4b86      	ldr	r3, [pc, #536]	; (8001e78 <Dosomething+0x290>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
			}
		}
		//ch2????????????????????????????????????????
		if(R_alldata[6]==0x06)
 8001c62:	4b83      	ldr	r3, [pc, #524]	; (8001e70 <Dosomething+0x288>)
 8001c64:	799b      	ldrb	r3, [r3, #6]
 8001c66:	2b06      	cmp	r3, #6
 8001c68:	d113      	bne.n	8001c92 <Dosomething+0xaa>
		{
					//?????????????????????2
			if(R_alldata[9]==0x01)
 8001c6a:	4b81      	ldr	r3, [pc, #516]	; (8001e70 <Dosomething+0x288>)
 8001c6c:	7a5b      	ldrb	r3, [r3, #9]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d105      	bne.n	8001c7e <Dosomething+0x96>
			{
				ch2_show=1;
 8001c72:	4b82      	ldr	r3, [pc, #520]	; (8001e7c <Dosomething+0x294>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001c78:	4b7f      	ldr	r3, [pc, #508]	; (8001e78 <Dosomething+0x290>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
			}
					//2
			if(R_alldata[9]==0x00)
 8001c7e:	4b7c      	ldr	r3, [pc, #496]	; (8001e70 <Dosomething+0x288>)
 8001c80:	7a5b      	ldrb	r3, [r3, #9]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d105      	bne.n	8001c92 <Dosomething+0xaa>
			{
				ch2_show=0;
 8001c86:	4b7d      	ldr	r3, [pc, #500]	; (8001e7c <Dosomething+0x294>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001c8c:	4b7a      	ldr	r3, [pc, #488]	; (8001e78 <Dosomething+0x290>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
			}
		}
		//
		if(R_alldata[6]==0x0b)
 8001c92:	4b77      	ldr	r3, [pc, #476]	; (8001e70 <Dosomething+0x288>)
 8001c94:	799b      	ldrb	r3, [r3, #6]
 8001c96:	2b0b      	cmp	r3, #11
 8001c98:	d113      	bne.n	8001cc2 <Dosomething+0xda>
		{
			//CH1
			if(R_alldata[9]==0x00)
 8001c9a:	4b75      	ldr	r3, [pc, #468]	; (8001e70 <Dosomething+0x288>)
 8001c9c:	7a5b      	ldrb	r3, [r3, #9]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d105      	bne.n	8001cae <Dosomething+0xc6>
			{
				chufa_ch=0;
 8001ca2:	4b77      	ldr	r3, [pc, #476]	; (8001e80 <Dosomething+0x298>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001ca8:	4b73      	ldr	r3, [pc, #460]	; (8001e78 <Dosomething+0x290>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
			}
			//ch2
			if(R_alldata[9]==0x01)
 8001cae:	4b70      	ldr	r3, [pc, #448]	; (8001e70 <Dosomething+0x288>)
 8001cb0:	7a5b      	ldrb	r3, [r3, #9]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d105      	bne.n	8001cc2 <Dosomething+0xda>
			{
				chufa_ch=1;
 8001cb6:	4b72      	ldr	r3, [pc, #456]	; (8001e80 <Dosomething+0x298>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	701a      	strb	r2, [r3, #0]
				count_caiyang=0;
 8001cbc:	4b6e      	ldr	r3, [pc, #440]	; (8001e78 <Dosomething+0x290>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
			}
		}
		//?
		if(R_alldata[6]==0x1A)
 8001cc2:	4b6b      	ldr	r3, [pc, #428]	; (8001e70 <Dosomething+0x288>)
 8001cc4:	799b      	ldrb	r3, [r3, #6]
 8001cc6:	2b1a      	cmp	r3, #26
 8001cc8:	d10d      	bne.n	8001ce6 <Dosomething+0xfe>
		{
			if(R_alldata[9]==0x00)chufa_mode=0;
 8001cca:	4b69      	ldr	r3, [pc, #420]	; (8001e70 <Dosomething+0x288>)
 8001ccc:	7a5b      	ldrb	r3, [r3, #9]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d102      	bne.n	8001cd8 <Dosomething+0xf0>
 8001cd2:	4b6c      	ldr	r3, [pc, #432]	; (8001e84 <Dosomething+0x29c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	701a      	strb	r2, [r3, #0]
			if(R_alldata[9]==0x01)chufa_mode=1;
 8001cd8:	4b65      	ldr	r3, [pc, #404]	; (8001e70 <Dosomething+0x288>)
 8001cda:	7a5b      	ldrb	r3, [r3, #9]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d102      	bne.n	8001ce6 <Dosomething+0xfe>
 8001ce0:	4b68      	ldr	r3, [pc, #416]	; (8001e84 <Dosomething+0x29c>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	701a      	strb	r2, [r3, #0]
		}

		//?
		if(R_alldata[6]==0x1B)
 8001ce6:	4b62      	ldr	r3, [pc, #392]	; (8001e70 <Dosomething+0x288>)
 8001ce8:	799b      	ldrb	r3, [r3, #6]
 8001cea:	2b1b      	cmp	r3, #27
 8001cec:	f040 81ca 	bne.w	8002084 <Dosomething+0x49c>
		{
			if(chufa_ch==0)
 8001cf0:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <Dosomething+0x298>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d155      	bne.n	8001da4 <Dosomething+0x1bc>
			{

				if(ch1Vpp>0.9)
 8001cf8:	4b63      	ldr	r3, [pc, #396]	; (8001e88 <Dosomething+0x2a0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe fc23 	bl	8000548 <__aeabi_f2d>
 8001d02:	a357      	add	r3, pc, #348	; (adr r3, 8001e60 <Dosomething+0x278>)
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	f7fe ff06 	bl	8000b18 <__aeabi_dcmpgt>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <Dosomething+0x132>
				{
					chuizhi_scale=2;
 8001d12:	4b5e      	ldr	r3, [pc, #376]	; (8001e8c <Dosomething+0x2a4>)
 8001d14:	2202      	movs	r2, #2
 8001d16:	701a      	strb	r2, [r3, #0]
 8001d18:	e013      	b.n	8001d42 <Dosomething+0x15a>
				}
				else if(ch1Vpp>0.09)
 8001d1a:	4b5b      	ldr	r3, [pc, #364]	; (8001e88 <Dosomething+0x2a0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fc12 	bl	8000548 <__aeabi_f2d>
 8001d24:	a350      	add	r3, pc, #320	; (adr r3, 8001e68 <Dosomething+0x280>)
 8001d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2a:	f7fe fef5 	bl	8000b18 <__aeabi_dcmpgt>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <Dosomething+0x154>
				{
					chuizhi_scale=1;
 8001d34:	4b55      	ldr	r3, [pc, #340]	; (8001e8c <Dosomething+0x2a4>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	e002      	b.n	8001d42 <Dosomething+0x15a>
				}
				else
				{
					chuizhi_scale=0;
 8001d3c:	4b53      	ldr	r3, [pc, #332]	; (8001e8c <Dosomething+0x2a4>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
				}

				if(freq1>298)
 8001d42:	4b53      	ldr	r3, [pc, #332]	; (8001e90 <Dosomething+0x2a8>)
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001e94 <Dosomething+0x2ac>
 8001d4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d54:	dd09      	ble.n	8001d6a <Dosomething+0x182>
				{
					shuiping_scale=0;TIM3->PSC=0;count_caiyang=0;
 8001d56:	4b50      	ldr	r3, [pc, #320]	; (8001e98 <Dosomething+0x2b0>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	4b4f      	ldr	r3, [pc, #316]	; (8001e9c <Dosomething+0x2b4>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	629a      	str	r2, [r3, #40]	; 0x28
 8001d62:	4b45      	ldr	r3, [pc, #276]	; (8001e78 <Dosomething+0x290>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	e01c      	b.n	8001da4 <Dosomething+0x1bc>

				}
				else if(freq1>29.5)
 8001d6a:	4b49      	ldr	r3, [pc, #292]	; (8001e90 <Dosomething+0x2a8>)
 8001d6c:	edd3 7a00 	vldr	s15, [r3]
 8001d70:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001ea0 <Dosomething+0x2b8>
 8001d74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7c:	dd09      	ble.n	8001d92 <Dosomething+0x1aa>
				{
					shuiping_scale=1;TIM3->PSC=9;count_caiyang=0;
 8001d7e:	4b46      	ldr	r3, [pc, #280]	; (8001e98 <Dosomething+0x2b0>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	4b45      	ldr	r3, [pc, #276]	; (8001e9c <Dosomething+0x2b4>)
 8001d86:	2209      	movs	r2, #9
 8001d88:	629a      	str	r2, [r3, #40]	; 0x28
 8001d8a:	4b3b      	ldr	r3, [pc, #236]	; (8001e78 <Dosomething+0x290>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	e008      	b.n	8001da4 <Dosomething+0x1bc>
				}
				else
				{
					shuiping_scale=1;TIM3->PSC=99;count_caiyang=0;
 8001d92:	4b41      	ldr	r3, [pc, #260]	; (8001e98 <Dosomething+0x2b0>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]
 8001d98:	4b40      	ldr	r3, [pc, #256]	; (8001e9c <Dosomething+0x2b4>)
 8001d9a:	2263      	movs	r2, #99	; 0x63
 8001d9c:	629a      	str	r2, [r3, #40]	; 0x28
 8001d9e:	4b36      	ldr	r3, [pc, #216]	; (8001e78 <Dosomething+0x290>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
				}
			}
			if(chufa_ch==1)
 8001da4:	4b36      	ldr	r3, [pc, #216]	; (8001e80 <Dosomething+0x298>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	f040 816b 	bne.w	8002084 <Dosomething+0x49c>
			{
				if(ch2Vpp>0.9)
 8001dae:	4b3d      	ldr	r3, [pc, #244]	; (8001ea4 <Dosomething+0x2bc>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbc8 	bl	8000548 <__aeabi_f2d>
 8001db8:	a329      	add	r3, pc, #164	; (adr r3, 8001e60 <Dosomething+0x278>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	f7fe feab 	bl	8000b18 <__aeabi_dcmpgt>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <Dosomething+0x1e8>
				{
					chuizhi_scale=2;
 8001dc8:	4b30      	ldr	r3, [pc, #192]	; (8001e8c <Dosomething+0x2a4>)
 8001dca:	2202      	movs	r2, #2
 8001dcc:	701a      	strb	r2, [r3, #0]
 8001dce:	e013      	b.n	8001df8 <Dosomething+0x210>
				}
				else if(ch2Vpp>0.09)
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <Dosomething+0x2bc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fbb7 	bl	8000548 <__aeabi_f2d>
 8001dda:	a323      	add	r3, pc, #140	; (adr r3, 8001e68 <Dosomething+0x280>)
 8001ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de0:	f7fe fe9a 	bl	8000b18 <__aeabi_dcmpgt>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <Dosomething+0x20a>
				{
					chuizhi_scale=1;
 8001dea:	4b28      	ldr	r3, [pc, #160]	; (8001e8c <Dosomething+0x2a4>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	701a      	strb	r2, [r3, #0]
 8001df0:	e002      	b.n	8001df8 <Dosomething+0x210>
				}
				else
				{
					chuizhi_scale=0;
 8001df2:	4b26      	ldr	r3, [pc, #152]	; (8001e8c <Dosomething+0x2a4>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
				}

				if(freq2>298)
 8001df8:	4b2b      	ldr	r3, [pc, #172]	; (8001ea8 <Dosomething+0x2c0>)
 8001dfa:	edd3 7a00 	vldr	s15, [r3]
 8001dfe:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001e94 <Dosomething+0x2ac>
 8001e02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0a:	dd09      	ble.n	8001e20 <Dosomething+0x238>
				{
					shuiping_scale=0;TIM3->PSC=0;count_caiyang=0;
 8001e0c:	4b22      	ldr	r3, [pc, #136]	; (8001e98 <Dosomething+0x2b0>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
 8001e12:	4b22      	ldr	r3, [pc, #136]	; (8001e9c <Dosomething+0x2b4>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	629a      	str	r2, [r3, #40]	; 0x28
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <Dosomething+0x290>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
		if(R_alldata[6]==0x1B)
 8001e1e:	e131      	b.n	8002084 <Dosomething+0x49c>
				}
				else if(freq2>29.5)
 8001e20:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <Dosomething+0x2c0>)
 8001e22:	edd3 7a00 	vldr	s15, [r3]
 8001e26:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001ea0 <Dosomething+0x2b8>
 8001e2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e32:	dd09      	ble.n	8001e48 <Dosomething+0x260>
				{
					shuiping_scale=1;TIM3->PSC=9;count_caiyang=0;
 8001e34:	4b18      	ldr	r3, [pc, #96]	; (8001e98 <Dosomething+0x2b0>)
 8001e36:	2201      	movs	r2, #1
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <Dosomething+0x2b4>)
 8001e3c:	2209      	movs	r2, #9
 8001e3e:	629a      	str	r2, [r3, #40]	; 0x28
 8001e40:	4b0d      	ldr	r3, [pc, #52]	; (8001e78 <Dosomething+0x290>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
		if(R_alldata[6]==0x1B)
 8001e46:	e11d      	b.n	8002084 <Dosomething+0x49c>
				}
				else
				{
					shuiping_scale=1;TIM3->PSC=99;count_caiyang=0;
 8001e48:	4b13      	ldr	r3, [pc, #76]	; (8001e98 <Dosomething+0x2b0>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	701a      	strb	r2, [r3, #0]
 8001e4e:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <Dosomething+0x2b4>)
 8001e50:	2263      	movs	r2, #99	; 0x63
 8001e52:	629a      	str	r2, [r3, #40]	; 0x28
 8001e54:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <Dosomething+0x290>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
		if(R_alldata[6]==0x1B)
 8001e5a:	e113      	b.n	8002084 <Dosomething+0x49c>
 8001e5c:	f3af 8000 	nop.w
 8001e60:	cccccccd 	.word	0xcccccccd
 8001e64:	3feccccc 	.word	0x3feccccc
 8001e68:	70a3d70a 	.word	0x70a3d70a
 8001e6c:	3fb70a3d 	.word	0x3fb70a3d
 8001e70:	20000664 	.word	0x20000664
 8001e74:	2000007a 	.word	0x2000007a
 8001e78:	20000634 	.word	0x20000634
 8001e7c:	2000007b 	.word	0x2000007b
 8001e80:	2000063d 	.word	0x2000063d
 8001e84:	2000063c 	.word	0x2000063c
 8001e88:	20000f74 	.word	0x20000f74
 8001e8c:	2000007c 	.word	0x2000007c
 8001e90:	20000768 	.word	0x20000768
 8001e94:	43950000 	.word	0x43950000
 8001e98:	2000007d 	.word	0x2000007d
 8001e9c:	40000400 	.word	0x40000400
 8001ea0:	41ec0000 	.word	0x41ec0000
 8001ea4:	20000660 	.word	0x20000660
 8001ea8:	20000f68 	.word	0x20000f68
		}


	}
	//????????????????????
	else if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[7]==0x1b)
 8001eac:	4b7c      	ldr	r3, [pc, #496]	; (80020a0 <Dosomething+0x4b8>)
 8001eae:	785b      	ldrb	r3, [r3, #1]
 8001eb0:	2bb1      	cmp	r3, #177	; 0xb1
 8001eb2:	d15f      	bne.n	8001f74 <Dosomething+0x38c>
 8001eb4:	4b7a      	ldr	r3, [pc, #488]	; (80020a0 <Dosomething+0x4b8>)
 8001eb6:	789b      	ldrb	r3, [r3, #2]
 8001eb8:	2b11      	cmp	r3, #17
 8001eba:	d15b      	bne.n	8001f74 <Dosomething+0x38c>
 8001ebc:	4b78      	ldr	r3, [pc, #480]	; (80020a0 <Dosomething+0x4b8>)
 8001ebe:	78db      	ldrb	r3, [r3, #3]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d157      	bne.n	8001f74 <Dosomething+0x38c>
 8001ec4:	4b76      	ldr	r3, [pc, #472]	; (80020a0 <Dosomething+0x4b8>)
 8001ec6:	791b      	ldrb	r3, [r3, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d153      	bne.n	8001f74 <Dosomething+0x38c>
 8001ecc:	4b74      	ldr	r3, [pc, #464]	; (80020a0 <Dosomething+0x4b8>)
 8001ece:	795b      	ldrb	r3, [r3, #5]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d14f      	bne.n	8001f74 <Dosomething+0x38c>
 8001ed4:	4b72      	ldr	r3, [pc, #456]	; (80020a0 <Dosomething+0x4b8>)
 8001ed6:	79db      	ldrb	r3, [r3, #7]
 8001ed8:	2b1b      	cmp	r3, #27
 8001eda:	d14b      	bne.n	8001f74 <Dosomething+0x38c>
	{
		//????????????????????
		if(R_alldata[6]==0x04)
 8001edc:	4b70      	ldr	r3, [pc, #448]	; (80020a0 <Dosomething+0x4b8>)
 8001ede:	799b      	ldrb	r3, [r3, #6]
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d116      	bne.n	8001f12 <Dosomething+0x32a>
		{
			switch(R_alldata[8])
 8001ee4:	4b6e      	ldr	r3, [pc, #440]	; (80020a0 <Dosomething+0x4b8>)
 8001ee6:	7a1b      	ldrb	r3, [r3, #8]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d00e      	beq.n	8001f0a <Dosomething+0x322>
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	dc11      	bgt.n	8001f14 <Dosomething+0x32c>
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <Dosomething+0x312>
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d004      	beq.n	8001f02 <Dosomething+0x31a>
 8001ef8:	e00c      	b.n	8001f14 <Dosomething+0x32c>
			{
				case 0:chuizhi_scale=0;break;
 8001efa:	4b6a      	ldr	r3, [pc, #424]	; (80020a4 <Dosomething+0x4bc>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	e008      	b.n	8001f14 <Dosomething+0x32c>
				case 1:chuizhi_scale=1;break;
 8001f02:	4b68      	ldr	r3, [pc, #416]	; (80020a4 <Dosomething+0x4bc>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]
 8001f08:	e004      	b.n	8001f14 <Dosomething+0x32c>
				case 2:chuizhi_scale=2;break;
 8001f0a:	4b66      	ldr	r3, [pc, #408]	; (80020a4 <Dosomething+0x4bc>)
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	701a      	strb	r2, [r3, #0]
 8001f10:	e000      	b.n	8001f14 <Dosomething+0x32c>
			}
		}
 8001f12:	bf00      	nop
		//????????????????????
		if(R_alldata[6]==0x08)
 8001f14:	4b62      	ldr	r3, [pc, #392]	; (80020a0 <Dosomething+0x4b8>)
 8001f16:	799b      	ldrb	r3, [r3, #6]
 8001f18:	2b08      	cmp	r3, #8
 8001f1a:	d129      	bne.n	8001f70 <Dosomething+0x388>
		{
			switch(R_alldata[8])
 8001f1c:	4b60      	ldr	r3, [pc, #384]	; (80020a0 <Dosomething+0x4b8>)
 8001f1e:	7a1b      	ldrb	r3, [r3, #8]
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d01b      	beq.n	8001f5c <Dosomething+0x374>
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	f300 80af 	bgt.w	8002088 <Dosomething+0x4a0>
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <Dosomething+0x34c>
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d00a      	beq.n	8001f48 <Dosomething+0x360>
		if(R_alldata[6]==0x08)
 8001f32:	e0a9      	b.n	8002088 <Dosomething+0x4a0>
			{
				case 0:shuiping_scale=0;TIM3->PSC=0;count_caiyang=0;break;
 8001f34:	4b5c      	ldr	r3, [pc, #368]	; (80020a8 <Dosomething+0x4c0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]
 8001f3a:	4b5c      	ldr	r3, [pc, #368]	; (80020ac <Dosomething+0x4c4>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	629a      	str	r2, [r3, #40]	; 0x28
 8001f40:	4b5b      	ldr	r3, [pc, #364]	; (80020b0 <Dosomething+0x4c8>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	e014      	b.n	8001f72 <Dosomething+0x38a>
				case 1:shuiping_scale=1;TIM3->PSC=9;count_caiyang=0;break;
 8001f48:	4b57      	ldr	r3, [pc, #348]	; (80020a8 <Dosomething+0x4c0>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	701a      	strb	r2, [r3, #0]
 8001f4e:	4b57      	ldr	r3, [pc, #348]	; (80020ac <Dosomething+0x4c4>)
 8001f50:	2209      	movs	r2, #9
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
 8001f54:	4b56      	ldr	r3, [pc, #344]	; (80020b0 <Dosomething+0x4c8>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	e00a      	b.n	8001f72 <Dosomething+0x38a>
				case 2:shuiping_scale=2;TIM3->PSC=99;count_caiyang=0;break;
 8001f5c:	4b52      	ldr	r3, [pc, #328]	; (80020a8 <Dosomething+0x4c0>)
 8001f5e:	2202      	movs	r2, #2
 8001f60:	701a      	strb	r2, [r3, #0]
 8001f62:	4b52      	ldr	r3, [pc, #328]	; (80020ac <Dosomething+0x4c4>)
 8001f64:	2263      	movs	r2, #99	; 0x63
 8001f66:	629a      	str	r2, [r3, #40]	; 0x28
 8001f68:	4b51      	ldr	r3, [pc, #324]	; (80020b0 <Dosomething+0x4c8>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	e000      	b.n	8001f72 <Dosomething+0x38a>
			}
		}
 8001f70:	bf00      	nop
		if(R_alldata[6]==0x08)
 8001f72:	e089      	b.n	8002088 <Dosomething+0x4a0>

	}

	//
	else if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[6]==0x03&&R_alldata[7]==0x13)
 8001f74:	4b4a      	ldr	r3, [pc, #296]	; (80020a0 <Dosomething+0x4b8>)
 8001f76:	785b      	ldrb	r3, [r3, #1]
 8001f78:	2bb1      	cmp	r3, #177	; 0xb1
 8001f7a:	f040 8086 	bne.w	800208a <Dosomething+0x4a2>
 8001f7e:	4b48      	ldr	r3, [pc, #288]	; (80020a0 <Dosomething+0x4b8>)
 8001f80:	789b      	ldrb	r3, [r3, #2]
 8001f82:	2b11      	cmp	r3, #17
 8001f84:	f040 8081 	bne.w	800208a <Dosomething+0x4a2>
 8001f88:	4b45      	ldr	r3, [pc, #276]	; (80020a0 <Dosomething+0x4b8>)
 8001f8a:	78db      	ldrb	r3, [r3, #3]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d17c      	bne.n	800208a <Dosomething+0x4a2>
 8001f90:	4b43      	ldr	r3, [pc, #268]	; (80020a0 <Dosomething+0x4b8>)
 8001f92:	791b      	ldrb	r3, [r3, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d178      	bne.n	800208a <Dosomething+0x4a2>
 8001f98:	4b41      	ldr	r3, [pc, #260]	; (80020a0 <Dosomething+0x4b8>)
 8001f9a:	795b      	ldrb	r3, [r3, #5]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d174      	bne.n	800208a <Dosomething+0x4a2>
 8001fa0:	4b3f      	ldr	r3, [pc, #252]	; (80020a0 <Dosomething+0x4b8>)
 8001fa2:	799b      	ldrb	r3, [r3, #6]
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	d170      	bne.n	800208a <Dosomething+0x4a2>
 8001fa8:	4b3d      	ldr	r3, [pc, #244]	; (80020a0 <Dosomething+0x4b8>)
 8001faa:	79db      	ldrb	r3, [r3, #7]
 8001fac:	2b13      	cmp	r3, #19
 8001fae:	d14d      	bne.n	800204c <Dosomething+0x464>
	{
		if(chuizhi_scale==2)trigger_volt=(uint16_t)R_alldata[11]*256;
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	; (80020a4 <Dosomething+0x4bc>)
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d106      	bne.n	8001fc6 <Dosomething+0x3de>
 8001fb8:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <Dosomething+0x4b8>)
 8001fba:	7adb      	ldrb	r3, [r3, #11]
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	4b3c      	ldr	r3, [pc, #240]	; (80020b4 <Dosomething+0x4cc>)
 8001fc4:	801a      	strh	r2, [r3, #0]
		if(chuizhi_scale==1)trigger_volt=(uint16_t)((float)R_alldata[11]*25.6)+29491;
 8001fc6:	4b37      	ldr	r3, [pc, #220]	; (80020a4 <Dosomething+0x4bc>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d11c      	bne.n	8002008 <Dosomething+0x420>
 8001fce:	4b34      	ldr	r3, [pc, #208]	; (80020a0 <Dosomething+0x4b8>)
 8001fd0:	7adb      	ldrb	r3, [r3, #11]
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fda:	ee17 0a90 	vmov	r0, s15
 8001fde:	f7fe fab3 	bl	8000548 <__aeabi_f2d>
 8001fe2:	a32b      	add	r3, pc, #172	; (adr r3, 8002090 <Dosomething+0x4a8>)
 8001fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe8:	f7fe fb06 	bl	80005f8 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f7fe fdd8 	bl	8000ba8 <__aeabi_d2uiz>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	f503 43e6 	add.w	r3, r3, #29440	; 0x7300
 8002000:	3333      	adds	r3, #51	; 0x33
 8002002:	b29a      	uxth	r2, r3
 8002004:	4b2b      	ldr	r3, [pc, #172]	; (80020b4 <Dosomething+0x4cc>)
 8002006:	801a      	strh	r2, [r3, #0]
		//if(chuizhi_scale==1)trigger_volt=((short int)R_alldata[11]*256-32768)/10;
		if(chuizhi_scale==0)trigger_volt=(uint16_t)((float)R_alldata[11]*2.56)+29819;
 8002008:	4b26      	ldr	r3, [pc, #152]	; (80020a4 <Dosomething+0x4bc>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d13c      	bne.n	800208a <Dosomething+0x4a2>
 8002010:	4b23      	ldr	r3, [pc, #140]	; (80020a0 <Dosomething+0x4b8>)
 8002012:	7adb      	ldrb	r3, [r3, #11]
 8002014:	ee07 3a90 	vmov	s15, r3
 8002018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800201c:	ee17 0a90 	vmov	r0, s15
 8002020:	f7fe fa92 	bl	8000548 <__aeabi_f2d>
 8002024:	a31c      	add	r3, pc, #112	; (adr r3, 8002098 <Dosomething+0x4b0>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	f7fe fae5 	bl	80005f8 <__aeabi_dmul>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f7fe fdb7 	bl	8000ba8 <__aeabi_d2uiz>
 800203a:	4603      	mov	r3, r0
 800203c:	b29b      	uxth	r3, r3
 800203e:	f503 43e8 	add.w	r3, r3, #29696	; 0x7400
 8002042:	337b      	adds	r3, #123	; 0x7b
 8002044:	b29a      	uxth	r2, r3
 8002046:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <Dosomething+0x4cc>)
 8002048:	801a      	strh	r2, [r3, #0]
 800204a:	e01e      	b.n	800208a <Dosomething+0x4a2>
	}

	//?
	else if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[6]==0x1A&&R_alldata[7]==0x10&&R_alldata[8]==0x01)
 800204c:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <Dosomething+0x4b8>)
 800204e:	785b      	ldrb	r3, [r3, #1]
 8002050:	2bb1      	cmp	r3, #177	; 0xb1
 8002052:	d11a      	bne.n	800208a <Dosomething+0x4a2>
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <Dosomething+0x4b8>)
 8002056:	789b      	ldrb	r3, [r3, #2]
 8002058:	2b11      	cmp	r3, #17
 800205a:	d116      	bne.n	800208a <Dosomething+0x4a2>
 800205c:	4b10      	ldr	r3, [pc, #64]	; (80020a0 <Dosomething+0x4b8>)
 800205e:	78db      	ldrb	r3, [r3, #3]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d112      	bne.n	800208a <Dosomething+0x4a2>
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <Dosomething+0x4b8>)
 8002066:	791b      	ldrb	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10e      	bne.n	800208a <Dosomething+0x4a2>
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <Dosomething+0x4b8>)
 800206e:	795b      	ldrb	r3, [r3, #5]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10a      	bne.n	800208a <Dosomething+0x4a2>
 8002074:	4b0a      	ldr	r3, [pc, #40]	; (80020a0 <Dosomething+0x4b8>)
 8002076:	799b      	ldrb	r3, [r3, #6]
 8002078:	2b1a      	cmp	r3, #26
 800207a:	d106      	bne.n	800208a <Dosomething+0x4a2>
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <Dosomething+0x4b8>)
 800207e:	79db      	ldrb	r3, [r3, #7]
 8002080:	2b10      	cmp	r3, #16
 8002082:	e002      	b.n	800208a <Dosomething+0x4a2>
		if(R_alldata[6]==0x1B)
 8002084:	bf00      	nop
 8002086:	e000      	b.n	800208a <Dosomething+0x4a2>
		if(R_alldata[6]==0x08)
 8002088:	bf00      	nop
//		if(R_alldata[9]==0x01)chufa_mode=1;
	}



}
 800208a:	bf00      	nop
 800208c:	4618      	mov	r0, r3
 800208e:	bd80      	pop	{r7, pc}
 8002090:	9999999a 	.word	0x9999999a
 8002094:	40399999 	.word	0x40399999
 8002098:	47ae147b 	.word	0x47ae147b
 800209c:	40047ae1 	.word	0x40047ae1
 80020a0:	20000664 	.word	0x20000664
 80020a4:	2000007c 	.word	0x2000007c
 80020a8:	2000007d 	.word	0x2000007d
 80020ac:	40000400 	.word	0x40000400
 80020b0:	20000634 	.word	0x20000634
 80020b4:	20000078 	.word	0x20000078

080020b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);
	if(huart->Instance == USART1)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a2e      	ldr	r2, [pc, #184]	; (8002180 <HAL_UART_RxCpltCallback+0xc8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d156      	bne.n	8002178 <HAL_UART_RxCpltCallback+0xc0>
	{
		int i;
		//int isend=0;

					R_alldata[R_place]=R_onedata;     //
 80020ca:	4b2e      	ldr	r3, [pc, #184]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	461a      	mov	r2, r3
 80020d0:	4b2d      	ldr	r3, [pc, #180]	; (8002188 <HAL_UART_RxCpltCallback+0xd0>)
 80020d2:	7819      	ldrb	r1, [r3, #0]
 80020d4:	4b2d      	ldr	r3, [pc, #180]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 80020d6:	5499      	strb	r1, [r3, r2]
				//
				if(R_onedata==0xEE){
 80020d8:	4b2b      	ldr	r3, [pc, #172]	; (8002188 <HAL_UART_RxCpltCallback+0xd0>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2bee      	cmp	r3, #238	; 0xee
 80020de:	d106      	bne.n	80020ee <HAL_UART_RxCpltCallback+0x36>
					R_place++;                                      //????????????????????????????????????????????????????????????
 80020e0:	4b28      	ldr	r3, [pc, #160]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	3301      	adds	r3, #1
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b26      	ldr	r3, [pc, #152]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 80020ea:	801a      	strh	r2, [r3, #0]
 80020ec:	e009      	b.n	8002102 <HAL_UART_RxCpltCallback+0x4a>
				}
				else if(R_place>=1)R_place++;
 80020ee:	4b25      	ldr	r3, [pc, #148]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d005      	beq.n	8002102 <HAL_UART_RxCpltCallback+0x4a>
 80020f6:	4b23      	ldr	r3, [pc, #140]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 80020f8:	881b      	ldrh	r3, [r3, #0]
 80020fa:	3301      	adds	r3, #1
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	4b21      	ldr	r3, [pc, #132]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 8002100:	801a      	strh	r2, [r3, #0]
				//????????????????????
				if(R_place>5){
 8002102:	4b20      	ldr	r3, [pc, #128]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	2b05      	cmp	r3, #5
 8002108:	d92e      	bls.n	8002168 <HAL_UART_RxCpltCallback+0xb0>
						if(R_alldata[R_place-1]==0xFF&&R_alldata[R_place-2]==0xFF&&R_alldata[R_place-3]==0xFC&&R_alldata[R_place-4]==0xFF){
 800210a:	4b1e      	ldr	r3, [pc, #120]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	3b01      	subs	r3, #1
 8002110:	4a1e      	ldr	r2, [pc, #120]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 8002112:	5cd3      	ldrb	r3, [r2, r3]
 8002114:	2bff      	cmp	r3, #255	; 0xff
 8002116:	d127      	bne.n	8002168 <HAL_UART_RxCpltCallback+0xb0>
 8002118:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 800211a:	881b      	ldrh	r3, [r3, #0]
 800211c:	3b02      	subs	r3, #2
 800211e:	4a1b      	ldr	r2, [pc, #108]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 8002120:	5cd3      	ldrb	r3, [r2, r3]
 8002122:	2bff      	cmp	r3, #255	; 0xff
 8002124:	d120      	bne.n	8002168 <HAL_UART_RxCpltCallback+0xb0>
 8002126:	4b17      	ldr	r3, [pc, #92]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	3b03      	subs	r3, #3
 800212c:	4a17      	ldr	r2, [pc, #92]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 800212e:	5cd3      	ldrb	r3, [r2, r3]
 8002130:	2bfc      	cmp	r3, #252	; 0xfc
 8002132:	d119      	bne.n	8002168 <HAL_UART_RxCpltCallback+0xb0>
 8002134:	4b13      	ldr	r3, [pc, #76]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	3b04      	subs	r3, #4
 800213a:	4a14      	ldr	r2, [pc, #80]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 800213c:	5cd3      	ldrb	r3, [r2, r3]
 800213e:	2bff      	cmp	r3, #255	; 0xff
 8002140:	d112      	bne.n	8002168 <HAL_UART_RxCpltCallback+0xb0>
							Dosomething();                            //
 8002142:	f7ff fd51 	bl	8001be8 <Dosomething>
							for(i=0;i<=255;i++)R_alldata[i]=0;            //
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	e007      	b.n	800215c <HAL_UART_RxCpltCallback+0xa4>
 800214c:	4a0f      	ldr	r2, [pc, #60]	; (800218c <HAL_UART_RxCpltCallback+0xd4>)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4413      	add	r3, r2
 8002152:	2200      	movs	r2, #0
 8002154:	701a      	strb	r2, [r3, #0]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	3301      	adds	r3, #1
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2bff      	cmp	r3, #255	; 0xff
 8002160:	ddf4      	ble.n	800214c <HAL_UART_RxCpltCallback+0x94>
							R_place=0;                                                  //????????????????????
 8002162:	4b08      	ldr	r3, [pc, #32]	; (8002184 <HAL_UART_RxCpltCallback+0xcc>)
 8002164:	2200      	movs	r2, #0
 8002166:	801a      	strh	r2, [r3, #0]
						}
					}

					R_onedata = 0;                                                                             //
 8002168:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_UART_RxCpltCallback+0xd0>)
 800216a:	2200      	movs	r2, #0
 800216c:	701a      	strb	r2, [r3, #0]
					HAL_UART_Receive_IT(&huart1, (uint8_t *)&R_onedata, 1);
 800216e:	2201      	movs	r2, #1
 8002170:	4905      	ldr	r1, [pc, #20]	; (8002188 <HAL_UART_RxCpltCallback+0xd0>)
 8002172:	4807      	ldr	r0, [pc, #28]	; (8002190 <HAL_UART_RxCpltCallback+0xd8>)
 8002174:	f004 faac 	bl	80066d0 <HAL_UART_Receive_IT>
	}
}
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40011000 	.word	0x40011000
 8002184:	2000063e 	.word	0x2000063e
 8002188:	20000772 	.word	0x20000772
 800218c:	20000664 	.word	0x20000664
 8002190:	200011d8 	.word	0x200011d8

08002194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
	...

080021a4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80021a8:	4b18      	ldr	r3, [pc, #96]	; (800220c <MX_SPI3_Init+0x68>)
 80021aa:	4a19      	ldr	r2, [pc, #100]	; (8002210 <MX_SPI3_Init+0x6c>)
 80021ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80021ae:	4b17      	ldr	r3, [pc, #92]	; (800220c <MX_SPI3_Init+0x68>)
 80021b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <MX_SPI3_Init+0x68>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80021bc:	4b13      	ldr	r3, [pc, #76]	; (800220c <MX_SPI3_Init+0x68>)
 80021be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021c2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021c4:	4b11      	ldr	r3, [pc, #68]	; (800220c <MX_SPI3_Init+0x68>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021ca:	4b10      	ldr	r3, [pc, #64]	; (800220c <MX_SPI3_Init+0x68>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80021d0:	4b0e      	ldr	r3, [pc, #56]	; (800220c <MX_SPI3_Init+0x68>)
 80021d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021d6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021d8:	4b0c      	ldr	r3, [pc, #48]	; (800220c <MX_SPI3_Init+0x68>)
 80021da:	2200      	movs	r2, #0
 80021dc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <MX_SPI3_Init+0x68>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80021e4:	4b09      	ldr	r3, [pc, #36]	; (800220c <MX_SPI3_Init+0x68>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021ea:	4b08      	ldr	r3, [pc, #32]	; (800220c <MX_SPI3_Init+0x68>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80021f0:	4b06      	ldr	r3, [pc, #24]	; (800220c <MX_SPI3_Init+0x68>)
 80021f2:	220a      	movs	r2, #10
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80021f6:	4805      	ldr	r0, [pc, #20]	; (800220c <MX_SPI3_Init+0x68>)
 80021f8:	f002 fc19 	bl	8004a2e <HAL_SPI_Init>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8002202:	f7ff ffc7 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000f88 	.word	0x20000f88
 8002210:	40003c00 	.word	0x40003c00

08002214 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	; 0x28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	60da      	str	r2, [r3, #12]
 800222a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a19      	ldr	r2, [pc, #100]	; (8002298 <HAL_SPI_MspInit+0x84>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d12c      	bne.n	8002290 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	4b18      	ldr	r3, [pc, #96]	; (800229c <HAL_SPI_MspInit+0x88>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	4a17      	ldr	r2, [pc, #92]	; (800229c <HAL_SPI_MspInit+0x88>)
 8002240:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002244:	6413      	str	r3, [r2, #64]	; 0x40
 8002246:	4b15      	ldr	r3, [pc, #84]	; (800229c <HAL_SPI_MspInit+0x88>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_SPI_MspInit+0x88>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a10      	ldr	r2, [pc, #64]	; (800229c <HAL_SPI_MspInit+0x88>)
 800225c:	f043 0304 	orr.w	r3, r3, #4
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b0e      	ldr	r3, [pc, #56]	; (800229c <HAL_SPI_MspInit+0x88>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800226e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002272:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002280:	2306      	movs	r3, #6
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	4619      	mov	r1, r3
 800228a:	4805      	ldr	r0, [pc, #20]	; (80022a0 <HAL_SPI_MspInit+0x8c>)
 800228c:	f001 fd7e 	bl	8003d8c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002290:	bf00      	nop
 8002292:	3728      	adds	r7, #40	; 0x28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40003c00 	.word	0x40003c00
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020800 	.word	0x40020800

080022a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022aa:	2300      	movs	r3, #0
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <HAL_MspInit+0x4c>)
 80022b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022b2:	4a0f      	ldr	r2, [pc, #60]	; (80022f0 <HAL_MspInit+0x4c>)
 80022b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022b8:	6453      	str	r3, [r2, #68]	; 0x44
 80022ba:	4b0d      	ldr	r3, [pc, #52]	; (80022f0 <HAL_MspInit+0x4c>)
 80022bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022c2:	607b      	str	r3, [r7, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	603b      	str	r3, [r7, #0]
 80022ca:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <HAL_MspInit+0x4c>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	4a08      	ldr	r2, [pc, #32]	; (80022f0 <HAL_MspInit+0x4c>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d4:	6413      	str	r3, [r2, #64]	; 0x40
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <HAL_MspInit+0x4c>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022de:	603b      	str	r3, [r7, #0]
 80022e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40023800 	.word	0x40023800

080022f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80022f8:	f002 fb7e 	bl	80049f8 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022fc:	e7fe      	b.n	80022fc <NMI_Handler+0x8>

080022fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002302:	e7fe      	b.n	8002302 <HardFault_Handler+0x4>

08002304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <MemManage_Handler+0x4>

0800230a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230e:	e7fe      	b.n	800230e <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	e7fe      	b.n	8002314 <UsageFault_Handler+0x4>

08002316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002344:	f000 ffca 	bl	80032dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}

0800234c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002350:	4804      	ldr	r0, [pc, #16]	; (8002364 <DMA1_Stream6_IRQHandler+0x18>)
 8002352:	f001 fab1 	bl	80038b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
  huart2.gState=HAL_UART_STATE_READY;
 8002356:	4b04      	ldr	r3, [pc, #16]	; (8002368 <DMA1_Stream6_IRQHandler+0x1c>)
 8002358:	2220      	movs	r2, #32
 800235a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
//  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20001178 	.word	0x20001178
 8002368:	2000121c 	.word	0x2000121c

0800236c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002370:	489b      	ldr	r0, [pc, #620]	; (80025e0 <TIM3_IRQHandler+0x274>)
 8002372:	f003 f9a9 	bl	80056c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  ADS_Read_All_Raw(&ads, ads_data);
 8002376:	499b      	ldr	r1, [pc, #620]	; (80025e4 <TIM3_IRQHandler+0x278>)
 8002378:	489b      	ldr	r0, [pc, #620]	; (80025e8 <TIM3_IRQHandler+0x27c>)
 800237a:	f000 ff33 	bl	80031e4 <ADS_Read_All_Raw>
  ch1_values[count_caiyang] = ads_data[0];
 800237e:	4b9b      	ldr	r3, [pc, #620]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a98      	ldr	r2, [pc, #608]	; (80025e4 <TIM3_IRQHandler+0x278>)
 8002384:	8811      	ldrh	r1, [r2, #0]
 8002386:	4a9a      	ldr	r2, [pc, #616]	; (80025f0 <TIM3_IRQHandler+0x284>)
 8002388:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  ch2_values[count_caiyang] = ads_data[1];
 800238c:	4b97      	ldr	r3, [pc, #604]	; (80025ec <TIM3_IRQHandler+0x280>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a94      	ldr	r2, [pc, #592]	; (80025e4 <TIM3_IRQHandler+0x278>)
 8002392:	8851      	ldrh	r1, [r2, #2]
 8002394:	4a97      	ldr	r2, [pc, #604]	; (80025f4 <TIM3_IRQHandler+0x288>)
 8002396:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]



  if(chufazhuangtai  && count_caiyang>3)
 800239a:	4b97      	ldr	r3, [pc, #604]	; (80025f8 <TIM3_IRQHandler+0x28c>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8109 	beq.w	80025b6 <TIM3_IRQHandler+0x24a>
 80023a4:	4b91      	ldr	r3, [pc, #580]	; (80025ec <TIM3_IRQHandler+0x280>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	f340 8104 	ble.w	80025b6 <TIM3_IRQHandler+0x24a>
  {
	if(chufa_mode==0)
 80023ae:	4b93      	ldr	r3, [pc, #588]	; (80025fc <TIM3_IRQHandler+0x290>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d17d      	bne.n	80024b2 <TIM3_IRQHandler+0x146>
	{
	  if(chufa_ch==0)
 80023b6:	4b92      	ldr	r3, [pc, #584]	; (8002600 <TIM3_IRQHandler+0x294>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d13a      	bne.n	8002434 <TIM3_IRQHandler+0xc8>
	  {
				 if(ch1_values[count_caiyang]>trigger_volt
 80023be:	4b8b      	ldr	r3, [pc, #556]	; (80025ec <TIM3_IRQHandler+0x280>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a8b      	ldr	r2, [pc, #556]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80023c4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80023c8:	4b8e      	ldr	r3, [pc, #568]	; (8002604 <TIM3_IRQHandler+0x298>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d931      	bls.n	8002434 <TIM3_IRQHandler+0xc8>
						&&ch1_values[count_caiyang-1]>=trigger_volt
 80023d0:	4b86      	ldr	r3, [pc, #536]	; (80025ec <TIM3_IRQHandler+0x280>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3b01      	subs	r3, #1
 80023d6:	4a86      	ldr	r2, [pc, #536]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80023d8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80023dc:	4b89      	ldr	r3, [pc, #548]	; (8002604 <TIM3_IRQHandler+0x298>)
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d327      	bcc.n	8002434 <TIM3_IRQHandler+0xc8>
						&&ch1_values[count_caiyang-2]<=trigger_volt
 80023e4:	4b81      	ldr	r3, [pc, #516]	; (80025ec <TIM3_IRQHandler+0x280>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3b02      	subs	r3, #2
 80023ea:	4a81      	ldr	r2, [pc, #516]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80023ec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80023f0:	4b84      	ldr	r3, [pc, #528]	; (8002604 <TIM3_IRQHandler+0x298>)
 80023f2:	881b      	ldrh	r3, [r3, #0]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d81d      	bhi.n	8002434 <TIM3_IRQHandler+0xc8>
						&&ch1_values[count_caiyang-3]<trigger_volt
 80023f8:	4b7c      	ldr	r3, [pc, #496]	; (80025ec <TIM3_IRQHandler+0x280>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	3b03      	subs	r3, #3
 80023fe:	4a7c      	ldr	r2, [pc, #496]	; (80025f0 <TIM3_IRQHandler+0x284>)
 8002400:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002404:	4b7f      	ldr	r3, [pc, #508]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	429a      	cmp	r2, r3
 800240a:	d213      	bcs.n	8002434 <TIM3_IRQHandler+0xc8>
				 )
				 {
						chufazhuangtai=0;
 800240c:	4b7a      	ldr	r3, [pc, #488]	; (80025f8 <TIM3_IRQHandler+0x28c>)
 800240e:	2200      	movs	r2, #0
 8002410:	801a      	strh	r2, [r3, #0]
						ch1_maxdata=0;
 8002412:	4b7d      	ldr	r3, [pc, #500]	; (8002608 <TIM3_IRQHandler+0x29c>)
 8002414:	2200      	movs	r2, #0
 8002416:	801a      	strh	r2, [r3, #0]
						ch1_mindata=65535;
 8002418:	4b7c      	ldr	r3, [pc, #496]	; (800260c <TIM3_IRQHandler+0x2a0>)
 800241a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800241e:	801a      	strh	r2, [r3, #0]
						ch2_maxdata=0;
 8002420:	4b7b      	ldr	r3, [pc, #492]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 8002422:	2200      	movs	r2, #0
 8002424:	801a      	strh	r2, [r3, #0]
						ch2_mindata=65535;
 8002426:	4b7b      	ldr	r3, [pc, #492]	; (8002614 <TIM3_IRQHandler+0x2a8>)
 8002428:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800242c:	801a      	strh	r2, [r3, #0]
						count_caiyang=0;
 800242e:	4b6f      	ldr	r3, [pc, #444]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
				 }
	  	 }
	  if(chufa_ch==1)
 8002434:	4b72      	ldr	r3, [pc, #456]	; (8002600 <TIM3_IRQHandler+0x294>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d13a      	bne.n	80024b2 <TIM3_IRQHandler+0x146>
	  {
				 if(ch2_values[count_caiyang]>trigger_volt
 800243c:	4b6b      	ldr	r3, [pc, #428]	; (80025ec <TIM3_IRQHandler+0x280>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a6c      	ldr	r2, [pc, #432]	; (80025f4 <TIM3_IRQHandler+0x288>)
 8002442:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002446:	4b6f      	ldr	r3, [pc, #444]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d931      	bls.n	80024b2 <TIM3_IRQHandler+0x146>
						&&ch2_values[count_caiyang-1]>=trigger_volt
 800244e:	4b67      	ldr	r3, [pc, #412]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	3b01      	subs	r3, #1
 8002454:	4a67      	ldr	r2, [pc, #412]	; (80025f4 <TIM3_IRQHandler+0x288>)
 8002456:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800245a:	4b6a      	ldr	r3, [pc, #424]	; (8002604 <TIM3_IRQHandler+0x298>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	d327      	bcc.n	80024b2 <TIM3_IRQHandler+0x146>
						&&ch2_values[count_caiyang-2]<=trigger_volt
 8002462:	4b62      	ldr	r3, [pc, #392]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	3b02      	subs	r3, #2
 8002468:	4a62      	ldr	r2, [pc, #392]	; (80025f4 <TIM3_IRQHandler+0x288>)
 800246a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800246e:	4b65      	ldr	r3, [pc, #404]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d81d      	bhi.n	80024b2 <TIM3_IRQHandler+0x146>
						&&ch2_values[count_caiyang-3]<trigger_volt
 8002476:	4b5d      	ldr	r3, [pc, #372]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3b03      	subs	r3, #3
 800247c:	4a5d      	ldr	r2, [pc, #372]	; (80025f4 <TIM3_IRQHandler+0x288>)
 800247e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002482:	4b60      	ldr	r3, [pc, #384]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d213      	bcs.n	80024b2 <TIM3_IRQHandler+0x146>
				 )
				 {
						chufazhuangtai=0;
 800248a:	4b5b      	ldr	r3, [pc, #364]	; (80025f8 <TIM3_IRQHandler+0x28c>)
 800248c:	2200      	movs	r2, #0
 800248e:	801a      	strh	r2, [r3, #0]
						ch1_maxdata=0;
 8002490:	4b5d      	ldr	r3, [pc, #372]	; (8002608 <TIM3_IRQHandler+0x29c>)
 8002492:	2200      	movs	r2, #0
 8002494:	801a      	strh	r2, [r3, #0]
						ch1_mindata=65535;
 8002496:	4b5d      	ldr	r3, [pc, #372]	; (800260c <TIM3_IRQHandler+0x2a0>)
 8002498:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800249c:	801a      	strh	r2, [r3, #0]
						ch2_maxdata=0;
 800249e:	4b5c      	ldr	r3, [pc, #368]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	801a      	strh	r2, [r3, #0]
						ch2_mindata=65535;
 80024a4:	4b5b      	ldr	r3, [pc, #364]	; (8002614 <TIM3_IRQHandler+0x2a8>)
 80024a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024aa:	801a      	strh	r2, [r3, #0]
						count_caiyang=0;
 80024ac:	4b4f      	ldr	r3, [pc, #316]	; (80025ec <TIM3_IRQHandler+0x280>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
				 }
	  	 }
	  }
	if(chufa_mode==1)
 80024b2:	4b52      	ldr	r3, [pc, #328]	; (80025fc <TIM3_IRQHandler+0x290>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d17d      	bne.n	80025b6 <TIM3_IRQHandler+0x24a>
	{
		  if(chufa_ch==0)
 80024ba:	4b51      	ldr	r3, [pc, #324]	; (8002600 <TIM3_IRQHandler+0x294>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d13a      	bne.n	8002538 <TIM3_IRQHandler+0x1cc>
		  {
					 if(ch1_values[count_caiyang]<trigger_volt
 80024c2:	4b4a      	ldr	r3, [pc, #296]	; (80025ec <TIM3_IRQHandler+0x280>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a4a      	ldr	r2, [pc, #296]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80024c8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80024cc:	4b4d      	ldr	r3, [pc, #308]	; (8002604 <TIM3_IRQHandler+0x298>)
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d231      	bcs.n	8002538 <TIM3_IRQHandler+0x1cc>
							&&ch1_values[count_caiyang-1]<=trigger_volt
 80024d4:	4b45      	ldr	r3, [pc, #276]	; (80025ec <TIM3_IRQHandler+0x280>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	3b01      	subs	r3, #1
 80024da:	4a45      	ldr	r2, [pc, #276]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80024dc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80024e0:	4b48      	ldr	r3, [pc, #288]	; (8002604 <TIM3_IRQHandler+0x298>)
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d827      	bhi.n	8002538 <TIM3_IRQHandler+0x1cc>
							&&ch1_values[count_caiyang-2]>=trigger_volt
 80024e8:	4b40      	ldr	r3, [pc, #256]	; (80025ec <TIM3_IRQHandler+0x280>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	3b02      	subs	r3, #2
 80024ee:	4a40      	ldr	r2, [pc, #256]	; (80025f0 <TIM3_IRQHandler+0x284>)
 80024f0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80024f4:	4b43      	ldr	r3, [pc, #268]	; (8002604 <TIM3_IRQHandler+0x298>)
 80024f6:	881b      	ldrh	r3, [r3, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d31d      	bcc.n	8002538 <TIM3_IRQHandler+0x1cc>
							&&ch1_values[count_caiyang-3]>trigger_volt
 80024fc:	4b3b      	ldr	r3, [pc, #236]	; (80025ec <TIM3_IRQHandler+0x280>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3b03      	subs	r3, #3
 8002502:	4a3b      	ldr	r2, [pc, #236]	; (80025f0 <TIM3_IRQHandler+0x284>)
 8002504:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002508:	4b3e      	ldr	r3, [pc, #248]	; (8002604 <TIM3_IRQHandler+0x298>)
 800250a:	881b      	ldrh	r3, [r3, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d913      	bls.n	8002538 <TIM3_IRQHandler+0x1cc>
					 )
					 {
							chufazhuangtai=0;
 8002510:	4b39      	ldr	r3, [pc, #228]	; (80025f8 <TIM3_IRQHandler+0x28c>)
 8002512:	2200      	movs	r2, #0
 8002514:	801a      	strh	r2, [r3, #0]
							ch1_maxdata=0;
 8002516:	4b3c      	ldr	r3, [pc, #240]	; (8002608 <TIM3_IRQHandler+0x29c>)
 8002518:	2200      	movs	r2, #0
 800251a:	801a      	strh	r2, [r3, #0]
							ch1_mindata=65535;
 800251c:	4b3b      	ldr	r3, [pc, #236]	; (800260c <TIM3_IRQHandler+0x2a0>)
 800251e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002522:	801a      	strh	r2, [r3, #0]
							ch2_maxdata=0;
 8002524:	4b3a      	ldr	r3, [pc, #232]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 8002526:	2200      	movs	r2, #0
 8002528:	801a      	strh	r2, [r3, #0]
							ch2_mindata=65535;
 800252a:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <TIM3_IRQHandler+0x2a8>)
 800252c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002530:	801a      	strh	r2, [r3, #0]
							count_caiyang=0;
 8002532:	4b2e      	ldr	r3, [pc, #184]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
					 }
		  	 }
		  if(chufa_ch==1)
 8002538:	4b31      	ldr	r3, [pc, #196]	; (8002600 <TIM3_IRQHandler+0x294>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d13a      	bne.n	80025b6 <TIM3_IRQHandler+0x24a>
		  {
					 if(ch2_values[count_caiyang]<trigger_volt
 8002540:	4b2a      	ldr	r3, [pc, #168]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a2b      	ldr	r2, [pc, #172]	; (80025f4 <TIM3_IRQHandler+0x288>)
 8002546:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800254a:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <TIM3_IRQHandler+0x298>)
 800254c:	881b      	ldrh	r3, [r3, #0]
 800254e:	429a      	cmp	r2, r3
 8002550:	d231      	bcs.n	80025b6 <TIM3_IRQHandler+0x24a>
							&&ch2_values[count_caiyang-1]<=trigger_volt
 8002552:	4b26      	ldr	r3, [pc, #152]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	3b01      	subs	r3, #1
 8002558:	4a26      	ldr	r2, [pc, #152]	; (80025f4 <TIM3_IRQHandler+0x288>)
 800255a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800255e:	4b29      	ldr	r3, [pc, #164]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d827      	bhi.n	80025b6 <TIM3_IRQHandler+0x24a>
							&&ch2_values[count_caiyang-2]>=trigger_volt
 8002566:	4b21      	ldr	r3, [pc, #132]	; (80025ec <TIM3_IRQHandler+0x280>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	3b02      	subs	r3, #2
 800256c:	4a21      	ldr	r2, [pc, #132]	; (80025f4 <TIM3_IRQHandler+0x288>)
 800256e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002572:	4b24      	ldr	r3, [pc, #144]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	429a      	cmp	r2, r3
 8002578:	d31d      	bcc.n	80025b6 <TIM3_IRQHandler+0x24a>
							&&ch2_values[count_caiyang-3]>trigger_volt
 800257a:	4b1c      	ldr	r3, [pc, #112]	; (80025ec <TIM3_IRQHandler+0x280>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	3b03      	subs	r3, #3
 8002580:	4a1c      	ldr	r2, [pc, #112]	; (80025f4 <TIM3_IRQHandler+0x288>)
 8002582:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002586:	4b1f      	ldr	r3, [pc, #124]	; (8002604 <TIM3_IRQHandler+0x298>)
 8002588:	881b      	ldrh	r3, [r3, #0]
 800258a:	429a      	cmp	r2, r3
 800258c:	d913      	bls.n	80025b6 <TIM3_IRQHandler+0x24a>
					 )
					 {
							chufazhuangtai=0;
 800258e:	4b1a      	ldr	r3, [pc, #104]	; (80025f8 <TIM3_IRQHandler+0x28c>)
 8002590:	2200      	movs	r2, #0
 8002592:	801a      	strh	r2, [r3, #0]
							ch1_maxdata=0;
 8002594:	4b1c      	ldr	r3, [pc, #112]	; (8002608 <TIM3_IRQHandler+0x29c>)
 8002596:	2200      	movs	r2, #0
 8002598:	801a      	strh	r2, [r3, #0]
							ch1_mindata=65535;
 800259a:	4b1c      	ldr	r3, [pc, #112]	; (800260c <TIM3_IRQHandler+0x2a0>)
 800259c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025a0:	801a      	strh	r2, [r3, #0]
							ch2_maxdata=0;
 80025a2:	4b1b      	ldr	r3, [pc, #108]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	801a      	strh	r2, [r3, #0]
							ch2_mindata=65535;
 80025a8:	4b1a      	ldr	r3, [pc, #104]	; (8002614 <TIM3_IRQHandler+0x2a8>)
 80025aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ae:	801a      	strh	r2, [r3, #0]
							count_caiyang=0;
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <TIM3_IRQHandler+0x280>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
		  	 }
	}

  }

  if(ads_data[0]>ch1_maxdata)ch1_maxdata=ads_data[0];
 80025b6:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <TIM3_IRQHandler+0x278>)
 80025b8:	881a      	ldrh	r2, [r3, #0]
 80025ba:	4b13      	ldr	r3, [pc, #76]	; (8002608 <TIM3_IRQHandler+0x29c>)
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d903      	bls.n	80025ca <TIM3_IRQHandler+0x25e>
 80025c2:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <TIM3_IRQHandler+0x278>)
 80025c4:	881a      	ldrh	r2, [r3, #0]
 80025c6:	4b10      	ldr	r3, [pc, #64]	; (8002608 <TIM3_IRQHandler+0x29c>)
 80025c8:	801a      	strh	r2, [r3, #0]
  if(ads_data[0]>ch2_maxdata)ch2_maxdata=ads_data[1];
 80025ca:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <TIM3_IRQHandler+0x278>)
 80025cc:	881a      	ldrh	r2, [r3, #0]
 80025ce:	4b10      	ldr	r3, [pc, #64]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d920      	bls.n	8002618 <TIM3_IRQHandler+0x2ac>
 80025d6:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <TIM3_IRQHandler+0x278>)
 80025d8:	885a      	ldrh	r2, [r3, #2]
 80025da:	4b0d      	ldr	r3, [pc, #52]	; (8002610 <TIM3_IRQHandler+0x2a4>)
 80025dc:	801a      	strh	r2, [r3, #0]
 80025de:	e01b      	b.n	8002618 <TIM3_IRQHandler+0x2ac>
 80025e0:	20001088 	.word	0x20001088
 80025e4:	20000764 	.word	0x20000764
 80025e8:	20000f78 	.word	0x20000f78
 80025ec:	20000634 	.word	0x20000634
 80025f0:	20000b64 	.word	0x20000b64
 80025f4:	20000778 	.word	0x20000778
 80025f8:	20000630 	.word	0x20000630
 80025fc:	2000063c 	.word	0x2000063c
 8002600:	2000063d 	.word	0x2000063d
 8002604:	20000078 	.word	0x20000078
 8002608:	20000774 	.word	0x20000774
 800260c:	20000f6c 	.word	0x20000f6c
 8002610:	20000770 	.word	0x20000770
 8002614:	2000065e 	.word	0x2000065e
  if(ads_data[0]<ch1_mindata)ch1_mindata=ads_data[0];
 8002618:	4b13      	ldr	r3, [pc, #76]	; (8002668 <TIM3_IRQHandler+0x2fc>)
 800261a:	881a      	ldrh	r2, [r3, #0]
 800261c:	4b13      	ldr	r3, [pc, #76]	; (800266c <TIM3_IRQHandler+0x300>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d203      	bcs.n	800262c <TIM3_IRQHandler+0x2c0>
 8002624:	4b10      	ldr	r3, [pc, #64]	; (8002668 <TIM3_IRQHandler+0x2fc>)
 8002626:	881a      	ldrh	r2, [r3, #0]
 8002628:	4b10      	ldr	r3, [pc, #64]	; (800266c <TIM3_IRQHandler+0x300>)
 800262a:	801a      	strh	r2, [r3, #0]
  if(ads_data[0]<ch2_mindata)ch2_mindata=ads_data[1];
 800262c:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <TIM3_IRQHandler+0x2fc>)
 800262e:	881a      	ldrh	r2, [r3, #0]
 8002630:	4b0f      	ldr	r3, [pc, #60]	; (8002670 <TIM3_IRQHandler+0x304>)
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d203      	bcs.n	8002640 <TIM3_IRQHandler+0x2d4>
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <TIM3_IRQHandler+0x2fc>)
 800263a:	885a      	ldrh	r2, [r3, #2]
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <TIM3_IRQHandler+0x304>)
 800263e:	801a      	strh	r2, [r3, #0]
//	  ch2_maxdata=0;
//	  ch2_mindata=65535;
//  }


  if(++count_caiyang>=402)
 8002640:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <TIM3_IRQHandler+0x308>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	3301      	adds	r3, #1
 8002646:	4a0b      	ldr	r2, [pc, #44]	; (8002674 <TIM3_IRQHandler+0x308>)
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <TIM3_IRQHandler+0x308>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 8002652:	db07      	blt.n	8002664 <TIM3_IRQHandler+0x2f8>
  {
	  HAL_TIM_Base_Stop_IT(&htim3);
 8002654:	4808      	ldr	r0, [pc, #32]	; (8002678 <TIM3_IRQHandler+0x30c>)
 8002656:	f002 fe07 	bl	8005268 <HAL_TIM_Base_Stop_IT>
	  count_caiyang=0;
 800265a:	4b06      	ldr	r3, [pc, #24]	; (8002674 <TIM3_IRQHandler+0x308>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
	  FinishCount();
 8002660:	f7fe fee6 	bl	8001430 <FinishCount>
//      	  FinishCount();
//        }


  /* USER CODE END TIM3_IRQn 1 */
}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20000764 	.word	0x20000764
 800266c:	20000f6c 	.word	0x20000f6c
 8002670:	2000065e 	.word	0x2000065e
 8002674:	20000634 	.word	0x20000634
 8002678:	20001088 	.word	0x20001088

0800267c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <USART1_IRQHandler+0x10>)
 8002682:	f004 f8c1 	bl	8006808 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  /* USER CODE END USART1_IRQn 1 */
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200011d8 	.word	0x200011d8

08002690 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
	return 1;
 8002694:	2301      	movs	r3, #1
}
 8002696:	4618      	mov	r0, r3
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <_kill>:

int _kill(int pid, int sig)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026aa:	f004 fe5d 	bl	8007368 <__errno>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2216      	movs	r2, #22
 80026b2:	601a      	str	r2, [r3, #0]
	return -1;
 80026b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <_exit>:

void _exit (int status)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026c8:	f04f 31ff 	mov.w	r1, #4294967295
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff ffe7 	bl	80026a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80026d2:	e7fe      	b.n	80026d2 <_exit+0x12>

080026d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	e00a      	b.n	80026fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026e6:	f3af 8000 	nop.w
 80026ea:	4601      	mov	r1, r0
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	60ba      	str	r2, [r7, #8]
 80026f2:	b2ca      	uxtb	r2, r1
 80026f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	3301      	adds	r3, #1
 80026fa:	617b      	str	r3, [r7, #20]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	429a      	cmp	r2, r3
 8002702:	dbf0      	blt.n	80026e6 <_read+0x12>
	}

return len;
 8002704:	687b      	ldr	r3, [r7, #4]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3718      	adds	r7, #24
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b086      	sub	sp, #24
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	e009      	b.n	8002734 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	60ba      	str	r2, [r7, #8]
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f000 fc19 	bl	8002f60 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	429a      	cmp	r2, r3
 800273a:	dbf1      	blt.n	8002720 <_write+0x12>
	}
	return len;
 800273c:	687b      	ldr	r3, [r7, #4]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <_close>:

int _close(int file)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
	return -1;
 800274e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002752:	4618      	mov	r0, r3
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800276e:	605a      	str	r2, [r3, #4]
	return 0;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <_isatty>:

int _isatty(int file)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
	return 1;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
	return 0;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
	...

080027b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027b8:	4a14      	ldr	r2, [pc, #80]	; (800280c <_sbrk+0x5c>)
 80027ba:	4b15      	ldr	r3, [pc, #84]	; (8002810 <_sbrk+0x60>)
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c4:	4b13      	ldr	r3, [pc, #76]	; (8002814 <_sbrk+0x64>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d102      	bne.n	80027d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027cc:	4b11      	ldr	r3, [pc, #68]	; (8002814 <_sbrk+0x64>)
 80027ce:	4a12      	ldr	r2, [pc, #72]	; (8002818 <_sbrk+0x68>)
 80027d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <_sbrk+0x64>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4413      	add	r3, r2
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d207      	bcs.n	80027f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e0:	f004 fdc2 	bl	8007368 <__errno>
 80027e4:	4603      	mov	r3, r0
 80027e6:	220c      	movs	r2, #12
 80027e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ea:	f04f 33ff 	mov.w	r3, #4294967295
 80027ee:	e009      	b.n	8002804 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f0:	4b08      	ldr	r3, [pc, #32]	; (8002814 <_sbrk+0x64>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027f6:	4b07      	ldr	r3, [pc, #28]	; (8002814 <_sbrk+0x64>)
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4413      	add	r3, r2
 80027fe:	4a05      	ldr	r2, [pc, #20]	; (8002814 <_sbrk+0x64>)
 8002800:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002802:	68fb      	ldr	r3, [r7, #12]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3718      	adds	r7, #24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	20020000 	.word	0x20020000
 8002810:	00000400 	.word	0x00000400
 8002814:	20000644 	.word	0x20000644
 8002818:	20001278 	.word	0x20001278

0800281c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002820:	4b06      	ldr	r3, [pc, #24]	; (800283c <SystemInit+0x20>)
 8002822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002826:	4a05      	ldr	r2, [pc, #20]	; (800283c <SystemInit+0x20>)
 8002828:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800282c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	e000ed00 	.word	0xe000ed00

08002840 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim2_ch1;
DMA_HandleTypeDef hdma_tim5_ch1;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b090      	sub	sp, #64	; 0x40
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002846:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002864:	f107 0314 	add.w	r3, r7, #20
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800286e:	1d3b      	adds	r3, r7, #4
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	605a      	str	r2, [r3, #4]
 8002876:	609a      	str	r2, [r3, #8]
 8002878:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800287a:	4b35      	ldr	r3, [pc, #212]	; (8002950 <MX_TIM2_Init+0x110>)
 800287c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002880:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002882:	4b33      	ldr	r3, [pc, #204]	; (8002950 <MX_TIM2_Init+0x110>)
 8002884:	2200      	movs	r2, #0
 8002886:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002888:	4b31      	ldr	r3, [pc, #196]	; (8002950 <MX_TIM2_Init+0x110>)
 800288a:	2200      	movs	r2, #0
 800288c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800288e:	4b30      	ldr	r3, [pc, #192]	; (8002950 <MX_TIM2_Init+0x110>)
 8002890:	f04f 32ff 	mov.w	r2, #4294967295
 8002894:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002896:	4b2e      	ldr	r3, [pc, #184]	; (8002950 <MX_TIM2_Init+0x110>)
 8002898:	2200      	movs	r2, #0
 800289a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800289c:	4b2c      	ldr	r3, [pc, #176]	; (8002950 <MX_TIM2_Init+0x110>)
 800289e:	2200      	movs	r2, #0
 80028a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028a2:	482b      	ldr	r0, [pc, #172]	; (8002950 <MX_TIM2_Init+0x110>)
 80028a4:	f002 fbb8 	bl	8005018 <HAL_TIM_Base_Init>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80028ae:	f7ff fc71 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028b6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028bc:	4619      	mov	r1, r3
 80028be:	4824      	ldr	r0, [pc, #144]	; (8002950 <MX_TIM2_Init+0x110>)
 80028c0:	f003 f89e 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80028ca:	f7ff fc63 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80028ce:	4820      	ldr	r0, [pc, #128]	; (8002950 <MX_TIM2_Init+0x110>)
 80028d0:	f002 fcf9 	bl	80052c6 <HAL_TIM_IC_Init>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80028da:	f7ff fc5b 	bl	8002194 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80028de:	2304      	movs	r3, #4
 80028e0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80028e2:	2350      	movs	r3, #80	; 0x50
 80028e4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028e6:	2300      	movs	r3, #0
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80028ea:	2300      	movs	r3, #0
 80028ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80028ee:	f107 031c 	add.w	r3, r7, #28
 80028f2:	4619      	mov	r1, r3
 80028f4:	4816      	ldr	r0, [pc, #88]	; (8002950 <MX_TIM2_Init+0x110>)
 80028f6:	f003 f947 	bl	8005b88 <HAL_TIM_SlaveConfigSynchro>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8002900:	f7ff fc48 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800290c:	f107 0314 	add.w	r3, r7, #20
 8002910:	4619      	mov	r1, r3
 8002912:	480f      	ldr	r0, [pc, #60]	; (8002950 <MX_TIM2_Init+0x110>)
 8002914:	f003 fdba 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800291e:	f7ff fc39 	bl	8002194 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002922:	2300      	movs	r3, #0
 8002924:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002926:	2301      	movs	r3, #1
 8002928:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	2200      	movs	r2, #0
 8002936:	4619      	mov	r1, r3
 8002938:	4805      	ldr	r0, [pc, #20]	; (8002950 <MX_TIM2_Init+0x110>)
 800293a:	f002 ffcd 	bl	80058d8 <HAL_TIM_IC_ConfigChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8002944:	f7ff fc26 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002948:	bf00      	nop
 800294a:	3740      	adds	r7, #64	; 0x40
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	20001130 	.word	0x20001130

08002954 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800295a:	f107 0308 	add.w	r3, r7, #8
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	605a      	str	r2, [r3, #4]
 8002964:	609a      	str	r2, [r3, #8]
 8002966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002968:	463b      	mov	r3, r7
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002970:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <MX_TIM3_Init+0x94>)
 8002972:	4a1e      	ldr	r2, [pc, #120]	; (80029ec <MX_TIM3_Init+0x98>)
 8002974:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002976:	4b1c      	ldr	r3, [pc, #112]	; (80029e8 <MX_TIM3_Init+0x94>)
 8002978:	2200      	movs	r2, #0
 800297a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <MX_TIM3_Init+0x94>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2099;
 8002982:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <MX_TIM3_Init+0x94>)
 8002984:	f640 0233 	movw	r2, #2099	; 0x833
 8002988:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800298a:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <MX_TIM3_Init+0x94>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002990:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <MX_TIM3_Init+0x94>)
 8002992:	2200      	movs	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002996:	4814      	ldr	r0, [pc, #80]	; (80029e8 <MX_TIM3_Init+0x94>)
 8002998:	f002 fb3e 	bl	8005018 <HAL_TIM_Base_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80029a2:	f7ff fbf7 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029ac:	f107 0308 	add.w	r3, r7, #8
 80029b0:	4619      	mov	r1, r3
 80029b2:	480d      	ldr	r0, [pc, #52]	; (80029e8 <MX_TIM3_Init+0x94>)
 80029b4:	f003 f824 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80029be:	f7ff fbe9 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029ca:	463b      	mov	r3, r7
 80029cc:	4619      	mov	r1, r3
 80029ce:	4806      	ldr	r0, [pc, #24]	; (80029e8 <MX_TIM3_Init+0x94>)
 80029d0:	f003 fd5c 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80029da:	f7ff fbdb 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20001088 	.word	0x20001088
 80029ec:	40000400 	.word	0x40000400

080029f0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b090      	sub	sp, #64	; 0x40
 80029f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80029fa:	2200      	movs	r2, #0
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
 8002a00:	609a      	str	r2, [r3, #8]
 8002a02:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002a04:	f107 031c 	add.w	r3, r7, #28
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002a2a:	4b35      	ldr	r3, [pc, #212]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a2c:	4a35      	ldr	r2, [pc, #212]	; (8002b04 <MX_TIM5_Init+0x114>)
 8002a2e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002a30:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002a3c:	4b30      	ldr	r3, [pc, #192]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a42:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a44:	4b2e      	ldr	r3, [pc, #184]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a4a:	4b2d      	ldr	r3, [pc, #180]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a50:	482b      	ldr	r0, [pc, #172]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a52:	f002 fae1 	bl	8005018 <HAL_TIM_Base_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002a5c:	f7ff fb9a 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a64:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002a66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4824      	ldr	r0, [pc, #144]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a6e:	f002 ffc7 	bl	8005a00 <HAL_TIM_ConfigClockSource>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002a78:	f7ff fb8c 	bl	8002194 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002a7c:	4820      	ldr	r0, [pc, #128]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002a7e:	f002 fc22 	bl	80052c6 <HAL_TIM_IC_Init>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002a88:	f7ff fb84 	bl	8002194 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002a8c:	2304      	movs	r3, #4
 8002a8e:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002a90:	2350      	movs	r3, #80	; 0x50
 8002a92:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a94:	2300      	movs	r3, #0
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8002a9c:	f107 031c 	add.w	r3, r7, #28
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4817      	ldr	r0, [pc, #92]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002aa4:	f003 f870 	bl	8005b88 <HAL_TIM_SlaveConfigSynchro>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 8002aae:	f7ff fb71 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002ab6:	2380      	movs	r3, #128	; 0x80
 8002ab8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002aba:	f107 0314 	add.w	r3, r7, #20
 8002abe:	4619      	mov	r1, r3
 8002ac0:	480f      	ldr	r0, [pc, #60]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002ac2:	f003 fce3 	bl	800648c <HAL_TIMEx_MasterConfigSynchronization>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_TIM5_Init+0xe0>
  {
    Error_Handler();
 8002acc:	f7ff fb62 	bl	8002194 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4806      	ldr	r0, [pc, #24]	; (8002b00 <MX_TIM5_Init+0x110>)
 8002ae8:	f002 fef6 	bl	80058d8 <HAL_TIM_IC_ConfigChannel>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_TIM5_Init+0x106>
  {
    Error_Handler();
 8002af2:	f7ff fb4f 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	3740      	adds	r7, #64	; 0x40
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20001040 	.word	0x20001040
 8002b04:	40000c00 	.word	0x40000c00

08002b08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08c      	sub	sp, #48	; 0x30
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 031c 	add.w	r3, r7, #28
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b28:	d15d      	bne.n	8002be6 <HAL_TIM_Base_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	4b6f      	ldr	r3, [pc, #444]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a6e      	ldr	r2, [pc, #440]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b34:	f043 0301 	orr.w	r3, r3, #1
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b6c      	ldr	r3, [pc, #432]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f003 0301 	and.w	r3, r3, #1
 8002b42:	61bb      	str	r3, [r7, #24]
 8002b44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	617b      	str	r3, [r7, #20]
 8002b4a:	4b68      	ldr	r3, [pc, #416]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	4a67      	ldr	r2, [pc, #412]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6313      	str	r3, [r2, #48]	; 0x30
 8002b56:	4b65      	ldr	r3, [pc, #404]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	617b      	str	r3, [r7, #20]
 8002b60:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b62:	2320      	movs	r3, #32
 8002b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b72:	2301      	movs	r3, #1
 8002b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b76:	f107 031c 	add.w	r3, r7, #28
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	485c      	ldr	r0, [pc, #368]	; (8002cf0 <HAL_TIM_Base_MspInit+0x1e8>)
 8002b7e:	f001 f905 	bl	8003d8c <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002b82:	4b5c      	ldr	r3, [pc, #368]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002b84:	4a5c      	ldr	r2, [pc, #368]	; (8002cf8 <HAL_TIM_Base_MspInit+0x1f0>)
 8002b86:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 8002b88:	4b5a      	ldr	r3, [pc, #360]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002b8a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002b8e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b90:	4b58      	ldr	r3, [pc, #352]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b96:	4b57      	ldr	r3, [pc, #348]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002b9c:	4b55      	ldr	r3, [pc, #340]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002b9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ba2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ba4:	4b53      	ldr	r3, [pc, #332]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002ba6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002baa:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002bac:	4b51      	ldr	r3, [pc, #324]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bb2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002bb4:	4b4f      	ldr	r3, [pc, #316]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bba:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002bbc:	4b4d      	ldr	r3, [pc, #308]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bc2:	4b4c      	ldr	r3, [pc, #304]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002bc8:	484a      	ldr	r0, [pc, #296]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bca:	f000 fcdd 	bl	8003588 <HAL_DMA_Init>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8002bd4:	f7ff fade 	bl	8002194 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a46      	ldr	r2, [pc, #280]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002bdc:	625a      	str	r2, [r3, #36]	; 0x24
 8002bde:	4a45      	ldr	r2, [pc, #276]	; (8002cf4 <HAL_TIM_Base_MspInit+0x1ec>)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002be4:	e07d      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1da>
  else if(tim_baseHandle->Instance==TIM3)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a44      	ldr	r2, [pc, #272]	; (8002cfc <HAL_TIM_Base_MspInit+0x1f4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d116      	bne.n	8002c1e <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	613b      	str	r3, [r7, #16]
 8002bf4:	4b3d      	ldr	r3, [pc, #244]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	4a3c      	ldr	r2, [pc, #240]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002bfa:	f043 0302 	orr.w	r3, r3, #2
 8002bfe:	6413      	str	r3, [r2, #64]	; 0x40
 8002c00:	4b3a      	ldr	r3, [pc, #232]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2102      	movs	r1, #2
 8002c10:	201d      	movs	r0, #29
 8002c12:	f000 fc82 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c16:	201d      	movs	r0, #29
 8002c18:	f000 fc9b 	bl	8003552 <HAL_NVIC_EnableIRQ>
}
 8002c1c:	e061      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1da>
  else if(tim_baseHandle->Instance==TIM5)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a37      	ldr	r2, [pc, #220]	; (8002d00 <HAL_TIM_Base_MspInit+0x1f8>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d15c      	bne.n	8002ce2 <HAL_TIM_Base_MspInit+0x1da>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	4b2f      	ldr	r3, [pc, #188]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	4a2e      	ldr	r2, [pc, #184]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c32:	f043 0308 	orr.w	r3, r3, #8
 8002c36:	6413      	str	r3, [r2, #64]	; 0x40
 8002c38:	4b2c      	ldr	r3, [pc, #176]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c44:	2300      	movs	r3, #0
 8002c46:	60bb      	str	r3, [r7, #8]
 8002c48:	4b28      	ldr	r3, [pc, #160]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4c:	4a27      	ldr	r2, [pc, #156]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c4e:	f043 0301 	orr.w	r3, r3, #1
 8002c52:	6313      	str	r3, [r2, #48]	; 0x30
 8002c54:	4b25      	ldr	r3, [pc, #148]	; (8002cec <HAL_TIM_Base_MspInit+0x1e4>)
 8002c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c60:	2301      	movs	r3, #1
 8002c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c64:	2302      	movs	r3, #2
 8002c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c70:	2302      	movs	r3, #2
 8002c72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c74:	f107 031c 	add.w	r3, r7, #28
 8002c78:	4619      	mov	r1, r3
 8002c7a:	481d      	ldr	r0, [pc, #116]	; (8002cf0 <HAL_TIM_Base_MspInit+0x1e8>)
 8002c7c:	f001 f886 	bl	8003d8c <HAL_GPIO_Init>
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8002c80:	4b20      	ldr	r3, [pc, #128]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002c82:	4a21      	ldr	r2, [pc, #132]	; (8002d08 <HAL_TIM_Base_MspInit+0x200>)
 8002c84:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 8002c86:	4b1f      	ldr	r3, [pc, #124]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002c88:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002c8c:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c8e:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002c9a:	4b1a      	ldr	r3, [pc, #104]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ca0:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ca2:	4b18      	ldr	r3, [pc, #96]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002ca4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ca8:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002caa:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cb0:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 8002cb2:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cb8:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002cba:	4b12      	ldr	r3, [pc, #72]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cc0:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 8002cc6:	480f      	ldr	r0, [pc, #60]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cc8:	f000 fc5e 	bl	8003588 <HAL_DMA_Init>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_TIM_Base_MspInit+0x1ce>
      Error_Handler();
 8002cd2:	f7ff fa5f 	bl	8002194 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a0a      	ldr	r2, [pc, #40]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cda:	625a      	str	r2, [r3, #36]	; 0x24
 8002cdc:	4a09      	ldr	r2, [pc, #36]	; (8002d04 <HAL_TIM_Base_MspInit+0x1fc>)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002ce2:	bf00      	nop
 8002ce4:	3730      	adds	r7, #48	; 0x30
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020000 	.word	0x40020000
 8002cf4:	20000fe0 	.word	0x20000fe0
 8002cf8:	40026088 	.word	0x40026088
 8002cfc:	40000400 	.word	0x40000400
 8002d00:	40000c00 	.word	0x40000c00
 8002d04:	200010d0 	.word	0x200010d0
 8002d08:	40026040 	.word	0x40026040

08002d0c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d10:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d12:	4a12      	ldr	r2, [pc, #72]	; (8002d5c <MX_USART1_UART_Init+0x50>)
 8002d14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8002d16:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d18:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8002d1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d1e:	4b0e      	ldr	r3, [pc, #56]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d24:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d2a:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d30:	4b09      	ldr	r3, [pc, #36]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d32:	220c      	movs	r2, #12
 8002d34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d36:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d42:	4805      	ldr	r0, [pc, #20]	; (8002d58 <MX_USART1_UART_Init+0x4c>)
 8002d44:	f003 fc32 	bl	80065ac <HAL_UART_Init>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d4e:	f7ff fa21 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d52:	bf00      	nop
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	200011d8 	.word	0x200011d8
 8002d5c:	40011000 	.word	0x40011000

08002d60 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d66:	4a12      	ldr	r2, [pc, #72]	; (8002db0 <MX_USART2_UART_Init+0x50>)
 8002d68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8002d6a:	4b10      	ldr	r3, [pc, #64]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d6c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8002d70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d86:	220c      	movs	r2, #12
 8002d88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d8a:	4b08      	ldr	r3, [pc, #32]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d96:	4805      	ldr	r0, [pc, #20]	; (8002dac <MX_USART2_UART_Init+0x4c>)
 8002d98:	f003 fc08 	bl	80065ac <HAL_UART_Init>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002da2:	f7ff f9f7 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	2000121c 	.word	0x2000121c
 8002db0:	40004400 	.word	0x40004400

08002db4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08c      	sub	sp, #48	; 0x30
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
 8002dca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a5c      	ldr	r2, [pc, #368]	; (8002f44 <HAL_UART_MspInit+0x190>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d135      	bne.n	8002e42 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61bb      	str	r3, [r7, #24]
 8002dda:	4b5b      	ldr	r3, [pc, #364]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dde:	4a5a      	ldr	r2, [pc, #360]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002de0:	f043 0310 	orr.w	r3, r3, #16
 8002de4:	6453      	str	r3, [r2, #68]	; 0x44
 8002de6:	4b58      	ldr	r3, [pc, #352]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	f003 0310 	and.w	r3, r3, #16
 8002dee:	61bb      	str	r3, [r7, #24]
 8002df0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	4b54      	ldr	r3, [pc, #336]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	4a53      	ldr	r2, [pc, #332]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	6313      	str	r3, [r2, #48]	; 0x30
 8002e02:	4b51      	ldr	r3, [pc, #324]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	617b      	str	r3, [r7, #20]
 8002e0c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e0e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e14:	2302      	movs	r3, #2
 8002e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e20:	2307      	movs	r3, #7
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e24:	f107 031c 	add.w	r3, r7, #28
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4848      	ldr	r0, [pc, #288]	; (8002f4c <HAL_UART_MspInit+0x198>)
 8002e2c:	f000 ffae 	bl	8003d8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2100      	movs	r1, #0
 8002e34:	2025      	movs	r0, #37	; 0x25
 8002e36:	f000 fb70 	bl	800351a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e3a:	2025      	movs	r0, #37	; 0x25
 8002e3c:	f000 fb89 	bl	8003552 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002e40:	e07c      	b.n	8002f3c <HAL_UART_MspInit+0x188>
  else if(uartHandle->Instance==USART2)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a42      	ldr	r2, [pc, #264]	; (8002f50 <HAL_UART_MspInit+0x19c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d177      	bne.n	8002f3c <HAL_UART_MspInit+0x188>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	4b3d      	ldr	r3, [pc, #244]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	4a3c      	ldr	r2, [pc, #240]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5c:	4b3a      	ldr	r3, [pc, #232]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	4b36      	ldr	r3, [pc, #216]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	4a35      	ldr	r2, [pc, #212]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	6313      	str	r3, [r2, #48]	; 0x30
 8002e78:	4b33      	ldr	r3, [pc, #204]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	4b2f      	ldr	r3, [pc, #188]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8c:	4a2e      	ldr	r2, [pc, #184]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e8e:	f043 0308 	orr.w	r3, r3, #8
 8002e92:	6313      	str	r3, [r2, #48]	; 0x30
 8002e94:	4b2c      	ldr	r3, [pc, #176]	; (8002f48 <HAL_UART_MspInit+0x194>)
 8002e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eac:	2303      	movs	r3, #3
 8002eae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002eb0:	2307      	movs	r3, #7
 8002eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb4:	f107 031c 	add.w	r3, r7, #28
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4824      	ldr	r0, [pc, #144]	; (8002f4c <HAL_UART_MspInit+0x198>)
 8002ebc:	f000 ff66 	bl	8003d8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ec0:	2340      	movs	r3, #64	; 0x40
 8002ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ed0:	2307      	movs	r3, #7
 8002ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed4:	f107 031c 	add.w	r3, r7, #28
 8002ed8:	4619      	mov	r1, r3
 8002eda:	481e      	ldr	r0, [pc, #120]	; (8002f54 <HAL_UART_MspInit+0x1a0>)
 8002edc:	f000 ff56 	bl	8003d8c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002ee0:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002ee2:	4a1e      	ldr	r2, [pc, #120]	; (8002f5c <HAL_UART_MspInit+0x1a8>)
 8002ee4:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002ee6:	4b1c      	ldr	r3, [pc, #112]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002ee8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eec:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eee:	4b1a      	ldr	r3, [pc, #104]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002ef0:	2240      	movs	r2, #64	; 0x40
 8002ef2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ef4:	4b18      	ldr	r3, [pc, #96]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002efa:	4b17      	ldr	r3, [pc, #92]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002efc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f00:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f02:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f08:	4b13      	ldr	r3, [pc, #76]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002f0e:	4b12      	ldr	r3, [pc, #72]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f14:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f1a:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f20:	480d      	ldr	r0, [pc, #52]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f22:	f000 fb31 	bl	8003588 <HAL_DMA_Init>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_UART_MspInit+0x17c>
      Error_Handler();
 8002f2c:	f7ff f932 	bl	8002194 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a09      	ldr	r2, [pc, #36]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f34:	635a      	str	r2, [r3, #52]	; 0x34
 8002f36:	4a08      	ldr	r2, [pc, #32]	; (8002f58 <HAL_UART_MspInit+0x1a4>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002f3c:	bf00      	nop
 8002f3e:	3730      	adds	r7, #48	; 0x30
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40011000 	.word	0x40011000
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40004400 	.word	0x40004400
 8002f54:	40020c00 	.word	0x40020c00
 8002f58:	20001178 	.word	0x20001178
 8002f5c:	400260a0 	.word	0x400260a0

08002f60 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]

  HAL_UART_Transmit_IT(&huart2, (uint8_t*)&ch, 1);
 8002f68:	1d3b      	adds	r3, r7, #4
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4804      	ldr	r0, [pc, #16]	; (8002f80 <__io_putchar+0x20>)
 8002f70:	f003 fb69 	bl	8006646 <HAL_UART_Transmit_IT>
  return ch;
 8002f74:	687b      	ldr	r3, [r7, #4]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	2000121c 	.word	0x2000121c

08002f84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f88:	480d      	ldr	r0, [pc, #52]	; (8002fc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f8a:	490e      	ldr	r1, [pc, #56]	; (8002fc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f8c:	4a0e      	ldr	r2, [pc, #56]	; (8002fc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f90:	e002      	b.n	8002f98 <LoopCopyDataInit>

08002f92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f96:	3304      	adds	r3, #4

08002f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f9c:	d3f9      	bcc.n	8002f92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f9e:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fa0:	4c0b      	ldr	r4, [pc, #44]	; (8002fd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002fa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fa4:	e001      	b.n	8002faa <LoopFillZerobss>

08002fa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa8:	3204      	adds	r2, #4

08002faa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002faa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fac:	d3fb      	bcc.n	8002fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002fae:	f7ff fc35 	bl	800281c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fb2:	f004 f9df 	bl	8007374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fb6:	f7fe f96d 	bl	8001294 <main>
  bx  lr    
 8002fba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002fbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fc4:	20000614 	.word	0x20000614
  ldr r2, =_sidata
 8002fc8:	0800c124 	.word	0x0800c124
  ldr r2, =_sbss
 8002fcc:	20000614 	.word	0x20000614
  ldr r4, =_ebss
 8002fd0:	20001274 	.word	0x20001274

08002fd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fd4:	e7fe      	b.n	8002fd4 <ADC_IRQHandler>

08002fd6 <ADS8688_Init>:
#include "ADS8688.h"

/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b086      	sub	sp, #24
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	60f8      	str	r0, [r7, #12]
 8002fde:	60b9      	str	r1, [r7, #8]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8002ffe:	f107 0314 	add.w	r3, r7, #20
 8003002:	461a      	mov	r2, r3
 8003004:	2185      	movs	r1, #133	; 0x85
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f8b8 	bl	800317c <ADS_Cmd_Write>
 800300c:	4603      	mov	r3, r0
 800300e:	461a      	mov	r2, r3
 8003010:	7dfb      	ldrb	r3, [r7, #23]
 8003012:	4413      	add	r3, r2
 8003014:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8003016:	2064      	movs	r0, #100	; 0x64
 8003018:	f000 f980 	bl	800331c <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, NO_OP, ads_data);
 800301c:	f107 0314 	add.w	r3, r7, #20
 8003020:	461a      	mov	r2, r3
 8003022:	2100      	movs	r1, #0
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f000 f8a9 	bl	800317c <ADS_Cmd_Write>
 800302a:	4603      	mov	r3, r0
 800302c:	461a      	mov	r2, r3
 800302e:	7dfb      	ldrb	r3, [r7, #23]
 8003030:	4413      	add	r3, r2
 8003032:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003034:	200a      	movs	r0, #10
 8003036:	f000 f971 	bl	800331c <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x03;
 800303a:	2303      	movs	r3, #3
 800303c:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 800303e:	f107 0314 	add.w	r3, r7, #20
 8003042:	461a      	mov	r2, r3
 8003044:	2101      	movs	r1, #1
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 f85d 	bl	8003106 <ADS_Prog_Write>
 800304c:	4603      	mov	r3, r0
 800304e:	461a      	mov	r2, r3
 8003050:	7dfb      	ldrb	r3, [r7, #23]
 8003052:	4413      	add	r3, r2
 8003054:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003056:	200a      	movs	r0, #10
 8003058:	f000 f960 	bl	800331c <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 800305c:	2303      	movs	r3, #3
 800305e:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, F_S, ads_data);
 8003060:	f107 0314 	add.w	r3, r7, #20
 8003064:	461a      	mov	r2, r3
 8003066:	2103      	movs	r1, #3
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f84c 	bl	8003106 <ADS_Prog_Write>
 800306e:	4603      	mov	r3, r0
 8003070:	461a      	mov	r2, r3
 8003072:	7dfb      	ldrb	r3, [r7, #23]
 8003074:	4413      	add	r3, r2
 8003076:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003078:	200a      	movs	r0, #10
 800307a:	f000 f94f 	bl	800331c <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = IR_5V;
 800307e:	2301      	movs	r3, #1
 8003080:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_0, ads_data);
 8003082:	f107 0314 	add.w	r3, r7, #20
 8003086:	461a      	mov	r2, r3
 8003088:	2105      	movs	r1, #5
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 f83b 	bl	8003106 <ADS_Prog_Write>
 8003090:	4603      	mov	r3, r0
 8003092:	461a      	mov	r2, r3
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	4413      	add	r3, r2
 8003098:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800309a:	200a      	movs	r0, #10
 800309c:	f000 f93e 	bl	800331c <HAL_Delay>
	ads_data[0] = IR_5V;
 80030a0:	2301      	movs	r3, #1
 80030a2:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_1, ads_data);
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	461a      	mov	r2, r3
 80030aa:	2106      	movs	r1, #6
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f82a 	bl	8003106 <ADS_Prog_Write>
 80030b2:	4603      	mov	r3, r0
 80030b4:	461a      	mov	r2, r3
 80030b6:	7dfb      	ldrb	r3, [r7, #23]
 80030b8:	4413      	add	r3, r2
 80030ba:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80030bc:	200a      	movs	r0, #10
 80030be:	f000 f92d 	bl	800331c <HAL_Delay>
	ads_data[0] = 0xfc;
 80030c2:	23fc      	movs	r3, #252	; 0xfc
 80030c4:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CH_PD, ads_data);
 80030c6:	f107 0314 	add.w	r3, r7, #20
 80030ca:	461a      	mov	r2, r3
 80030cc:	2102      	movs	r1, #2
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f000 f819 	bl	8003106 <ADS_Prog_Write>
 80030d4:	4603      	mov	r3, r0
 80030d6:	461a      	mov	r2, r3
 80030d8:	7dfb      	ldrb	r3, [r7, #23]
 80030da:	4413      	add	r3, r2
 80030dc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80030de:	200a      	movs	r0, #10
 80030e0:	f000 f91c 	bl	800331c <HAL_Delay>
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 80030e4:	f107 0314 	add.w	r3, r7, #20
 80030e8:	461a      	mov	r2, r3
 80030ea:	21a0      	movs	r1, #160	; 0xa0
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f000 f845 	bl	800317c <ADS_Cmd_Write>
 80030f2:	4603      	mov	r3, r0
 80030f4:	461a      	mov	r2, r3
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
 80030f8:	4413      	add	r3, r2
 80030fa:	75fb      	strb	r3, [r7, #23]

	return state;
 80030fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3718      	adds	r7, #24
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 8003106:	b580      	push	{r7, lr}
 8003108:	b088      	sub	sp, #32
 800310a:	af02      	add	r7, sp, #8
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	460b      	mov	r3, r1
 8003110:	607a      	str	r2, [r7, #4]
 8003112:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	753b      	strb	r3, [r7, #20]
 800311a:	7afb      	ldrb	r3, [r7, #11]
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	b25b      	sxtb	r3, r3
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	b25b      	sxtb	r3, r3
 8003126:	b2db      	uxtb	r3, r3
 8003128:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6858      	ldr	r0, [r3, #4]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	891b      	ldrh	r3, [r3, #8]
 8003132:	2200      	movs	r2, #0
 8003134:	4619      	mov	r1, r3
 8003136:	f000 ffc5 	bl	80040c4 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	f107 0210 	add.w	r2, r7, #16
 8003142:	f107 0114 	add.w	r1, r7, #20
 8003146:	230a      	movs	r3, #10
 8003148:	9300      	str	r3, [sp, #0]
 800314a:	2302      	movs	r3, #2
 800314c:	f001 fcf8 	bl	8004b40 <HAL_SPI_TransmitReceive>
 8003150:	4603      	mov	r3, r0
 8003152:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6858      	ldr	r0, [r3, #4]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	891b      	ldrh	r3, [r3, #8]
 800315c:	2201      	movs	r2, #1
 800315e:	4619      	mov	r1, r3
 8003160:	f000 ffb0 	bl	80040c4 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 8003164:	7cfa      	ldrb	r2, [r7, #19]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	3301      	adds	r3, #1
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
	return ret;
 8003172:	7dfb      	ldrb	r3, [r7, #23]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 800317c:	b580      	push	{r7, lr}
 800317e:	b088      	sub	sp, #32
 8003180:	af02      	add	r7, sp, #8
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	460b      	mov	r3, r1
 8003186:	607a      	str	r2, [r7, #4]
 8003188:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800318a:	2300      	movs	r3, #0
 800318c:	753b      	strb	r3, [r7, #20]
 800318e:	7afb      	ldrb	r3, [r7, #11]
 8003190:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6858      	ldr	r0, [r3, #4]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	891b      	ldrh	r3, [r3, #8]
 800319a:	2200      	movs	r2, #0
 800319c:	4619      	mov	r1, r3
 800319e:	f000 ff91 	bl	80040c4 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	f107 0210 	add.w	r2, r7, #16
 80031aa:	f107 0114 	add.w	r1, r7, #20
 80031ae:	230a      	movs	r3, #10
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	2302      	movs	r3, #2
 80031b4:	f001 fcc4 	bl	8004b40 <HAL_SPI_TransmitReceive>
 80031b8:	4603      	mov	r3, r0
 80031ba:	75fb      	strb	r3, [r7, #23]
	//ret = HAL_SPI_TransmitReceive_DMA(ads->spiHandle, txbuf, rxbuf, 2);
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6858      	ldr	r0, [r3, #4]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	891b      	ldrh	r3, [r3, #8]
 80031c4:	2201      	movs	r2, #1
 80031c6:	4619      	mov	r1, r3
 80031c8:	f000 ff7c 	bl	80040c4 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 80031cc:	7cba      	ldrb	r2, [r7, #18]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	3301      	adds	r3, #1
 80031d6:	7cfa      	ldrb	r2, [r7, #19]
 80031d8:	701a      	strb	r2, [r3, #0]
	return ret;
 80031da:	7dfb      	ldrb	r3, [r7, #23]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <ADS_Read_All_Raw>:

HAL_StatusTypeDef ADS_Read_All_Raw(ADS8688 *ads, uint16_t *data) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t ads_raw[2];
	for(int i=0; i<CHNS_NUM_READ; i++) {
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	e018      	b.n	8003226 <ADS_Read_All_Raw+0x42>
	  ret = ADS_Cmd_Write(ads, NO_OP, ads_raw);
 80031f4:	f107 030c 	add.w	r3, r7, #12
 80031f8:	461a      	mov	r2, r3
 80031fa:	2100      	movs	r1, #0
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7ff ffbd 	bl	800317c <ADS_Cmd_Write>
 8003202:	4603      	mov	r3, r0
 8003204:	75fb      	strb	r3, [r7, #23]
	  data[i] = (int)((uint16_t)(ads_raw[1]<<8 | ads_raw[0]));
 8003206:	7b7b      	ldrb	r3, [r7, #13]
 8003208:	021b      	lsls	r3, r3, #8
 800320a:	b21a      	sxth	r2, r3
 800320c:	7b3b      	ldrb	r3, [r7, #12]
 800320e:	b21b      	sxth	r3, r3
 8003210:	4313      	orrs	r3, r2
 8003212:	b219      	sxth	r1, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	4413      	add	r3, r2
 800321c:	b28a      	uxth	r2, r1
 800321e:	801a      	strh	r2, [r3, #0]
	for(int i=0; i<CHNS_NUM_READ; i++) {
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3301      	adds	r3, #1
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	2b01      	cmp	r3, #1
 800322a:	dde3      	ble.n	80031f4 <ADS_Read_All_Raw+0x10>
	}
	return ret;
 800322c:	7dfb      	ldrb	r3, [r7, #23]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
	...

08003238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800323c:	4b0e      	ldr	r3, [pc, #56]	; (8003278 <HAL_Init+0x40>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0d      	ldr	r2, [pc, #52]	; (8003278 <HAL_Init+0x40>)
 8003242:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003248:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <HAL_Init+0x40>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a0a      	ldr	r2, [pc, #40]	; (8003278 <HAL_Init+0x40>)
 800324e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_Init+0x40>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <HAL_Init+0x40>)
 800325a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003260:	2003      	movs	r0, #3
 8003262:	f000 f94f 	bl	8003504 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003266:	2000      	movs	r0, #0
 8003268:	f000 f808 	bl	800327c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800326c:	f7ff f81a 	bl	80022a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40023c00 	.word	0x40023c00

0800327c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003284:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <HAL_InitTick+0x54>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <HAL_InitTick+0x58>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4619      	mov	r1, r3
 800328e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003292:	fbb3 f3f1 	udiv	r3, r3, r1
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	4618      	mov	r0, r3
 800329c:	f000 f967 	bl	800356e <HAL_SYSTICK_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00e      	b.n	80032c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b0f      	cmp	r3, #15
 80032ae:	d80a      	bhi.n	80032c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032b0:	2200      	movs	r2, #0
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295
 80032b8:	f000 f92f 	bl	800351a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032bc:	4a06      	ldr	r2, [pc, #24]	; (80032d8 <HAL_InitTick+0x5c>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e000      	b.n	80032c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000434 	.word	0x20000434
 80032d4:	2000043c 	.word	0x2000043c
 80032d8:	20000438 	.word	0x20000438

080032dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032e0:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_IncTick+0x20>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	4b06      	ldr	r3, [pc, #24]	; (8003300 <HAL_IncTick+0x24>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4413      	add	r3, r2
 80032ec:	4a04      	ldr	r2, [pc, #16]	; (8003300 <HAL_IncTick+0x24>)
 80032ee:	6013      	str	r3, [r2, #0]
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	2000043c 	.word	0x2000043c
 8003300:	20001260 	.word	0x20001260

08003304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return uwTick;
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <HAL_GetTick+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20001260 	.word	0x20001260

0800331c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7ff ffee 	bl	8003304 <HAL_GetTick>
 8003328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003334:	d005      	beq.n	8003342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003336:	4b0a      	ldr	r3, [pc, #40]	; (8003360 <HAL_Delay+0x44>)
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	461a      	mov	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003342:	bf00      	nop
 8003344:	f7ff ffde 	bl	8003304 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	429a      	cmp	r2, r3
 8003352:	d8f7      	bhi.n	8003344 <HAL_Delay+0x28>
  {
  }
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	2000043c 	.word	0x2000043c

08003364 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003374:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003380:	4013      	ands	r3, r2
 8003382:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800338c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003396:	4a04      	ldr	r2, [pc, #16]	; (80033a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	60d3      	str	r3, [r2, #12]
}
 800339c:	bf00      	nop
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <__NVIC_GetPriorityGrouping+0x18>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	0a1b      	lsrs	r3, r3, #8
 80033b6:	f003 0307 	and.w	r3, r3, #7
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	e000ed00 	.word	0xe000ed00

080033c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	4603      	mov	r3, r0
 80033d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	db0b      	blt.n	80033f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	f003 021f 	and.w	r2, r3, #31
 80033e0:	4907      	ldr	r1, [pc, #28]	; (8003400 <__NVIC_EnableIRQ+0x38>)
 80033e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e6:	095b      	lsrs	r3, r3, #5
 80033e8:	2001      	movs	r0, #1
 80033ea:	fa00 f202 	lsl.w	r2, r0, r2
 80033ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	e000e100 	.word	0xe000e100

08003404 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	4603      	mov	r3, r0
 800340c:	6039      	str	r1, [r7, #0]
 800340e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003414:	2b00      	cmp	r3, #0
 8003416:	db0a      	blt.n	800342e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	b2da      	uxtb	r2, r3
 800341c:	490c      	ldr	r1, [pc, #48]	; (8003450 <__NVIC_SetPriority+0x4c>)
 800341e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003422:	0112      	lsls	r2, r2, #4
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	440b      	add	r3, r1
 8003428:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800342c:	e00a      	b.n	8003444 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	b2da      	uxtb	r2, r3
 8003432:	4908      	ldr	r1, [pc, #32]	; (8003454 <__NVIC_SetPriority+0x50>)
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	f003 030f 	and.w	r3, r3, #15
 800343a:	3b04      	subs	r3, #4
 800343c:	0112      	lsls	r2, r2, #4
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	440b      	add	r3, r1
 8003442:	761a      	strb	r2, [r3, #24]
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	e000e100 	.word	0xe000e100
 8003454:	e000ed00 	.word	0xe000ed00

08003458 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003458:	b480      	push	{r7}
 800345a:	b089      	sub	sp, #36	; 0x24
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	f1c3 0307 	rsb	r3, r3, #7
 8003472:	2b04      	cmp	r3, #4
 8003474:	bf28      	it	cs
 8003476:	2304      	movcs	r3, #4
 8003478:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800347a:	69fb      	ldr	r3, [r7, #28]
 800347c:	3304      	adds	r3, #4
 800347e:	2b06      	cmp	r3, #6
 8003480:	d902      	bls.n	8003488 <NVIC_EncodePriority+0x30>
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	3b03      	subs	r3, #3
 8003486:	e000      	b.n	800348a <NVIC_EncodePriority+0x32>
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800348c:	f04f 32ff 	mov.w	r2, #4294967295
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43da      	mvns	r2, r3
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	401a      	ands	r2, r3
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034a0:	f04f 31ff 	mov.w	r1, #4294967295
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	fa01 f303 	lsl.w	r3, r1, r3
 80034aa:	43d9      	mvns	r1, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b0:	4313      	orrs	r3, r2
         );
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3724      	adds	r7, #36	; 0x24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
	...

080034c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034d0:	d301      	bcc.n	80034d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034d2:	2301      	movs	r3, #1
 80034d4:	e00f      	b.n	80034f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034d6:	4a0a      	ldr	r2, [pc, #40]	; (8003500 <SysTick_Config+0x40>)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	3b01      	subs	r3, #1
 80034dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034de:	210f      	movs	r1, #15
 80034e0:	f04f 30ff 	mov.w	r0, #4294967295
 80034e4:	f7ff ff8e 	bl	8003404 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e8:	4b05      	ldr	r3, [pc, #20]	; (8003500 <SysTick_Config+0x40>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ee:	4b04      	ldr	r3, [pc, #16]	; (8003500 <SysTick_Config+0x40>)
 80034f0:	2207      	movs	r2, #7
 80034f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	e000e010 	.word	0xe000e010

08003504 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ff29 	bl	8003364 <__NVIC_SetPriorityGrouping>
}
 8003512:	bf00      	nop
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800351a:	b580      	push	{r7, lr}
 800351c:	b086      	sub	sp, #24
 800351e:	af00      	add	r7, sp, #0
 8003520:	4603      	mov	r3, r0
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
 8003526:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800352c:	f7ff ff3e 	bl	80033ac <__NVIC_GetPriorityGrouping>
 8003530:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	6978      	ldr	r0, [r7, #20]
 8003538:	f7ff ff8e 	bl	8003458 <NVIC_EncodePriority>
 800353c:	4602      	mov	r2, r0
 800353e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003542:	4611      	mov	r1, r2
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff5d 	bl	8003404 <__NVIC_SetPriority>
}
 800354a:	bf00      	nop
 800354c:	3718      	adds	r7, #24
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b082      	sub	sp, #8
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800355c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff ff31 	bl	80033c8 <__NVIC_EnableIRQ>
}
 8003566:	bf00      	nop
 8003568:	3708      	adds	r7, #8
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b082      	sub	sp, #8
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff ffa2 	bl	80034c0 <SysTick_Config>
 800357c:	4603      	mov	r3, r0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
	...

08003588 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003594:	f7ff feb6 	bl	8003304 <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e099      	b.n	80036d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0201 	bic.w	r2, r2, #1
 80035c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035c4:	e00f      	b.n	80035e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035c6:	f7ff fe9d 	bl	8003304 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b05      	cmp	r3, #5
 80035d2:	d908      	bls.n	80035e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2220      	movs	r2, #32
 80035d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2203      	movs	r2, #3
 80035de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e078      	b.n	80036d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1e8      	bne.n	80035c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	4b38      	ldr	r3, [pc, #224]	; (80036e0 <HAL_DMA_Init+0x158>)
 8003600:	4013      	ands	r3, r2
 8003602:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003612:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800362a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	2b04      	cmp	r3, #4
 800363e:	d107      	bne.n	8003650 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	4313      	orrs	r3, r2
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4313      	orrs	r3, r2
 800364e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f023 0307 	bic.w	r3, r3, #7
 8003666:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	697a      	ldr	r2, [r7, #20]
 800366e:	4313      	orrs	r3, r2
 8003670:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003676:	2b04      	cmp	r3, #4
 8003678:	d117      	bne.n	80036aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00e      	beq.n	80036aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f000 fb01 	bl	8003c94 <DMA_CheckFifoParam>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2240      	movs	r2, #64	; 0x40
 800369c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036a6:	2301      	movs	r3, #1
 80036a8:	e016      	b.n	80036d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fab8 	bl	8003c28 <DMA_CalcBaseAndBitshift>
 80036b8:	4603      	mov	r3, r0
 80036ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c0:	223f      	movs	r2, #63	; 0x3f
 80036c2:	409a      	lsls	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	f010803f 	.word	0xf010803f

080036e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b086      	sub	sp, #24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003702:	2b01      	cmp	r3, #1
 8003704:	d101      	bne.n	800370a <HAL_DMA_Start_IT+0x26>
 8003706:	2302      	movs	r3, #2
 8003708:	e040      	b.n	800378c <HAL_DMA_Start_IT+0xa8>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b01      	cmp	r3, #1
 800371c:	d12f      	bne.n	800377e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2202      	movs	r2, #2
 8003722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 fa4a 	bl	8003bcc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800373c:	223f      	movs	r2, #63	; 0x3f
 800373e:	409a      	lsls	r2, r3
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0216 	orr.w	r2, r2, #22
 8003752:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f042 0208 	orr.w	r2, r2, #8
 800376a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e005      	b.n	800378a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003786:	2302      	movs	r3, #2
 8003788:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800378a:	7dfb      	ldrb	r3, [r7, #23]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037a2:	f7ff fdaf 	bl	8003304 <HAL_GetTick>
 80037a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d008      	beq.n	80037c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2280      	movs	r2, #128	; 0x80
 80037b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e052      	b.n	800386c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0216 	bic.w	r2, r2, #22
 80037d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695a      	ldr	r2, [r3, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d103      	bne.n	80037f6 <HAL_DMA_Abort+0x62>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d007      	beq.n	8003806 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0208 	bic.w	r2, r2, #8
 8003804:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003816:	e013      	b.n	8003840 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003818:	f7ff fd74 	bl	8003304 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b05      	cmp	r3, #5
 8003824:	d90c      	bls.n	8003840 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2220      	movs	r2, #32
 800382a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2203      	movs	r2, #3
 8003838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e015      	b.n	800386c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1e4      	bne.n	8003818 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003852:	223f      	movs	r2, #63	; 0x3f
 8003854:	409a      	lsls	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003874:	b480      	push	{r7}
 8003876:	b083      	sub	sp, #12
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d004      	beq.n	8003892 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e00c      	b.n	80038ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2205      	movs	r2, #5
 8003896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0201 	bic.w	r2, r2, #1
 80038a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038c4:	4b92      	ldr	r3, [pc, #584]	; (8003b10 <HAL_DMA_IRQHandler+0x258>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a92      	ldr	r2, [pc, #584]	; (8003b14 <HAL_DMA_IRQHandler+0x25c>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0a9b      	lsrs	r3, r3, #10
 80038d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e2:	2208      	movs	r2, #8
 80038e4:	409a      	lsls	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d01a      	beq.n	8003924 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d013      	beq.n	8003924 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0204 	bic.w	r2, r2, #4
 800390a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003910:	2208      	movs	r2, #8
 8003912:	409a      	lsls	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391c:	f043 0201 	orr.w	r2, r3, #1
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003928:	2201      	movs	r2, #1
 800392a:	409a      	lsls	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4013      	ands	r3, r2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d012      	beq.n	800395a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00b      	beq.n	800395a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003946:	2201      	movs	r2, #1
 8003948:	409a      	lsls	r2, r3
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	f043 0202 	orr.w	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800395e:	2204      	movs	r2, #4
 8003960:	409a      	lsls	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4013      	ands	r3, r2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d012      	beq.n	8003990 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00b      	beq.n	8003990 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	2204      	movs	r2, #4
 800397e:	409a      	lsls	r2, r3
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003988:	f043 0204 	orr.w	r2, r3, #4
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003994:	2210      	movs	r2, #16
 8003996:	409a      	lsls	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	4013      	ands	r3, r2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d043      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d03c      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b2:	2210      	movs	r2, #16
 80039b4:	409a      	lsls	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d018      	beq.n	80039fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d108      	bne.n	80039e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d024      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	4798      	blx	r3
 80039e6:	e01f      	b.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d01b      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	4798      	blx	r3
 80039f8:	e016      	b.n	8003a28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d107      	bne.n	8003a18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0208 	bic.w	r2, r2, #8
 8003a16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	409a      	lsls	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4013      	ands	r3, r2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 808e 	beq.w	8003b56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 8086 	beq.w	8003b56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	2220      	movs	r2, #32
 8003a50:	409a      	lsls	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b05      	cmp	r3, #5
 8003a60:	d136      	bne.n	8003ad0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0216 	bic.w	r2, r2, #22
 8003a70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695a      	ldr	r2, [r3, #20]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d103      	bne.n	8003a92 <HAL_DMA_IRQHandler+0x1da>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0208 	bic.w	r2, r2, #8
 8003aa0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	223f      	movs	r2, #63	; 0x3f
 8003aa8:	409a      	lsls	r2, r3
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d07d      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	4798      	blx	r3
        }
        return;
 8003ace:	e078      	b.n	8003bc2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d01c      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d108      	bne.n	8003afe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d030      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	4798      	blx	r3
 8003afc:	e02b      	b.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d027      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	4798      	blx	r3
 8003b0e:	e022      	b.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
 8003b10:	20000434 	.word	0x20000434
 8003b14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10f      	bne.n	8003b46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0210 	bic.w	r2, r2, #16
 8003b34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d032      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d022      	beq.n	8003bb0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2205      	movs	r2, #5
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 0201 	bic.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	3301      	adds	r3, #1
 8003b86:	60bb      	str	r3, [r7, #8]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d307      	bcc.n	8003b9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0301 	and.w	r3, r3, #1
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1f2      	bne.n	8003b82 <HAL_DMA_IRQHandler+0x2ca>
 8003b9c:	e000      	b.n	8003ba0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003b9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d005      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	4798      	blx	r3
 8003bc0:	e000      	b.n	8003bc4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003bc2:	bf00      	nop
    }
  }
}
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop

08003bcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003be8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	2b40      	cmp	r3, #64	; 0x40
 8003bf8:	d108      	bne.n	8003c0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c0a:	e007      	b.n	8003c1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	60da      	str	r2, [r3, #12]
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	3b10      	subs	r3, #16
 8003c38:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <DMA_CalcBaseAndBitshift+0x64>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c42:	4a13      	ldr	r2, [pc, #76]	; (8003c90 <DMA_CalcBaseAndBitshift+0x68>)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4413      	add	r3, r2
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b03      	cmp	r3, #3
 8003c54:	d909      	bls.n	8003c6a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c5e:	f023 0303 	bic.w	r3, r3, #3
 8003c62:	1d1a      	adds	r2, r3, #4
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	659a      	str	r2, [r3, #88]	; 0x58
 8003c68:	e007      	b.n	8003c7a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3714      	adds	r7, #20
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	aaaaaaab 	.word	0xaaaaaaab
 8003c90:	0800bc58 	.word	0x0800bc58

08003c94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d11f      	bne.n	8003cee <DMA_CheckFifoParam+0x5a>
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b03      	cmp	r3, #3
 8003cb2:	d856      	bhi.n	8003d62 <DMA_CheckFifoParam+0xce>
 8003cb4:	a201      	add	r2, pc, #4	; (adr r2, 8003cbc <DMA_CheckFifoParam+0x28>)
 8003cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cba:	bf00      	nop
 8003cbc:	08003ccd 	.word	0x08003ccd
 8003cc0:	08003cdf 	.word	0x08003cdf
 8003cc4:	08003ccd 	.word	0x08003ccd
 8003cc8:	08003d63 	.word	0x08003d63
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d046      	beq.n	8003d66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cdc:	e043      	b.n	8003d66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ce6:	d140      	bne.n	8003d6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cec:	e03d      	b.n	8003d6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cf6:	d121      	bne.n	8003d3c <DMA_CheckFifoParam+0xa8>
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d837      	bhi.n	8003d6e <DMA_CheckFifoParam+0xda>
 8003cfe:	a201      	add	r2, pc, #4	; (adr r2, 8003d04 <DMA_CheckFifoParam+0x70>)
 8003d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d04:	08003d15 	.word	0x08003d15
 8003d08:	08003d1b 	.word	0x08003d1b
 8003d0c:	08003d15 	.word	0x08003d15
 8003d10:	08003d2d 	.word	0x08003d2d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      break;
 8003d18:	e030      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d025      	beq.n	8003d72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d2a:	e022      	b.n	8003d72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d34:	d11f      	bne.n	8003d76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d3a:	e01c      	b.n	8003d76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d903      	bls.n	8003d4a <DMA_CheckFifoParam+0xb6>
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d003      	beq.n	8003d50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d48:	e018      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003d4e:	e015      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00e      	beq.n	8003d7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d60:	e00b      	b.n	8003d7a <DMA_CheckFifoParam+0xe6>
      break;
 8003d62:	bf00      	nop
 8003d64:	e00a      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d66:	bf00      	nop
 8003d68:	e008      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d6a:	bf00      	nop
 8003d6c:	e006      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
 8003d70:	e004      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d72:	bf00      	nop
 8003d74:	e002      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;   
 8003d76:	bf00      	nop
 8003d78:	e000      	b.n	8003d7c <DMA_CheckFifoParam+0xe8>
      break;
 8003d7a:	bf00      	nop
    }
  } 
  
  return status; 
 8003d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop

08003d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b089      	sub	sp, #36	; 0x24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	e16b      	b.n	8004080 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003da8:	2201      	movs	r2, #1
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4013      	ands	r3, r2
 8003dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	f040 815a 	bne.w	800407a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d005      	beq.n	8003dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d130      	bne.n	8003e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	2203      	movs	r2, #3
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	69ba      	ldr	r2, [r7, #24]
 8003df2:	4013      	ands	r3, r2
 8003df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4013      	ands	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	091b      	lsrs	r3, r3, #4
 8003e2a:	f003 0201 	and.w	r2, r3, #1
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	69ba      	ldr	r2, [r7, #24]
 8003e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f003 0303 	and.w	r3, r3, #3
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d017      	beq.n	8003e7c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	005b      	lsls	r3, r3, #1
 8003e56:	2203      	movs	r2, #3
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4013      	ands	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	69ba      	ldr	r2, [r7, #24]
 8003e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f003 0303 	and.w	r3, r3, #3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d123      	bne.n	8003ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	08da      	lsrs	r2, r3, #3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3208      	adds	r2, #8
 8003e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	220f      	movs	r2, #15
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	08da      	lsrs	r2, r3, #3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3208      	adds	r2, #8
 8003eca:	69b9      	ldr	r1, [r7, #24]
 8003ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0203 	and.w	r2, r3, #3
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	69ba      	ldr	r2, [r7, #24]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 80b4 	beq.w	800407a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	4b60      	ldr	r3, [pc, #384]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	4a5f      	ldr	r2, [pc, #380]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f20:	6453      	str	r3, [r2, #68]	; 0x44
 8003f22:	4b5d      	ldr	r3, [pc, #372]	; (8004098 <HAL_GPIO_Init+0x30c>)
 8003f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f2e:	4a5b      	ldr	r2, [pc, #364]	; (800409c <HAL_GPIO_Init+0x310>)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	3302      	adds	r3, #2
 8003f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	220f      	movs	r2, #15
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	69ba      	ldr	r2, [r7, #24]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a52      	ldr	r2, [pc, #328]	; (80040a0 <HAL_GPIO_Init+0x314>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d02b      	beq.n	8003fb2 <HAL_GPIO_Init+0x226>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a51      	ldr	r2, [pc, #324]	; (80040a4 <HAL_GPIO_Init+0x318>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d025      	beq.n	8003fae <HAL_GPIO_Init+0x222>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a50      	ldr	r2, [pc, #320]	; (80040a8 <HAL_GPIO_Init+0x31c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01f      	beq.n	8003faa <HAL_GPIO_Init+0x21e>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a4f      	ldr	r2, [pc, #316]	; (80040ac <HAL_GPIO_Init+0x320>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d019      	beq.n	8003fa6 <HAL_GPIO_Init+0x21a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a4e      	ldr	r2, [pc, #312]	; (80040b0 <HAL_GPIO_Init+0x324>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <HAL_GPIO_Init+0x216>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a4d      	ldr	r2, [pc, #308]	; (80040b4 <HAL_GPIO_Init+0x328>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00d      	beq.n	8003f9e <HAL_GPIO_Init+0x212>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4c      	ldr	r2, [pc, #304]	; (80040b8 <HAL_GPIO_Init+0x32c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d007      	beq.n	8003f9a <HAL_GPIO_Init+0x20e>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a4b      	ldr	r2, [pc, #300]	; (80040bc <HAL_GPIO_Init+0x330>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d101      	bne.n	8003f96 <HAL_GPIO_Init+0x20a>
 8003f92:	2307      	movs	r3, #7
 8003f94:	e00e      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f96:	2308      	movs	r3, #8
 8003f98:	e00c      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9a:	2306      	movs	r3, #6
 8003f9c:	e00a      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003f9e:	2305      	movs	r3, #5
 8003fa0:	e008      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e006      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e004      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e002      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <HAL_GPIO_Init+0x228>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	f002 0203 	and.w	r2, r2, #3
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	4093      	lsls	r3, r2
 8003fbe:	69ba      	ldr	r2, [r7, #24]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fc4:	4935      	ldr	r1, [pc, #212]	; (800409c <HAL_GPIO_Init+0x310>)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	089b      	lsrs	r3, r3, #2
 8003fca:	3302      	adds	r3, #2
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fd2:	4b3b      	ldr	r3, [pc, #236]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d003      	beq.n	8003ff6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fee:	69ba      	ldr	r2, [r7, #24]
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ff6:	4a32      	ldr	r2, [pc, #200]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ffc:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d003      	beq.n	8004020 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004020:	4a27      	ldr	r2, [pc, #156]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004026:	4b26      	ldr	r3, [pc, #152]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800404a:	4a1d      	ldr	r2, [pc, #116]	; (80040c0 <HAL_GPIO_Init+0x334>)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004050:	4b1b      	ldr	r3, [pc, #108]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004074:	4a12      	ldr	r2, [pc, #72]	; (80040c0 <HAL_GPIO_Init+0x334>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	2b0f      	cmp	r3, #15
 8004084:	f67f ae90 	bls.w	8003da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004088:	bf00      	nop
 800408a:	bf00      	nop
 800408c:	3724      	adds	r7, #36	; 0x24
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	40023800 	.word	0x40023800
 800409c:	40013800 	.word	0x40013800
 80040a0:	40020000 	.word	0x40020000
 80040a4:	40020400 	.word	0x40020400
 80040a8:	40020800 	.word	0x40020800
 80040ac:	40020c00 	.word	0x40020c00
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40021400 	.word	0x40021400
 80040b8:	40021800 	.word	0x40021800
 80040bc:	40021c00 	.word	0x40021c00
 80040c0:	40013c00 	.word	0x40013c00

080040c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	807b      	strh	r3, [r7, #2]
 80040d0:	4613      	mov	r3, r2
 80040d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040d4:	787b      	ldrb	r3, [r7, #1]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040da:	887a      	ldrh	r2, [r7, #2]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040e0:	e003      	b.n	80040ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040e2:	887b      	ldrh	r3, [r7, #2]
 80040e4:	041a      	lsls	r2, r3, #16
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	619a      	str	r2, [r3, #24]
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
	...

080040f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e264      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d075      	beq.n	8004202 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004116:	4ba3      	ldr	r3, [pc, #652]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	2b04      	cmp	r3, #4
 8004120:	d00c      	beq.n	800413c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004122:	4ba0      	ldr	r3, [pc, #640]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800412a:	2b08      	cmp	r3, #8
 800412c:	d112      	bne.n	8004154 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800412e:	4b9d      	ldr	r3, [pc, #628]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004136:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800413a:	d10b      	bne.n	8004154 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800413c:	4b99      	ldr	r3, [pc, #612]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d05b      	beq.n	8004200 <HAL_RCC_OscConfig+0x108>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d157      	bne.n	8004200 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e23f      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800415c:	d106      	bne.n	800416c <HAL_RCC_OscConfig+0x74>
 800415e:	4b91      	ldr	r3, [pc, #580]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a90      	ldr	r2, [pc, #576]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	e01d      	b.n	80041a8 <HAL_RCC_OscConfig+0xb0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004174:	d10c      	bne.n	8004190 <HAL_RCC_OscConfig+0x98>
 8004176:	4b8b      	ldr	r3, [pc, #556]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a8a      	ldr	r2, [pc, #552]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800417c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	4b88      	ldr	r3, [pc, #544]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a87      	ldr	r2, [pc, #540]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	e00b      	b.n	80041a8 <HAL_RCC_OscConfig+0xb0>
 8004190:	4b84      	ldr	r3, [pc, #528]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a83      	ldr	r2, [pc, #524]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004196:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	4b81      	ldr	r3, [pc, #516]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a80      	ldr	r2, [pc, #512]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 80041a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d013      	beq.n	80041d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b0:	f7ff f8a8 	bl	8003304 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041b8:	f7ff f8a4 	bl	8003304 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b64      	cmp	r3, #100	; 0x64
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e204      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ca:	4b76      	ldr	r3, [pc, #472]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0f0      	beq.n	80041b8 <HAL_RCC_OscConfig+0xc0>
 80041d6:	e014      	b.n	8004202 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7ff f894 	bl	8003304 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041e0:	f7ff f890 	bl	8003304 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b64      	cmp	r3, #100	; 0x64
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e1f0      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041f2:	4b6c      	ldr	r3, [pc, #432]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0xe8>
 80041fe:	e000      	b.n	8004202 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004200:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d063      	beq.n	80042d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800420e:	4b65      	ldr	r3, [pc, #404]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	f003 030c 	and.w	r3, r3, #12
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00b      	beq.n	8004232 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800421a:	4b62      	ldr	r3, [pc, #392]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004222:	2b08      	cmp	r3, #8
 8004224:	d11c      	bne.n	8004260 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004226:	4b5f      	ldr	r3, [pc, #380]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d116      	bne.n	8004260 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004232:	4b5c      	ldr	r3, [pc, #368]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_RCC_OscConfig+0x152>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d001      	beq.n	800424a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e1c4      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424a:	4b56      	ldr	r3, [pc, #344]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4952      	ldr	r1, [pc, #328]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800425a:	4313      	orrs	r3, r2
 800425c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800425e:	e03a      	b.n	80042d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d020      	beq.n	80042aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004268:	4b4f      	ldr	r3, [pc, #316]	; (80043a8 <HAL_RCC_OscConfig+0x2b0>)
 800426a:	2201      	movs	r2, #1
 800426c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426e:	f7ff f849 	bl	8003304 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004274:	e008      	b.n	8004288 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004276:	f7ff f845 	bl	8003304 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e1a5      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004288:	4b46      	ldr	r3, [pc, #280]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0f0      	beq.n	8004276 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004294:	4b43      	ldr	r3, [pc, #268]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	4940      	ldr	r1, [pc, #256]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]
 80042a8:	e015      	b.n	80042d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042aa:	4b3f      	ldr	r3, [pc, #252]	; (80043a8 <HAL_RCC_OscConfig+0x2b0>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b0:	f7ff f828 	bl	8003304 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042b8:	f7ff f824 	bl	8003304 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e184      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ca:	4b36      	ldr	r3, [pc, #216]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f0      	bne.n	80042b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d030      	beq.n	8004344 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d016      	beq.n	8004318 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ea:	4b30      	ldr	r3, [pc, #192]	; (80043ac <HAL_RCC_OscConfig+0x2b4>)
 80042ec:	2201      	movs	r2, #1
 80042ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f0:	f7ff f808 	bl	8003304 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042f8:	f7ff f804 	bl	8003304 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e164      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800430a:	4b26      	ldr	r3, [pc, #152]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800430c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d0f0      	beq.n	80042f8 <HAL_RCC_OscConfig+0x200>
 8004316:	e015      	b.n	8004344 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004318:	4b24      	ldr	r3, [pc, #144]	; (80043ac <HAL_RCC_OscConfig+0x2b4>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800431e:	f7fe fff1 	bl	8003304 <HAL_GetTick>
 8004322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004324:	e008      	b.n	8004338 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004326:	f7fe ffed 	bl	8003304 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e14d      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004338:	4b1a      	ldr	r3, [pc, #104]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800433a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	2b00      	cmp	r3, #0
 800434e:	f000 80a0 	beq.w	8004492 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004352:	2300      	movs	r3, #0
 8004354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004356:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10f      	bne.n	8004382 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	60bb      	str	r3, [r7, #8]
 8004366:	4b0f      	ldr	r3, [pc, #60]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	4a0e      	ldr	r2, [pc, #56]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 800436c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004370:	6413      	str	r3, [r2, #64]	; 0x40
 8004372:	4b0c      	ldr	r3, [pc, #48]	; (80043a4 <HAL_RCC_OscConfig+0x2ac>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800437a:	60bb      	str	r3, [r7, #8]
 800437c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800437e:	2301      	movs	r3, #1
 8004380:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004382:	4b0b      	ldr	r3, [pc, #44]	; (80043b0 <HAL_RCC_OscConfig+0x2b8>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800438a:	2b00      	cmp	r3, #0
 800438c:	d121      	bne.n	80043d2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800438e:	4b08      	ldr	r3, [pc, #32]	; (80043b0 <HAL_RCC_OscConfig+0x2b8>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a07      	ldr	r2, [pc, #28]	; (80043b0 <HAL_RCC_OscConfig+0x2b8>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800439a:	f7fe ffb3 	bl	8003304 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a0:	e011      	b.n	80043c6 <HAL_RCC_OscConfig+0x2ce>
 80043a2:	bf00      	nop
 80043a4:	40023800 	.word	0x40023800
 80043a8:	42470000 	.word	0x42470000
 80043ac:	42470e80 	.word	0x42470e80
 80043b0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b4:	f7fe ffa6 	bl	8003304 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e106      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c6:	4b85      	ldr	r3, [pc, #532]	; (80045dc <HAL_RCC_OscConfig+0x4e4>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d0f0      	beq.n	80043b4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d106      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2f0>
 80043da:	4b81      	ldr	r3, [pc, #516]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80043dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043de:	4a80      	ldr	r2, [pc, #512]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80043e0:	f043 0301 	orr.w	r3, r3, #1
 80043e4:	6713      	str	r3, [r2, #112]	; 0x70
 80043e6:	e01c      	b.n	8004422 <HAL_RCC_OscConfig+0x32a>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b05      	cmp	r3, #5
 80043ee:	d10c      	bne.n	800440a <HAL_RCC_OscConfig+0x312>
 80043f0:	4b7b      	ldr	r3, [pc, #492]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80043f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f4:	4a7a      	ldr	r2, [pc, #488]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80043f6:	f043 0304 	orr.w	r3, r3, #4
 80043fa:	6713      	str	r3, [r2, #112]	; 0x70
 80043fc:	4b78      	ldr	r3, [pc, #480]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80043fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004400:	4a77      	ldr	r2, [pc, #476]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	6713      	str	r3, [r2, #112]	; 0x70
 8004408:	e00b      	b.n	8004422 <HAL_RCC_OscConfig+0x32a>
 800440a:	4b75      	ldr	r3, [pc, #468]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 800440c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440e:	4a74      	ldr	r2, [pc, #464]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004410:	f023 0301 	bic.w	r3, r3, #1
 8004414:	6713      	str	r3, [r2, #112]	; 0x70
 8004416:	4b72      	ldr	r3, [pc, #456]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441a:	4a71      	ldr	r2, [pc, #452]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 800441c:	f023 0304 	bic.w	r3, r3, #4
 8004420:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d015      	beq.n	8004456 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442a:	f7fe ff6b 	bl	8003304 <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004430:	e00a      	b.n	8004448 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fe ff67 	bl	8003304 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e0c5      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004448:	4b65      	ldr	r3, [pc, #404]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 800444a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ee      	beq.n	8004432 <HAL_RCC_OscConfig+0x33a>
 8004454:	e014      	b.n	8004480 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004456:	f7fe ff55 	bl	8003304 <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800445c:	e00a      	b.n	8004474 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800445e:	f7fe ff51 	bl	8003304 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	; 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e0af      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004474:	4b5a      	ldr	r3, [pc, #360]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ee      	bne.n	800445e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004480:	7dfb      	ldrb	r3, [r7, #23]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d105      	bne.n	8004492 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004486:	4b56      	ldr	r3, [pc, #344]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	4a55      	ldr	r2, [pc, #340]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 800448c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004490:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 809b 	beq.w	80045d2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800449c:	4b50      	ldr	r3, [pc, #320]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f003 030c 	and.w	r3, r3, #12
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d05c      	beq.n	8004562 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d141      	bne.n	8004534 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044b0:	4b4c      	ldr	r3, [pc, #304]	; (80045e4 <HAL_RCC_OscConfig+0x4ec>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b6:	f7fe ff25 	bl	8003304 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044be:	f7fe ff21 	bl	8003304 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e081      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044d0:	4b43      	ldr	r3, [pc, #268]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1f0      	bne.n	80044be <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69da      	ldr	r2, [r3, #28]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	431a      	orrs	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	019b      	lsls	r3, r3, #6
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f2:	085b      	lsrs	r3, r3, #1
 80044f4:	3b01      	subs	r3, #1
 80044f6:	041b      	lsls	r3, r3, #16
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fe:	061b      	lsls	r3, r3, #24
 8004500:	4937      	ldr	r1, [pc, #220]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004502:	4313      	orrs	r3, r2
 8004504:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004506:	4b37      	ldr	r3, [pc, #220]	; (80045e4 <HAL_RCC_OscConfig+0x4ec>)
 8004508:	2201      	movs	r2, #1
 800450a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450c:	f7fe fefa 	bl	8003304 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004514:	f7fe fef6 	bl	8003304 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e056      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004526:	4b2e      	ldr	r3, [pc, #184]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d0f0      	beq.n	8004514 <HAL_RCC_OscConfig+0x41c>
 8004532:	e04e      	b.n	80045d2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004534:	4b2b      	ldr	r3, [pc, #172]	; (80045e4 <HAL_RCC_OscConfig+0x4ec>)
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453a:	f7fe fee3 	bl	8003304 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004540:	e008      	b.n	8004554 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004542:	f7fe fedf 	bl	8003304 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	2b02      	cmp	r3, #2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e03f      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004554:	4b22      	ldr	r3, [pc, #136]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1f0      	bne.n	8004542 <HAL_RCC_OscConfig+0x44a>
 8004560:	e037      	b.n	80045d2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d101      	bne.n	800456e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e032      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800456e:	4b1c      	ldr	r3, [pc, #112]	; (80045e0 <HAL_RCC_OscConfig+0x4e8>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d028      	beq.n	80045ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004586:	429a      	cmp	r2, r3
 8004588:	d121      	bne.n	80045ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004594:	429a      	cmp	r2, r3
 8004596:	d11a      	bne.n	80045ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800459e:	4013      	ands	r3, r2
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045a4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d111      	bne.n	80045ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b4:	085b      	lsrs	r3, r3, #1
 80045b6:	3b01      	subs	r3, #1
 80045b8:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d107      	bne.n	80045ce <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d001      	beq.n	80045d2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3718      	adds	r7, #24
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40007000 	.word	0x40007000
 80045e0:	40023800 	.word	0x40023800
 80045e4:	42470060 	.word	0x42470060

080045e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d101      	bne.n	80045fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e0cc      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045fc:	4b68      	ldr	r3, [pc, #416]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	429a      	cmp	r2, r3
 8004608:	d90c      	bls.n	8004624 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460a:	4b65      	ldr	r3, [pc, #404]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b63      	ldr	r3, [pc, #396]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d001      	beq.n	8004624 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e0b8      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d020      	beq.n	8004672 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	d005      	beq.n	8004648 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800463c:	4b59      	ldr	r3, [pc, #356]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	4a58      	ldr	r2, [pc, #352]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004642:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004646:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d005      	beq.n	8004660 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004654:	4b53      	ldr	r3, [pc, #332]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	4a52      	ldr	r2, [pc, #328]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800465e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004660:	4b50      	ldr	r3, [pc, #320]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	494d      	ldr	r1, [pc, #308]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800466e:	4313      	orrs	r3, r2
 8004670:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	2b00      	cmp	r3, #0
 800467c:	d044      	beq.n	8004708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d107      	bne.n	8004696 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004686:	4b47      	ldr	r3, [pc, #284]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d119      	bne.n	80046c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e07f      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2b02      	cmp	r3, #2
 800469c:	d003      	beq.n	80046a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046a2:	2b03      	cmp	r3, #3
 80046a4:	d107      	bne.n	80046b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a6:	4b3f      	ldr	r3, [pc, #252]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d109      	bne.n	80046c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e06f      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b6:	4b3b      	ldr	r3, [pc, #236]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e067      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046c6:	4b37      	ldr	r3, [pc, #220]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f023 0203 	bic.w	r2, r3, #3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	4934      	ldr	r1, [pc, #208]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046d8:	f7fe fe14 	bl	8003304 <HAL_GetTick>
 80046dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046de:	e00a      	b.n	80046f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e0:	f7fe fe10 	bl	8003304 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e04f      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f6:	4b2b      	ldr	r3, [pc, #172]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 020c 	and.w	r2, r3, #12
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	429a      	cmp	r2, r3
 8004706:	d1eb      	bne.n	80046e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004708:	4b25      	ldr	r3, [pc, #148]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	d20c      	bcs.n	8004730 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004716:	4b22      	ldr	r3, [pc, #136]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004718:	683a      	ldr	r2, [r7, #0]
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b20      	ldr	r3, [pc, #128]	; (80047a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0307 	and.w	r3, r3, #7
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d001      	beq.n	8004730 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e032      	b.n	8004796 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d008      	beq.n	800474e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800473c:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	4916      	ldr	r1, [pc, #88]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800474a:	4313      	orrs	r3, r2
 800474c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b00      	cmp	r3, #0
 8004758:	d009      	beq.n	800476e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800475a:	4b12      	ldr	r3, [pc, #72]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	00db      	lsls	r3, r3, #3
 8004768:	490e      	ldr	r1, [pc, #56]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 800476a:	4313      	orrs	r3, r2
 800476c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800476e:	f000 f82d 	bl	80047cc <HAL_RCC_GetSysClockFreq>
 8004772:	4602      	mov	r2, r0
 8004774:	4b0b      	ldr	r3, [pc, #44]	; (80047a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	091b      	lsrs	r3, r3, #4
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	490a      	ldr	r1, [pc, #40]	; (80047a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004780:	5ccb      	ldrb	r3, [r1, r3]
 8004782:	fa22 f303 	lsr.w	r3, r2, r3
 8004786:	4a09      	ldr	r2, [pc, #36]	; (80047ac <HAL_RCC_ClockConfig+0x1c4>)
 8004788:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800478a:	4b09      	ldr	r3, [pc, #36]	; (80047b0 <HAL_RCC_ClockConfig+0x1c8>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f7fe fd74 	bl	800327c <HAL_InitTick>

  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	40023c00 	.word	0x40023c00
 80047a4:	40023800 	.word	0x40023800
 80047a8:	0800bc40 	.word	0x0800bc40
 80047ac:	20000434 	.word	0x20000434
 80047b0:	20000438 	.word	0x20000438

080047b4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80047b8:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <HAL_RCC_EnableCSS+0x14>)
 80047ba:	2201      	movs	r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
}
 80047be:	bf00      	nop
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr
 80047c8:	4247004c 	.word	0x4247004c

080047cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	607b      	str	r3, [r7, #4]
 80047d8:	2300      	movs	r3, #0
 80047da:	60fb      	str	r3, [r7, #12]
 80047dc:	2300      	movs	r3, #0
 80047de:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80047e0:	2300      	movs	r3, #0
 80047e2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047e4:	4b67      	ldr	r3, [pc, #412]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 030c 	and.w	r3, r3, #12
 80047ec:	2b08      	cmp	r3, #8
 80047ee:	d00d      	beq.n	800480c <HAL_RCC_GetSysClockFreq+0x40>
 80047f0:	2b08      	cmp	r3, #8
 80047f2:	f200 80bd 	bhi.w	8004970 <HAL_RCC_GetSysClockFreq+0x1a4>
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x34>
 80047fa:	2b04      	cmp	r3, #4
 80047fc:	d003      	beq.n	8004806 <HAL_RCC_GetSysClockFreq+0x3a>
 80047fe:	e0b7      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004800:	4b61      	ldr	r3, [pc, #388]	; (8004988 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004802:	60bb      	str	r3, [r7, #8]
       break;
 8004804:	e0b7      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004806:	4b61      	ldr	r3, [pc, #388]	; (800498c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004808:	60bb      	str	r3, [r7, #8]
      break;
 800480a:	e0b4      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800480c:	4b5d      	ldr	r3, [pc, #372]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004814:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004816:	4b5b      	ldr	r3, [pc, #364]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d04d      	beq.n	80048be <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004822:	4b58      	ldr	r3, [pc, #352]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	099b      	lsrs	r3, r3, #6
 8004828:	461a      	mov	r2, r3
 800482a:	f04f 0300 	mov.w	r3, #0
 800482e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004832:	f04f 0100 	mov.w	r1, #0
 8004836:	ea02 0800 	and.w	r8, r2, r0
 800483a:	ea03 0901 	and.w	r9, r3, r1
 800483e:	4640      	mov	r0, r8
 8004840:	4649      	mov	r1, r9
 8004842:	f04f 0200 	mov.w	r2, #0
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	014b      	lsls	r3, r1, #5
 800484c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004850:	0142      	lsls	r2, r0, #5
 8004852:	4610      	mov	r0, r2
 8004854:	4619      	mov	r1, r3
 8004856:	ebb0 0008 	subs.w	r0, r0, r8
 800485a:	eb61 0109 	sbc.w	r1, r1, r9
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	018b      	lsls	r3, r1, #6
 8004868:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800486c:	0182      	lsls	r2, r0, #6
 800486e:	1a12      	subs	r2, r2, r0
 8004870:	eb63 0301 	sbc.w	r3, r3, r1
 8004874:	f04f 0000 	mov.w	r0, #0
 8004878:	f04f 0100 	mov.w	r1, #0
 800487c:	00d9      	lsls	r1, r3, #3
 800487e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004882:	00d0      	lsls	r0, r2, #3
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	eb12 0208 	adds.w	r2, r2, r8
 800488c:	eb43 0309 	adc.w	r3, r3, r9
 8004890:	f04f 0000 	mov.w	r0, #0
 8004894:	f04f 0100 	mov.w	r1, #0
 8004898:	0259      	lsls	r1, r3, #9
 800489a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800489e:	0250      	lsls	r0, r2, #9
 80048a0:	4602      	mov	r2, r0
 80048a2:	460b      	mov	r3, r1
 80048a4:	4610      	mov	r0, r2
 80048a6:	4619      	mov	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	461a      	mov	r2, r3
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	f7fc f9ea 	bl	8000c88 <__aeabi_uldivmod>
 80048b4:	4602      	mov	r2, r0
 80048b6:	460b      	mov	r3, r1
 80048b8:	4613      	mov	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	e04a      	b.n	8004954 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048be:	4b31      	ldr	r3, [pc, #196]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	099b      	lsrs	r3, r3, #6
 80048c4:	461a      	mov	r2, r3
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80048ce:	f04f 0100 	mov.w	r1, #0
 80048d2:	ea02 0400 	and.w	r4, r2, r0
 80048d6:	ea03 0501 	and.w	r5, r3, r1
 80048da:	4620      	mov	r0, r4
 80048dc:	4629      	mov	r1, r5
 80048de:	f04f 0200 	mov.w	r2, #0
 80048e2:	f04f 0300 	mov.w	r3, #0
 80048e6:	014b      	lsls	r3, r1, #5
 80048e8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80048ec:	0142      	lsls	r2, r0, #5
 80048ee:	4610      	mov	r0, r2
 80048f0:	4619      	mov	r1, r3
 80048f2:	1b00      	subs	r0, r0, r4
 80048f4:	eb61 0105 	sbc.w	r1, r1, r5
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	018b      	lsls	r3, r1, #6
 8004902:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004906:	0182      	lsls	r2, r0, #6
 8004908:	1a12      	subs	r2, r2, r0
 800490a:	eb63 0301 	sbc.w	r3, r3, r1
 800490e:	f04f 0000 	mov.w	r0, #0
 8004912:	f04f 0100 	mov.w	r1, #0
 8004916:	00d9      	lsls	r1, r3, #3
 8004918:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800491c:	00d0      	lsls	r0, r2, #3
 800491e:	4602      	mov	r2, r0
 8004920:	460b      	mov	r3, r1
 8004922:	1912      	adds	r2, r2, r4
 8004924:	eb45 0303 	adc.w	r3, r5, r3
 8004928:	f04f 0000 	mov.w	r0, #0
 800492c:	f04f 0100 	mov.w	r1, #0
 8004930:	0299      	lsls	r1, r3, #10
 8004932:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004936:	0290      	lsls	r0, r2, #10
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4610      	mov	r0, r2
 800493e:	4619      	mov	r1, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	461a      	mov	r2, r3
 8004944:	f04f 0300 	mov.w	r3, #0
 8004948:	f7fc f99e 	bl	8000c88 <__aeabi_uldivmod>
 800494c:	4602      	mov	r2, r0
 800494e:	460b      	mov	r3, r1
 8004950:	4613      	mov	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004954:	4b0b      	ldr	r3, [pc, #44]	; (8004984 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	3301      	adds	r3, #1
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	fbb2 f3f3 	udiv	r3, r2, r3
 800496c:	60bb      	str	r3, [r7, #8]
      break;
 800496e:	e002      	b.n	8004976 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004970:	4b05      	ldr	r3, [pc, #20]	; (8004988 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004972:	60bb      	str	r3, [r7, #8]
      break;
 8004974:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004976:	68bb      	ldr	r3, [r7, #8]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004982:	bf00      	nop
 8004984:	40023800 	.word	0x40023800
 8004988:	00f42400 	.word	0x00f42400
 800498c:	007a1200 	.word	0x007a1200

08004990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004994:	4b03      	ldr	r3, [pc, #12]	; (80049a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004996:	681b      	ldr	r3, [r3, #0]
}
 8004998:	4618      	mov	r0, r3
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000434 	.word	0x20000434

080049a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049ac:	f7ff fff0 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049b0:	4602      	mov	r2, r0
 80049b2:	4b05      	ldr	r3, [pc, #20]	; (80049c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	0a9b      	lsrs	r3, r3, #10
 80049b8:	f003 0307 	and.w	r3, r3, #7
 80049bc:	4903      	ldr	r1, [pc, #12]	; (80049cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049be:	5ccb      	ldrb	r3, [r1, r3]
 80049c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	40023800 	.word	0x40023800
 80049cc:	0800bc50 	.word	0x0800bc50

080049d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049d4:	f7ff ffdc 	bl	8004990 <HAL_RCC_GetHCLKFreq>
 80049d8:	4602      	mov	r2, r0
 80049da:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	0b5b      	lsrs	r3, r3, #13
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	4903      	ldr	r1, [pc, #12]	; (80049f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049e6:	5ccb      	ldrb	r3, [r1, r3]
 80049e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40023800 	.word	0x40023800
 80049f4:	0800bc50 	.word	0x0800bc50

080049f8 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <HAL_RCC_NMI_IRQHandler+0x20>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a04:	2b80      	cmp	r3, #128	; 0x80
 8004a06:	d104      	bne.n	8004a12 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8004a08:	f000 f80a 	bl	8004a20 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8004a0c:	4b03      	ldr	r3, [pc, #12]	; (8004a1c <HAL_RCC_NMI_IRQHandler+0x24>)
 8004a0e:	2280      	movs	r2, #128	; 0x80
 8004a10:	701a      	strb	r2, [r3, #0]
  }
}
 8004a12:	bf00      	nop
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	4002380e 	.word	0x4002380e

08004a20 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr

08004a2e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b082      	sub	sp, #8
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e07b      	b.n	8004b38 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d108      	bne.n	8004a5a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a50:	d009      	beq.n	8004a66 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	61da      	str	r2, [r3, #28]
 8004a58:	e005      	b.n	8004a66 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7fd fbc7 	bl	8002214 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2202      	movs	r2, #2
 8004a8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a9c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ab8:	431a      	orrs	r2, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	695b      	ldr	r3, [r3, #20]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	431a      	orrs	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	69db      	ldr	r3, [r3, #28]
 8004adc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ae0:	431a      	orrs	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aea:	ea42 0103 	orr.w	r1, r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	430a      	orrs	r2, r1
 8004afc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	0c1b      	lsrs	r3, r3, #16
 8004b04:	f003 0104 	and.w	r1, r3, #4
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	f003 0210 	and.w	r2, r3, #16
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	430a      	orrs	r2, r1
 8004b16:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	69da      	ldr	r2, [r3, #28]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b26:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08c      	sub	sp, #48	; 0x30
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <HAL_SPI_TransmitReceive+0x26>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e18a      	b.n	8004e7c <HAL_SPI_TransmitReceive+0x33c>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b6e:	f7fe fbc9 	bl	8003304 <HAL_GetTick>
 8004b72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004b84:	887b      	ldrh	r3, [r7, #2]
 8004b86:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d00f      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x70>
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b96:	d107      	bne.n	8004ba8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d103      	bne.n	8004ba8 <HAL_SPI_TransmitReceive+0x68>
 8004ba0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d003      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004bae:	e15b      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d005      	beq.n	8004bc2 <HAL_SPI_TransmitReceive+0x82>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_SPI_TransmitReceive+0x82>
 8004bbc:	887b      	ldrh	r3, [r7, #2]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d103      	bne.n	8004bca <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004bc8:	e14e      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d003      	beq.n	8004bde <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2205      	movs	r2, #5
 8004bda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	887a      	ldrh	r2, [r7, #2]
 8004bee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	887a      	ldrh	r2, [r7, #2]
 8004bf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	887a      	ldrh	r2, [r7, #2]
 8004c00:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	887a      	ldrh	r2, [r7, #2]
 8004c06:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1e:	2b40      	cmp	r3, #64	; 0x40
 8004c20:	d007      	beq.n	8004c32 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c3a:	d178      	bne.n	8004d2e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <HAL_SPI_TransmitReceive+0x10a>
 8004c44:	8b7b      	ldrh	r3, [r7, #26]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d166      	bne.n	8004d18 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4e:	881a      	ldrh	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5a:	1c9a      	adds	r2, r3, #2
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c6e:	e053      	b.n	8004d18 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d11b      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x176>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d016      	beq.n	8004cb6 <HAL_SPI_TransmitReceive+0x176>
 8004c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d113      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	881a      	ldrh	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	1c9a      	adds	r2, r3, #2
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	3b01      	subs	r3, #1
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d119      	bne.n	8004cf8 <HAL_SPI_TransmitReceive+0x1b8>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d014      	beq.n	8004cf8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68da      	ldr	r2, [r3, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd8:	b292      	uxth	r2, r2
 8004cda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce0:	1c9a      	adds	r2, r3, #2
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cf8:	f7fe fb04 	bl	8003304 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d807      	bhi.n	8004d18 <HAL_SPI_TransmitReceive+0x1d8>
 8004d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d003      	beq.n	8004d18 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004d16:	e0a7      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1a6      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x130>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1a1      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x130>
 8004d2c:	e07c      	b.n	8004e28 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d002      	beq.n	8004d3c <HAL_SPI_TransmitReceive+0x1fc>
 8004d36:	8b7b      	ldrh	r3, [r7, #26]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d16b      	bne.n	8004e14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	7812      	ldrb	r2, [r2, #0]
 8004d48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d62:	e057      	b.n	8004e14 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d11c      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x26c>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d017      	beq.n	8004dac <HAL_SPI_TransmitReceive+0x26c>
 8004d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d114      	bne.n	8004dac <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	330c      	adds	r3, #12
 8004d8c:	7812      	ldrb	r2, [r2, #0]
 8004d8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d94:	1c5a      	adds	r2, r3, #1
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b01      	subs	r3, #1
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 0301 	and.w	r3, r3, #1
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d119      	bne.n	8004dee <HAL_SPI_TransmitReceive+0x2ae>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d014      	beq.n	8004dee <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68da      	ldr	r2, [r3, #12]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dea:	2301      	movs	r3, #1
 8004dec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004dee:	f7fe fa89 	bl	8003304 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d803      	bhi.n	8004e06 <HAL_SPI_TransmitReceive+0x2c6>
 8004dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e04:	d102      	bne.n	8004e0c <HAL_SPI_TransmitReceive+0x2cc>
 8004e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d103      	bne.n	8004e14 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004e12:	e029      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1a2      	bne.n	8004d64 <HAL_SPI_TransmitReceive+0x224>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d19d      	bne.n	8004d64 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 f8b1 	bl	8004f94 <SPI_EndRxTxTransaction>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d006      	beq.n	8004e46 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2220      	movs	r2, #32
 8004e42:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004e44:	e010      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10b      	bne.n	8004e66 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	617b      	str	r3, [r7, #20]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	e000      	b.n	8004e68 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004e66:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e78:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3730      	adds	r7, #48	; 0x30
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	603b      	str	r3, [r7, #0]
 8004e90:	4613      	mov	r3, r2
 8004e92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e94:	f7fe fa36 	bl	8003304 <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	1a9b      	subs	r3, r3, r2
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ea4:	f7fe fa2e 	bl	8003304 <HAL_GetTick>
 8004ea8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004eaa:	4b39      	ldr	r3, [pc, #228]	; (8004f90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	015b      	lsls	r3, r3, #5
 8004eb0:	0d1b      	lsrs	r3, r3, #20
 8004eb2:	69fa      	ldr	r2, [r7, #28]
 8004eb4:	fb02 f303 	mul.w	r3, r2, r3
 8004eb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004eba:	e054      	b.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec2:	d050      	beq.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ec4:	f7fe fa1e 	bl	8003304 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d902      	bls.n	8004eda <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d13d      	bne.n	8004f56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ee8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ef2:	d111      	bne.n	8004f18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004efc:	d004      	beq.n	8004f08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f06:	d107      	bne.n	8004f18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f20:	d10f      	bne.n	8004f42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f30:	601a      	str	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e017      	b.n	8004f86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	4013      	ands	r3, r2
 8004f70:	68ba      	ldr	r2, [r7, #8]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	bf0c      	ite	eq
 8004f76:	2301      	moveq	r3, #1
 8004f78:	2300      	movne	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	79fb      	ldrb	r3, [r7, #7]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d19b      	bne.n	8004ebc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f84:	2300      	movs	r3, #0
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3720      	adds	r7, #32
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20000434 	.word	0x20000434

08004f94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af02      	add	r7, sp, #8
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004fa0:	4b1b      	ldr	r3, [pc, #108]	; (8005010 <SPI_EndRxTxTransaction+0x7c>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a1b      	ldr	r2, [pc, #108]	; (8005014 <SPI_EndRxTxTransaction+0x80>)
 8004fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8004faa:	0d5b      	lsrs	r3, r3, #21
 8004fac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004fb0:	fb02 f303 	mul.w	r3, r2, r3
 8004fb4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fbe:	d112      	bne.n	8004fe6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	2180      	movs	r1, #128	; 0x80
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f7ff ff5a 	bl	8004e84 <SPI_WaitFlagStateUntilTimeout>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d016      	beq.n	8005004 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fda:	f043 0220 	orr.w	r2, r3, #32
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e00f      	b.n	8005006 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ffc:	2b80      	cmp	r3, #128	; 0x80
 8004ffe:	d0f2      	beq.n	8004fe6 <SPI_EndRxTxTransaction+0x52>
 8005000:	e000      	b.n	8005004 <SPI_EndRxTxTransaction+0x70>
        break;
 8005002:	bf00      	nop
  }

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	20000434 	.word	0x20000434
 8005014:	165e9f81 	.word	0x165e9f81

08005018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e041      	b.n	80050ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005030:	b2db      	uxtb	r3, r3
 8005032:	2b00      	cmp	r3, #0
 8005034:	d106      	bne.n	8005044 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f7fd fd62 	bl	8002b08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3304      	adds	r3, #4
 8005054:	4619      	mov	r1, r3
 8005056:	4610      	mov	r0, r2
 8005058:	f000 ff00 	bl	8005e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3708      	adds	r7, #8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
	...

080050b8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c6:	b2db      	uxtb	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d001      	beq.n	80050d0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e046      	b.n	800515e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a23      	ldr	r2, [pc, #140]	; (800516c <HAL_TIM_Base_Start+0xb4>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d022      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ea:	d01d      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a1f      	ldr	r2, [pc, #124]	; (8005170 <HAL_TIM_Base_Start+0xb8>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d018      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a1e      	ldr	r2, [pc, #120]	; (8005174 <HAL_TIM_Base_Start+0xbc>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d013      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1c      	ldr	r2, [pc, #112]	; (8005178 <HAL_TIM_Base_Start+0xc0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d00e      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1b      	ldr	r2, [pc, #108]	; (800517c <HAL_TIM_Base_Start+0xc4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d009      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a19      	ldr	r2, [pc, #100]	; (8005180 <HAL_TIM_Base_Start+0xc8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d004      	beq.n	8005128 <HAL_TIM_Base_Start+0x70>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a18      	ldr	r2, [pc, #96]	; (8005184 <HAL_TIM_Base_Start+0xcc>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d111      	bne.n	800514c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2b06      	cmp	r3, #6
 8005138:	d010      	beq.n	800515c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f042 0201 	orr.w	r2, r2, #1
 8005148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514a:	e007      	b.n	800515c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f042 0201 	orr.w	r2, r2, #1
 800515a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40010000 	.word	0x40010000
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40000c00 	.word	0x40000c00
 800517c:	40010400 	.word	0x40010400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b085      	sub	sp, #20
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b01      	cmp	r3, #1
 800519a:	d001      	beq.n	80051a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e04e      	b.n	800523e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0201 	orr.w	r2, r2, #1
 80051b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a23      	ldr	r2, [pc, #140]	; (800524c <HAL_TIM_Base_Start_IT+0xc4>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d022      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ca:	d01d      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a1f      	ldr	r2, [pc, #124]	; (8005250 <HAL_TIM_Base_Start_IT+0xc8>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d018      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1e      	ldr	r2, [pc, #120]	; (8005254 <HAL_TIM_Base_Start_IT+0xcc>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d013      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a1c      	ldr	r2, [pc, #112]	; (8005258 <HAL_TIM_Base_Start_IT+0xd0>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d00e      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a1b      	ldr	r2, [pc, #108]	; (800525c <HAL_TIM_Base_Start_IT+0xd4>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d009      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a19      	ldr	r2, [pc, #100]	; (8005260 <HAL_TIM_Base_Start_IT+0xd8>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d004      	beq.n	8005208 <HAL_TIM_Base_Start_IT+0x80>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a18      	ldr	r2, [pc, #96]	; (8005264 <HAL_TIM_Base_Start_IT+0xdc>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d111      	bne.n	800522c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 0307 	and.w	r3, r3, #7
 8005212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b06      	cmp	r3, #6
 8005218:	d010      	beq.n	800523c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0201 	orr.w	r2, r2, #1
 8005228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522a:	e007      	b.n	800523c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0201 	orr.w	r2, r2, #1
 800523a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40010000 	.word	0x40010000
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800
 8005258:	40000c00 	.word	0x40000c00
 800525c:	40010400 	.word	0x40010400
 8005260:	40014000 	.word	0x40014000
 8005264:	40001800 	.word	0x40001800

08005268 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68da      	ldr	r2, [r3, #12]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f022 0201 	bic.w	r2, r2, #1
 800527e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6a1a      	ldr	r2, [r3, #32]
 8005286:	f241 1311 	movw	r3, #4369	; 0x1111
 800528a:	4013      	ands	r3, r2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10f      	bne.n	80052b0 <HAL_TIM_Base_Stop_IT+0x48>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6a1a      	ldr	r2, [r3, #32]
 8005296:	f240 4344 	movw	r3, #1092	; 0x444
 800529a:	4013      	ands	r3, r2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d107      	bne.n	80052b0 <HAL_TIM_Base_Stop_IT+0x48>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0201 	bic.w	r2, r2, #1
 80052ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b082      	sub	sp, #8
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e041      	b.n	800535c <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d106      	bne.n	80052f2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f839 	bl	8005364 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2202      	movs	r2, #2
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	3304      	adds	r3, #4
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f000 fda9 	bl	8005e5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
 8005384:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d104      	bne.n	8005396 <HAL_TIM_IC_Start_DMA+0x1e>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005392:	b2db      	uxtb	r3, r3
 8005394:	e013      	b.n	80053be <HAL_TIM_IC_Start_DMA+0x46>
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b04      	cmp	r3, #4
 800539a:	d104      	bne.n	80053a6 <HAL_TIM_IC_Start_DMA+0x2e>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	e00b      	b.n	80053be <HAL_TIM_IC_Start_DMA+0x46>
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d104      	bne.n	80053b6 <HAL_TIM_IC_Start_DMA+0x3e>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	e003      	b.n	80053be <HAL_TIM_IC_Start_DMA+0x46>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d104      	bne.n	80053d0 <HAL_TIM_IC_Start_DMA+0x58>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	e013      	b.n	80053f8 <HAL_TIM_IC_Start_DMA+0x80>
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d104      	bne.n	80053e0 <HAL_TIM_IC_Start_DMA+0x68>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	e00b      	b.n	80053f8 <HAL_TIM_IC_Start_DMA+0x80>
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d104      	bne.n	80053f0 <HAL_TIM_IC_Start_DMA+0x78>
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	e003      	b.n	80053f8 <HAL_TIM_IC_Start_DMA+0x80>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80053fa:	7dfb      	ldrb	r3, [r7, #23]
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d002      	beq.n	8005406 <HAL_TIM_IC_Start_DMA+0x8e>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8005400:	7dbb      	ldrb	r3, [r7, #22]
 8005402:	2b02      	cmp	r3, #2
 8005404:	d101      	bne.n	800540a <HAL_TIM_IC_Start_DMA+0x92>
  {
    return HAL_BUSY;
 8005406:	2302      	movs	r3, #2
 8005408:	e145      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d143      	bne.n	8005498 <HAL_TIM_IC_Start_DMA+0x120>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8005410:	7dbb      	ldrb	r3, [r7, #22]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d140      	bne.n	8005498 <HAL_TIM_IC_Start_DMA+0x120>
  {
    if ((pData == NULL) && (Length > 0U))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d104      	bne.n	8005426 <HAL_TIM_IC_Start_DMA+0xae>
 800541c:	887b      	ldrh	r3, [r7, #2]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_TIM_IC_Start_DMA+0xae>
    {
      return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e137      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d104      	bne.n	8005436 <HAL_TIM_IC_Start_DMA+0xbe>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005434:	e013      	b.n	800545e <HAL_TIM_IC_Start_DMA+0xe6>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b04      	cmp	r3, #4
 800543a:	d104      	bne.n	8005446 <HAL_TIM_IC_Start_DMA+0xce>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2202      	movs	r2, #2
 8005440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005444:	e00b      	b.n	800545e <HAL_TIM_IC_Start_DMA+0xe6>
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	2b08      	cmp	r3, #8
 800544a:	d104      	bne.n	8005456 <HAL_TIM_IC_Start_DMA+0xde>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005454:	e003      	b.n	800545e <HAL_TIM_IC_Start_DMA+0xe6>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2202      	movs	r2, #2
 800545a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d104      	bne.n	800546e <HAL_TIM_IC_Start_DMA+0xf6>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 800546c:	e016      	b.n	800549c <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b04      	cmp	r3, #4
 8005472:	d104      	bne.n	800547e <HAL_TIM_IC_Start_DMA+0x106>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2202      	movs	r2, #2
 8005478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 800547c:	e00e      	b.n	800549c <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b08      	cmp	r3, #8
 8005482:	d104      	bne.n	800548e <HAL_TIM_IC_Start_DMA+0x116>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 800548c:	e006      	b.n	800549c <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2202      	movs	r2, #2
 8005492:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 8005496:	e001      	b.n	800549c <HAL_TIM_IC_Start_DMA+0x124>
    }
  }
  else
  {
    return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e0fc      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b0c      	cmp	r3, #12
 80054a0:	f200 80ae 	bhi.w	8005600 <HAL_TIM_IC_Start_DMA+0x288>
 80054a4:	a201      	add	r2, pc, #4	; (adr r2, 80054ac <HAL_TIM_IC_Start_DMA+0x134>)
 80054a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054aa:	bf00      	nop
 80054ac:	080054e1 	.word	0x080054e1
 80054b0:	08005601 	.word	0x08005601
 80054b4:	08005601 	.word	0x08005601
 80054b8:	08005601 	.word	0x08005601
 80054bc:	08005529 	.word	0x08005529
 80054c0:	08005601 	.word	0x08005601
 80054c4:	08005601 	.word	0x08005601
 80054c8:	08005601 	.word	0x08005601
 80054cc:	08005571 	.word	0x08005571
 80054d0:	08005601 	.word	0x08005601
 80054d4:	08005601 	.word	0x08005601
 80054d8:	08005601 	.word	0x08005601
 80054dc:	080055b9 	.word	0x080055b9
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	4a6e      	ldr	r2, [pc, #440]	; (80056a0 <HAL_TIM_IC_Start_DMA+0x328>)
 80054e6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ec:	4a6d      	ldr	r2, [pc, #436]	; (80056a4 <HAL_TIM_IC_Start_DMA+0x32c>)
 80054ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	4a6c      	ldr	r2, [pc, #432]	; (80056a8 <HAL_TIM_IC_Start_DMA+0x330>)
 80054f6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3334      	adds	r3, #52	; 0x34
 8005502:	4619      	mov	r1, r3
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	887b      	ldrh	r3, [r7, #2]
 8005508:	f7fe f8ec 	bl	80036e4 <HAL_DMA_Start_IT>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <HAL_TIM_IC_Start_DMA+0x19e>
      {
        /* Return error status */
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e0bf      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005524:	60da      	str	r2, [r3, #12]
      break;
 8005526:	e06c      	b.n	8005602 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552c:	4a5c      	ldr	r2, [pc, #368]	; (80056a0 <HAL_TIM_IC_Start_DMA+0x328>)
 800552e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005534:	4a5b      	ldr	r2, [pc, #364]	; (80056a4 <HAL_TIM_IC_Start_DMA+0x32c>)
 8005536:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553c:	4a5a      	ldr	r2, [pc, #360]	; (80056a8 <HAL_TIM_IC_Start_DMA+0x330>)
 800553e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3338      	adds	r3, #56	; 0x38
 800554a:	4619      	mov	r1, r3
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	887b      	ldrh	r3, [r7, #2]
 8005550:	f7fe f8c8 	bl	80036e4 <HAL_DMA_Start_IT>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <HAL_TIM_IC_Start_DMA+0x1e6>
      {
        /* Return error status */
        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e09b      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800556c:	60da      	str	r2, [r3, #12]
      break;
 800556e:	e048      	b.n	8005602 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005574:	4a4a      	ldr	r2, [pc, #296]	; (80056a0 <HAL_TIM_IC_Start_DMA+0x328>)
 8005576:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557c:	4a49      	ldr	r2, [pc, #292]	; (80056a4 <HAL_TIM_IC_Start_DMA+0x32c>)
 800557e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005584:	4a48      	ldr	r2, [pc, #288]	; (80056a8 <HAL_TIM_IC_Start_DMA+0x330>)
 8005586:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	333c      	adds	r3, #60	; 0x3c
 8005592:	4619      	mov	r1, r3
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	887b      	ldrh	r3, [r7, #2]
 8005598:	f7fe f8a4 	bl	80036e4 <HAL_DMA_Start_IT>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_TIM_IC_Start_DMA+0x22e>
      {
        /* Return error status */
        return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e077      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b4:	60da      	str	r2, [r3, #12]
      break;
 80055b6:	e024      	b.n	8005602 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	4a38      	ldr	r2, [pc, #224]	; (80056a0 <HAL_TIM_IC_Start_DMA+0x328>)
 80055be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c4:	4a37      	ldr	r2, [pc, #220]	; (80056a4 <HAL_TIM_IC_Start_DMA+0x32c>)
 80055c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055cc:	4a36      	ldr	r2, [pc, #216]	; (80056a8 <HAL_TIM_IC_Start_DMA+0x330>)
 80055ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3340      	adds	r3, #64	; 0x40
 80055da:	4619      	mov	r1, r3
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	887b      	ldrh	r3, [r7, #2]
 80055e0:	f7fe f880 	bl	80036e4 <HAL_DMA_Start_IT>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <HAL_TIM_IC_Start_DMA+0x276>
      {
        /* Return error status */
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e053      	b.n	8005696 <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80055fc:	60da      	str	r2, [r3, #12]
      break;
 80055fe:	e000      	b.n	8005602 <HAL_TIM_IC_Start_DMA+0x28a>
    }

    default:
      break;
 8005600:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2201      	movs	r2, #1
 8005608:	68b9      	ldr	r1, [r7, #8]
 800560a:	4618      	mov	r0, r3
 800560c:	f000 ff18 	bl	8006440 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a25      	ldr	r2, [pc, #148]	; (80056ac <HAL_TIM_IC_Start_DMA+0x334>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d022      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005622:	d01d      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a21      	ldr	r2, [pc, #132]	; (80056b0 <HAL_TIM_IC_Start_DMA+0x338>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d018      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a20      	ldr	r2, [pc, #128]	; (80056b4 <HAL_TIM_IC_Start_DMA+0x33c>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d013      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a1e      	ldr	r2, [pc, #120]	; (80056b8 <HAL_TIM_IC_Start_DMA+0x340>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d00e      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a1d      	ldr	r2, [pc, #116]	; (80056bc <HAL_TIM_IC_Start_DMA+0x344>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d009      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a1b      	ldr	r2, [pc, #108]	; (80056c0 <HAL_TIM_IC_Start_DMA+0x348>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d004      	beq.n	8005660 <HAL_TIM_IC_Start_DMA+0x2e8>
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a1a      	ldr	r2, [pc, #104]	; (80056c4 <HAL_TIM_IC_Start_DMA+0x34c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d111      	bne.n	8005684 <HAL_TIM_IC_Start_DMA+0x30c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	2b06      	cmp	r3, #6
 8005670:	d010      	beq.n	8005694 <HAL_TIM_IC_Start_DMA+0x31c>
    {
      __HAL_TIM_ENABLE(htim);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f042 0201 	orr.w	r2, r2, #1
 8005680:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005682:	e007      	b.n	8005694 <HAL_TIM_IC_Start_DMA+0x31c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 0201 	orr.w	r2, r2, #1
 8005692:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3718      	adds	r7, #24
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	08005d2b 	.word	0x08005d2b
 80056a4:	08005df3 	.word	0x08005df3
 80056a8:	08005c99 	.word	0x08005c99
 80056ac:	40010000 	.word	0x40010000
 80056b0:	40000400 	.word	0x40000400
 80056b4:	40000800 	.word	0x40000800
 80056b8:	40000c00 	.word	0x40000c00
 80056bc:	40010400 	.word	0x40010400
 80056c0:	40014000 	.word	0x40014000
 80056c4:	40001800 	.word	0x40001800

080056c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d122      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	f003 0302 	and.w	r3, r3, #2
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d11b      	bne.n	8005724 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f06f 0202 	mvn.w	r2, #2
 80056f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	f003 0303 	and.w	r3, r3, #3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 fa92 	bl	8005c34 <HAL_TIM_IC_CaptureCallback>
 8005710:	e005      	b.n	800571e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 fa84 	bl	8005c20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 fa9f 	bl	8005c5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	f003 0304 	and.w	r3, r3, #4
 800572e:	2b04      	cmp	r3, #4
 8005730:	d122      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b04      	cmp	r3, #4
 800573e:	d11b      	bne.n	8005778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f06f 0204 	mvn.w	r2, #4
 8005748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2202      	movs	r2, #2
 800574e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 fa68 	bl	8005c34 <HAL_TIM_IC_CaptureCallback>
 8005764:	e005      	b.n	8005772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fa5a 	bl	8005c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fa75 	bl	8005c5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	f003 0308 	and.w	r3, r3, #8
 8005782:	2b08      	cmp	r3, #8
 8005784:	d122      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f003 0308 	and.w	r3, r3, #8
 8005790:	2b08      	cmp	r3, #8
 8005792:	d11b      	bne.n	80057cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f06f 0208 	mvn.w	r2, #8
 800579c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2204      	movs	r2, #4
 80057a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fa3e 	bl	8005c34 <HAL_TIM_IC_CaptureCallback>
 80057b8:	e005      	b.n	80057c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa30 	bl	8005c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fa4b 	bl	8005c5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	f003 0310 	and.w	r3, r3, #16
 80057d6:	2b10      	cmp	r3, #16
 80057d8:	d122      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f003 0310 	and.w	r3, r3, #16
 80057e4:	2b10      	cmp	r3, #16
 80057e6:	d11b      	bne.n	8005820 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0210 	mvn.w	r2, #16
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2208      	movs	r2, #8
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa14 	bl	8005c34 <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fa06 	bl	8005c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fa21 	bl	8005c5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	d10e      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b01      	cmp	r3, #1
 800583a:	d107      	bne.n	800584c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f06f 0201 	mvn.w	r2, #1
 8005844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f9e0 	bl	8005c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b80      	cmp	r3, #128	; 0x80
 8005858:	d10e      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005864:	2b80      	cmp	r3, #128	; 0x80
 8005866:	d107      	bne.n	8005878 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005870:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fe90 	bl	8006598 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005882:	2b40      	cmp	r3, #64	; 0x40
 8005884:	d10e      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005890:	2b40      	cmp	r3, #64	; 0x40
 8005892:	d107      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800589c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f9e6 	bl	8005c70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	f003 0320 	and.w	r3, r3, #32
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	d10e      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b20      	cmp	r3, #32
 80058be:	d107      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0220 	mvn.w	r2, #32
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fe5a 	bl	8006584 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d0:	bf00      	nop
 80058d2:	3708      	adds	r7, #8
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d101      	bne.n	80058f2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80058ee:	2302      	movs	r3, #2
 80058f0:	e082      	b.n	80059f8 <HAL_TIM_IC_ConfigChannel+0x120>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d11b      	bne.n	8005938 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6818      	ldr	r0, [r3, #0]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	6819      	ldr	r1, [r3, #0]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f000 fbd2 	bl	80060b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 020c 	bic.w	r2, r2, #12
 8005922:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6999      	ldr	r1, [r3, #24]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	689a      	ldr	r2, [r3, #8]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	619a      	str	r2, [r3, #24]
 8005936:	e05a      	b.n	80059ee <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b04      	cmp	r3, #4
 800593c:	d11c      	bne.n	8005978 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6818      	ldr	r0, [r3, #0]
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	6819      	ldr	r1, [r3, #0]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	f000 fc56 	bl	80061fe <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699a      	ldr	r2, [r3, #24]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005960:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	6999      	ldr	r1, [r3, #24]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	021a      	lsls	r2, r3, #8
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	430a      	orrs	r2, r1
 8005974:	619a      	str	r2, [r3, #24]
 8005976:	e03a      	b.n	80059ee <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b08      	cmp	r3, #8
 800597c:	d11b      	bne.n	80059b6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	6819      	ldr	r1, [r3, #0]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f000 fca3 	bl	80062d8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69da      	ldr	r2, [r3, #28]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 020c 	bic.w	r2, r2, #12
 80059a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69d9      	ldr	r1, [r3, #28]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	61da      	str	r2, [r3, #28]
 80059b4:	e01b      	b.n	80059ee <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6818      	ldr	r0, [r3, #0]
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f000 fcc3 	bl	8006350 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	69da      	ldr	r2, [r3, #28]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80059d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	69d9      	ldr	r1, [r3, #28]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	021a      	lsls	r2, r3, #8
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIM_ConfigClockSource+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e0b3      	b.n	8005b80 <HAL_TIM_ConfigClockSource+0x180>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a3e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a50:	d03e      	beq.n	8005ad0 <HAL_TIM_ConfigClockSource+0xd0>
 8005a52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a56:	f200 8087 	bhi.w	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	f000 8085 	beq.w	8005b6c <HAL_TIM_ConfigClockSource+0x16c>
 8005a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a66:	d87f      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a68:	2b70      	cmp	r3, #112	; 0x70
 8005a6a:	d01a      	beq.n	8005aa2 <HAL_TIM_ConfigClockSource+0xa2>
 8005a6c:	2b70      	cmp	r3, #112	; 0x70
 8005a6e:	d87b      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a70:	2b60      	cmp	r3, #96	; 0x60
 8005a72:	d050      	beq.n	8005b16 <HAL_TIM_ConfigClockSource+0x116>
 8005a74:	2b60      	cmp	r3, #96	; 0x60
 8005a76:	d877      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a78:	2b50      	cmp	r3, #80	; 0x50
 8005a7a:	d03c      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0xf6>
 8005a7c:	2b50      	cmp	r3, #80	; 0x50
 8005a7e:	d873      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a80:	2b40      	cmp	r3, #64	; 0x40
 8005a82:	d058      	beq.n	8005b36 <HAL_TIM_ConfigClockSource+0x136>
 8005a84:	2b40      	cmp	r3, #64	; 0x40
 8005a86:	d86f      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a88:	2b30      	cmp	r3, #48	; 0x30
 8005a8a:	d064      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x156>
 8005a8c:	2b30      	cmp	r3, #48	; 0x30
 8005a8e:	d86b      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	d060      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x156>
 8005a94:	2b20      	cmp	r3, #32
 8005a96:	d867      	bhi.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d05c      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x156>
 8005a9c:	2b10      	cmp	r3, #16
 8005a9e:	d05a      	beq.n	8005b56 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005aa0:	e062      	b.n	8005b68 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	6899      	ldr	r1, [r3, #8]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f000 fca5 	bl	8006400 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ac4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	609a      	str	r2, [r3, #8]
      break;
 8005ace:	e04e      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6818      	ldr	r0, [r3, #0]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	6899      	ldr	r1, [r3, #8]
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f000 fc8e 	bl	8006400 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689a      	ldr	r2, [r3, #8]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005af2:	609a      	str	r2, [r3, #8]
      break;
 8005af4:	e03b      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	6859      	ldr	r1, [r3, #4]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	461a      	mov	r2, r3
 8005b04:	f000 fb4c 	bl	80061a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2150      	movs	r1, #80	; 0x50
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f000 fc5b 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005b14:	e02b      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6859      	ldr	r1, [r3, #4]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	461a      	mov	r2, r3
 8005b24:	f000 fba8 	bl	8006278 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2160      	movs	r1, #96	; 0x60
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f000 fc4b 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005b34:	e01b      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6818      	ldr	r0, [r3, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	6859      	ldr	r1, [r3, #4]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	461a      	mov	r2, r3
 8005b44:	f000 fb2c 	bl	80061a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	2140      	movs	r1, #64	; 0x40
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 fc3b 	bl	80063ca <TIM_ITRx_SetConfig>
      break;
 8005b54:	e00b      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4610      	mov	r0, r2
 8005b62:	f000 fc32 	bl	80063ca <TIM_ITRx_SetConfig>
        break;
 8005b66:	e002      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b68:	bf00      	nop
 8005b6a:	e000      	b.n	8005b6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d101      	bne.n	8005ba0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e031      	b.n	8005c04 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005bb0:	6839      	ldr	r1, [r7, #0]
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f9f2 	bl	8005f9c <TIM_SlaveTimer_SetConfig>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d009      	beq.n	8005bd2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e018      	b.n	8005c04 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005be0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005bf0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3708      	adds	r7, #8
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c14:	bf00      	nop
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d107      	bne.n	8005cc0 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cbe:	e02a      	b.n	8005d16 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d107      	bne.n	8005cda <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cd8:	e01d      	b.n	8005d16 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d107      	bne.n	8005cf4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2204      	movs	r2, #4
 8005ce8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cf2:	e010      	b.n	8005d16 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d107      	bne.n	8005d0e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2208      	movs	r2, #8
 8005d02:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d0c:	e003      	b.n	8005d16 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff ffb4 	bl	8005c84 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	771a      	strb	r2, [r3, #28]
}
 8005d22:	bf00      	nop
 8005d24:	3710      	adds	r7, #16
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b084      	sub	sp, #16
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d36:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d10f      	bne.n	8005d62 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2201      	movs	r2, #1
 8005d46:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d146      	bne.n	8005dde <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d60:	e03d      	b.n	8005dde <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d10f      	bne.n	8005d8c <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2202      	movs	r2, #2
 8005d70:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d131      	bne.n	8005dde <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d8a:	e028      	b.n	8005dde <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d10f      	bne.n	8005db6 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2204      	movs	r2, #4
 8005d9a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d11c      	bne.n	8005dde <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005db4:	e013      	b.n	8005dde <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d10e      	bne.n	8005dde <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2208      	movs	r2, #8
 8005dc4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d107      	bne.n	8005dde <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f7ff ff28 	bl	8005c34 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	771a      	strb	r2, [r3, #28]
}
 8005dea:	bf00      	nop
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b084      	sub	sp, #16
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d103      	bne.n	8005e12 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	771a      	strb	r2, [r3, #28]
 8005e10:	e019      	b.n	8005e46 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d103      	bne.n	8005e24 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2202      	movs	r2, #2
 8005e20:	771a      	strb	r2, [r3, #28]
 8005e22:	e010      	b.n	8005e46 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d103      	bne.n	8005e36 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2204      	movs	r2, #4
 8005e32:	771a      	strb	r2, [r3, #28]
 8005e34:	e007      	b.n	8005e46 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d102      	bne.n	8005e46 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2208      	movs	r2, #8
 8005e44:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f7ff fefe 	bl	8005c48 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	771a      	strb	r2, [r3, #28]
}
 8005e52:	bf00      	nop
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
	...

08005e5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a40      	ldr	r2, [pc, #256]	; (8005f70 <TIM_Base_SetConfig+0x114>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d013      	beq.n	8005e9c <TIM_Base_SetConfig+0x40>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e7a:	d00f      	beq.n	8005e9c <TIM_Base_SetConfig+0x40>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a3d      	ldr	r2, [pc, #244]	; (8005f74 <TIM_Base_SetConfig+0x118>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d00b      	beq.n	8005e9c <TIM_Base_SetConfig+0x40>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a3c      	ldr	r2, [pc, #240]	; (8005f78 <TIM_Base_SetConfig+0x11c>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d007      	beq.n	8005e9c <TIM_Base_SetConfig+0x40>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a3b      	ldr	r2, [pc, #236]	; (8005f7c <TIM_Base_SetConfig+0x120>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d003      	beq.n	8005e9c <TIM_Base_SetConfig+0x40>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a3a      	ldr	r2, [pc, #232]	; (8005f80 <TIM_Base_SetConfig+0x124>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d108      	bne.n	8005eae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a2f      	ldr	r2, [pc, #188]	; (8005f70 <TIM_Base_SetConfig+0x114>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d02b      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ebc:	d027      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a2c      	ldr	r2, [pc, #176]	; (8005f74 <TIM_Base_SetConfig+0x118>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d023      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a2b      	ldr	r2, [pc, #172]	; (8005f78 <TIM_Base_SetConfig+0x11c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d01f      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a2a      	ldr	r2, [pc, #168]	; (8005f7c <TIM_Base_SetConfig+0x120>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d01b      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a29      	ldr	r2, [pc, #164]	; (8005f80 <TIM_Base_SetConfig+0x124>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d017      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a28      	ldr	r2, [pc, #160]	; (8005f84 <TIM_Base_SetConfig+0x128>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d013      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a27      	ldr	r2, [pc, #156]	; (8005f88 <TIM_Base_SetConfig+0x12c>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00f      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a26      	ldr	r2, [pc, #152]	; (8005f8c <TIM_Base_SetConfig+0x130>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d00b      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a25      	ldr	r2, [pc, #148]	; (8005f90 <TIM_Base_SetConfig+0x134>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d007      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a24      	ldr	r2, [pc, #144]	; (8005f94 <TIM_Base_SetConfig+0x138>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d003      	beq.n	8005f0e <TIM_Base_SetConfig+0xb2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a23      	ldr	r2, [pc, #140]	; (8005f98 <TIM_Base_SetConfig+0x13c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d108      	bne.n	8005f20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a0a      	ldr	r2, [pc, #40]	; (8005f70 <TIM_Base_SetConfig+0x114>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d003      	beq.n	8005f54 <TIM_Base_SetConfig+0xf8>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a0c      	ldr	r2, [pc, #48]	; (8005f80 <TIM_Base_SetConfig+0x124>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d103      	bne.n	8005f5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	691a      	ldr	r2, [r3, #16]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	615a      	str	r2, [r3, #20]
}
 8005f62:	bf00      	nop
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40010000 	.word	0x40010000
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800
 8005f7c:	40000c00 	.word	0x40000c00
 8005f80:	40010400 	.word	0x40010400
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40014400 	.word	0x40014400
 8005f8c:	40014800 	.word	0x40014800
 8005f90:	40001800 	.word	0x40001800
 8005f94:	40001c00 	.word	0x40001c00
 8005f98:	40002000 	.word	0x40002000

08005f9c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fb4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	f023 0307 	bic.w	r3, r3, #7
 8005fc6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	2b70      	cmp	r3, #112	; 0x70
 8005fe0:	d01a      	beq.n	8006018 <TIM_SlaveTimer_SetConfig+0x7c>
 8005fe2:	2b70      	cmp	r3, #112	; 0x70
 8005fe4:	d860      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fe6:	2b60      	cmp	r3, #96	; 0x60
 8005fe8:	d054      	beq.n	8006094 <TIM_SlaveTimer_SetConfig+0xf8>
 8005fea:	2b60      	cmp	r3, #96	; 0x60
 8005fec:	d85c      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8005fee:	2b50      	cmp	r3, #80	; 0x50
 8005ff0:	d046      	beq.n	8006080 <TIM_SlaveTimer_SetConfig+0xe4>
 8005ff2:	2b50      	cmp	r3, #80	; 0x50
 8005ff4:	d858      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8005ff6:	2b40      	cmp	r3, #64	; 0x40
 8005ff8:	d019      	beq.n	800602e <TIM_SlaveTimer_SetConfig+0x92>
 8005ffa:	2b40      	cmp	r3, #64	; 0x40
 8005ffc:	d854      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8005ffe:	2b30      	cmp	r3, #48	; 0x30
 8006000:	d054      	beq.n	80060ac <TIM_SlaveTimer_SetConfig+0x110>
 8006002:	2b30      	cmp	r3, #48	; 0x30
 8006004:	d850      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8006006:	2b20      	cmp	r3, #32
 8006008:	d050      	beq.n	80060ac <TIM_SlaveTimer_SetConfig+0x110>
 800600a:	2b20      	cmp	r3, #32
 800600c:	d84c      	bhi.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
 800600e:	2b00      	cmp	r3, #0
 8006010:	d04c      	beq.n	80060ac <TIM_SlaveTimer_SetConfig+0x110>
 8006012:	2b10      	cmp	r3, #16
 8006014:	d04a      	beq.n	80060ac <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8006016:	e047      	b.n	80060a8 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6818      	ldr	r0, [r3, #0]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	68d9      	ldr	r1, [r3, #12]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	691b      	ldr	r3, [r3, #16]
 8006028:	f000 f9ea 	bl	8006400 <TIM_ETR_SetConfig>
      break;
 800602c:	e03f      	b.n	80060ae <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b05      	cmp	r3, #5
 8006034:	d101      	bne.n	800603a <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e03a      	b.n	80060b0 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6a1a      	ldr	r2, [r3, #32]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 0201 	bic.w	r2, r2, #1
 8006050:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006060:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	4313      	orrs	r3, r2
 800606c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	621a      	str	r2, [r3, #32]
      break;
 800607e:	e016      	b.n	80060ae <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6818      	ldr	r0, [r3, #0]
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	6899      	ldr	r1, [r3, #8]
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	461a      	mov	r2, r3
 800608e:	f000 f887 	bl	80061a0 <TIM_TI1_ConfigInputStage>
      break;
 8006092:	e00c      	b.n	80060ae <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6818      	ldr	r0, [r3, #0]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	6899      	ldr	r1, [r3, #8]
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	461a      	mov	r2, r3
 80060a2:	f000 f8e9 	bl	8006278 <TIM_TI2_ConfigInputStage>
      break;
 80060a6:	e002      	b.n	80060ae <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80060a8:	bf00      	nop
 80060aa:	e000      	b.n	80060ae <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80060ac:	bf00      	nop
  }
  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3718      	adds	r7, #24
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	f023 0201 	bic.w	r2, r3, #1
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4a28      	ldr	r2, [pc, #160]	; (8006184 <TIM_TI1_SetConfig+0xcc>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d01b      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ec:	d017      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	4a25      	ldr	r2, [pc, #148]	; (8006188 <TIM_TI1_SetConfig+0xd0>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d013      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	4a24      	ldr	r2, [pc, #144]	; (800618c <TIM_TI1_SetConfig+0xd4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d00f      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	4a23      	ldr	r2, [pc, #140]	; (8006190 <TIM_TI1_SetConfig+0xd8>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d00b      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	4a22      	ldr	r2, [pc, #136]	; (8006194 <TIM_TI1_SetConfig+0xdc>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d007      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	4a21      	ldr	r2, [pc, #132]	; (8006198 <TIM_TI1_SetConfig+0xe0>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d003      	beq.n	800611e <TIM_TI1_SetConfig+0x66>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	4a20      	ldr	r2, [pc, #128]	; (800619c <TIM_TI1_SetConfig+0xe4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d101      	bne.n	8006122 <TIM_TI1_SetConfig+0x6a>
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <TIM_TI1_SetConfig+0x6c>
 8006122:	2300      	movs	r3, #0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d008      	beq.n	800613a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f023 0303 	bic.w	r3, r3, #3
 800612e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4313      	orrs	r3, r2
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	e003      	b.n	8006142 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	f043 0301 	orr.w	r3, r3, #1
 8006140:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006148:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	b2db      	uxtb	r3, r3
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f023 030a 	bic.w	r3, r3, #10
 800615c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f003 030a 	and.w	r3, r3, #10
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	4313      	orrs	r3, r2
 8006168:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	697a      	ldr	r2, [r7, #20]
 800616e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	bf00      	nop
 8006178:	371c      	adds	r7, #28
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40010000 	.word	0x40010000
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40010400 	.word	0x40010400
 8006198:	40014000 	.word	0x40014000
 800619c:	40001800 	.word	0x40001800

080061a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	f023 0201 	bic.w	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	011b      	lsls	r3, r3, #4
 80061d0:	693a      	ldr	r2, [r7, #16]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f023 030a 	bic.w	r3, r3, #10
 80061dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	621a      	str	r2, [r3, #32]
}
 80061f2:	bf00      	nop
 80061f4:	371c      	adds	r7, #28
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061fe:	b480      	push	{r7}
 8006200:	b087      	sub	sp, #28
 8006202:	af00      	add	r7, sp, #0
 8006204:	60f8      	str	r0, [r7, #12]
 8006206:	60b9      	str	r1, [r7, #8]
 8006208:	607a      	str	r2, [r7, #4]
 800620a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a1b      	ldr	r3, [r3, #32]
 8006210:	f023 0210 	bic.w	r2, r3, #16
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800622a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	021b      	lsls	r3, r3, #8
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800623c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	031b      	lsls	r3, r3, #12
 8006242:	b29b      	uxth	r3, r3
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006250:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	011b      	lsls	r3, r3, #4
 8006256:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	4313      	orrs	r3, r2
 800625e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	621a      	str	r2, [r3, #32]
}
 800626c:	bf00      	nop
 800626e:	371c      	adds	r7, #28
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006278:	b480      	push	{r7}
 800627a:	b087      	sub	sp, #28
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6a1b      	ldr	r3, [r3, #32]
 8006288:	f023 0210 	bic.w	r2, r3, #16
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	031b      	lsls	r3, r3, #12
 80062a8:	697a      	ldr	r2, [r7, #20]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	693a      	ldr	r2, [r7, #16]
 80062bc:	4313      	orrs	r3, r2
 80062be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	621a      	str	r2, [r3, #32]
}
 80062cc:	bf00      	nop
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
 80062e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6a1b      	ldr	r3, [r3, #32]
 80062fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f023 0303 	bic.w	r3, r3, #3
 8006304:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4313      	orrs	r3, r2
 800630c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006314:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	011b      	lsls	r3, r3, #4
 800631a:	b2db      	uxtb	r3, r3
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	4313      	orrs	r3, r2
 8006320:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006328:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	021b      	lsls	r3, r3, #8
 800632e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	4313      	orrs	r3, r2
 8006336:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	621a      	str	r2, [r3, #32]
}
 8006344:	bf00      	nop
 8006346:	371c      	adds	r7, #28
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	69db      	ldr	r3, [r3, #28]
 800636e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800637c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	021b      	lsls	r3, r3, #8
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	4313      	orrs	r3, r2
 8006386:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800638e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	031b      	lsls	r3, r3, #12
 8006394:	b29b      	uxth	r3, r3
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	4313      	orrs	r3, r2
 800639a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80063a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	031b      	lsls	r3, r3, #12
 80063a8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	697a      	ldr	r2, [r7, #20]
 80063b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	621a      	str	r2, [r3, #32]
}
 80063be:	bf00      	nop
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063ca:	b480      	push	{r7}
 80063cc:	b085      	sub	sp, #20
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
 80063d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	f043 0307 	orr.w	r3, r3, #7
 80063ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	609a      	str	r2, [r3, #8]
}
 80063f4:	bf00      	nop
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006400:	b480      	push	{r7}
 8006402:	b087      	sub	sp, #28
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800641a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	021a      	lsls	r2, r3, #8
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	431a      	orrs	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	4313      	orrs	r3, r2
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	609a      	str	r2, [r3, #8]
}
 8006434:	bf00      	nop
 8006436:	371c      	adds	r7, #28
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f003 031f 	and.w	r3, r3, #31
 8006452:	2201      	movs	r2, #1
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6a1a      	ldr	r2, [r3, #32]
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	43db      	mvns	r3, r3
 8006462:	401a      	ands	r2, r3
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6a1a      	ldr	r2, [r3, #32]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	f003 031f 	and.w	r3, r3, #31
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	fa01 f303 	lsl.w	r3, r1, r3
 8006478:	431a      	orrs	r2, r3
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
	...

0800648c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800649c:	2b01      	cmp	r3, #1
 800649e:	d101      	bne.n	80064a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064a0:	2302      	movs	r3, #2
 80064a2:	e05a      	b.n	800655a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	68fa      	ldr	r2, [r7, #12]
 80064dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a21      	ldr	r2, [pc, #132]	; (8006568 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d022      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f0:	d01d      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a1d      	ldr	r2, [pc, #116]	; (800656c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d018      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a1b      	ldr	r2, [pc, #108]	; (8006570 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d013      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a1a      	ldr	r2, [pc, #104]	; (8006574 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d00e      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a18      	ldr	r2, [pc, #96]	; (8006578 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d009      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a17      	ldr	r2, [pc, #92]	; (800657c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d004      	beq.n	800652e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a15      	ldr	r2, [pc, #84]	; (8006580 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d10c      	bne.n	8006548 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006534:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	4313      	orrs	r3, r2
 800653e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006558:	2300      	movs	r3, #0
}
 800655a:	4618      	mov	r0, r3
 800655c:	3714      	adds	r7, #20
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	40010000 	.word	0x40010000
 800656c:	40000400 	.word	0x40000400
 8006570:	40000800 	.word	0x40000800
 8006574:	40000c00 	.word	0x40000c00
 8006578:	40010400 	.word	0x40010400
 800657c:	40014000 	.word	0x40014000
 8006580:	40001800 	.word	0x40001800

08006584 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d101      	bne.n	80065be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e03f      	b.n	800663e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d106      	bne.n	80065d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7fc fbee 	bl	8002db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2224      	movs	r2, #36	; 0x24
 80065dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 fcf1 	bl	8006fd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006604:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	695a      	ldr	r2, [r3, #20]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006614:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68da      	ldr	r2, [r3, #12]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006624:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2220      	movs	r2, #32
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2220      	movs	r2, #32
 8006638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006646:	b480      	push	{r7}
 8006648:	b085      	sub	sp, #20
 800664a:	af00      	add	r7, sp, #0
 800664c:	60f8      	str	r0, [r7, #12]
 800664e:	60b9      	str	r1, [r7, #8]
 8006650:	4613      	mov	r3, r2
 8006652:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b20      	cmp	r3, #32
 800665e:	d130      	bne.n	80066c2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <HAL_UART_Transmit_IT+0x26>
 8006666:	88fb      	ldrh	r3, [r7, #6]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e029      	b.n	80066c4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006676:	2b01      	cmp	r3, #1
 8006678:	d101      	bne.n	800667e <HAL_UART_Transmit_IT+0x38>
 800667a:	2302      	movs	r3, #2
 800667c:	e022      	b.n	80066c4 <HAL_UART_Transmit_IT+0x7e>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	88fa      	ldrh	r2, [r7, #6]
 8006690:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	88fa      	ldrh	r2, [r7, #6]
 8006696:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2221      	movs	r2, #33	; 0x21
 80066a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68da      	ldr	r2, [r3, #12]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066bc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	e000      	b.n	80066c4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80066c2:	2302      	movs	r3, #2
  }
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3714      	adds	r7, #20
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	60f8      	str	r0, [r7, #12]
 80066d8:	60b9      	str	r1, [r7, #8]
 80066da:	4613      	mov	r3, r2
 80066dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	2b20      	cmp	r3, #32
 80066e8:	d11d      	bne.n	8006726 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d002      	beq.n	80066f6 <HAL_UART_Receive_IT+0x26>
 80066f0:	88fb      	ldrh	r3, [r7, #6]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e016      	b.n	8006728 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006700:	2b01      	cmp	r3, #1
 8006702:	d101      	bne.n	8006708 <HAL_UART_Receive_IT+0x38>
 8006704:	2302      	movs	r3, #2
 8006706:	e00f      	b.n	8006728 <HAL_UART_Receive_IT+0x58>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2200      	movs	r2, #0
 8006714:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006716:	88fb      	ldrh	r3, [r7, #6]
 8006718:	461a      	mov	r2, r3
 800671a:	68b9      	ldr	r1, [r7, #8]
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 faca 	bl	8006cb6 <UART_Start_Receive_IT>
 8006722:	4603      	mov	r3, r0
 8006724:	e000      	b.n	8006728 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006726:	2302      	movs	r3, #2
  }
}
 8006728:	4618      	mov	r0, r3
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	4613      	mov	r3, r2
 800673c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b20      	cmp	r3, #32
 8006748:	d153      	bne.n	80067f2 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d002      	beq.n	8006756 <HAL_UART_Transmit_DMA+0x26>
 8006750:	88fb      	ldrh	r3, [r7, #6]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d101      	bne.n	800675a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e04c      	b.n	80067f4 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006760:	2b01      	cmp	r3, #1
 8006762:	d101      	bne.n	8006768 <HAL_UART_Transmit_DMA+0x38>
 8006764:	2302      	movs	r3, #2
 8006766:	e045      	b.n	80067f4 <HAL_UART_Transmit_DMA+0xc4>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006770:	68ba      	ldr	r2, [r7, #8]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	88fa      	ldrh	r2, [r7, #6]
 800677a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	88fa      	ldrh	r2, [r7, #6]
 8006780:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2221      	movs	r2, #33	; 0x21
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006794:	4a19      	ldr	r2, [pc, #100]	; (80067fc <HAL_UART_Transmit_DMA+0xcc>)
 8006796:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800679c:	4a18      	ldr	r2, [pc, #96]	; (8006800 <HAL_UART_Transmit_DMA+0xd0>)
 800679e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067a4:	4a17      	ldr	r2, [pc, #92]	; (8006804 <HAL_UART_Transmit_DMA+0xd4>)
 80067a6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ac:	2200      	movs	r2, #0
 80067ae:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80067b0:	f107 0308 	add.w	r3, r7, #8
 80067b4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	6819      	ldr	r1, [r3, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3304      	adds	r3, #4
 80067c4:	461a      	mov	r2, r3
 80067c6:	88fb      	ldrh	r3, [r7, #6]
 80067c8:	f7fc ff8c 	bl	80036e4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067d4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	695a      	ldr	r2, [r3, #20]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067ec:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80067ee:	2300      	movs	r3, #0
 80067f0:	e000      	b.n	80067f4 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80067f2:	2302      	movs	r3, #2
  }
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3718      	adds	r7, #24
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	08006bb5 	.word	0x08006bb5
 8006800:	08006c07 	.word	0x08006c07
 8006804:	08006c23 	.word	0x08006c23

08006808 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08a      	sub	sp, #40	; 0x28
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006828:	2300      	movs	r3, #0
 800682a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800682c:	2300      	movs	r3, #0
 800682e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006832:	f003 030f 	and.w	r3, r3, #15
 8006836:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d10d      	bne.n	800685a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800683e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b00      	cmp	r3, #0
 8006846:	d008      	beq.n	800685a <HAL_UART_IRQHandler+0x52>
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	f003 0320 	and.w	r3, r3, #32
 800684e:	2b00      	cmp	r3, #0
 8006850:	d003      	beq.n	800685a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 fb28 	bl	8006ea8 <UART_Receive_IT>
      return;
 8006858:	e17c      	b.n	8006b54 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	2b00      	cmp	r3, #0
 800685e:	f000 80b1 	beq.w	80069c4 <HAL_UART_IRQHandler+0x1bc>
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	d105      	bne.n	8006878 <HAL_UART_IRQHandler+0x70>
 800686c:	6a3b      	ldr	r3, [r7, #32]
 800686e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 80a6 	beq.w	80069c4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687a:	f003 0301 	and.w	r3, r3, #1
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00a      	beq.n	8006898 <HAL_UART_IRQHandler+0x90>
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006888:	2b00      	cmp	r3, #0
 800688a:	d005      	beq.n	8006898 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006890:	f043 0201 	orr.w	r2, r3, #1
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00a      	beq.n	80068b8 <HAL_UART_IRQHandler+0xb0>
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	f003 0301 	and.w	r3, r3, #1
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d005      	beq.n	80068b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b0:	f043 0202 	orr.w	r2, r3, #2
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00a      	beq.n	80068d8 <HAL_UART_IRQHandler+0xd0>
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d005      	beq.n	80068d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d0:	f043 0204 	orr.w	r2, r3, #4
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80068d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d00f      	beq.n	8006902 <HAL_UART_IRQHandler+0xfa>
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	f003 0320 	and.w	r3, r3, #32
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d104      	bne.n	80068f6 <HAL_UART_IRQHandler+0xee>
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d005      	beq.n	8006902 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fa:	f043 0208 	orr.w	r2, r3, #8
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	2b00      	cmp	r3, #0
 8006908:	f000 811f 	beq.w	8006b4a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800690c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	2b00      	cmp	r3, #0
 8006914:	d007      	beq.n	8006926 <HAL_UART_IRQHandler+0x11e>
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	f003 0320 	and.w	r3, r3, #32
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 fac1 	bl	8006ea8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006930:	2b40      	cmp	r3, #64	; 0x40
 8006932:	bf0c      	ite	eq
 8006934:	2301      	moveq	r3, #1
 8006936:	2300      	movne	r3, #0
 8006938:	b2db      	uxtb	r3, r3
 800693a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006940:	f003 0308 	and.w	r3, r3, #8
 8006944:	2b00      	cmp	r3, #0
 8006946:	d102      	bne.n	800694e <HAL_UART_IRQHandler+0x146>
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d031      	beq.n	80069b2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fa01 	bl	8006d56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800695e:	2b40      	cmp	r3, #64	; 0x40
 8006960:	d123      	bne.n	80069aa <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695a      	ldr	r2, [r3, #20]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006970:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006976:	2b00      	cmp	r3, #0
 8006978:	d013      	beq.n	80069a2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697e:	4a77      	ldr	r2, [pc, #476]	; (8006b5c <HAL_UART_IRQHandler+0x354>)
 8006980:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006986:	4618      	mov	r0, r3
 8006988:	f7fc ff74 	bl	8003874 <HAL_DMA_Abort_IT>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d016      	beq.n	80069c0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800699c:	4610      	mov	r0, r2
 800699e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a0:	e00e      	b.n	80069c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f8f0 	bl	8006b88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069a8:	e00a      	b.n	80069c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f8ec 	bl	8006b88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b0:	e006      	b.n	80069c0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 f8e8 	bl	8006b88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80069be:	e0c4      	b.n	8006b4a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069c0:	bf00      	nop
    return;
 80069c2:	e0c2      	b.n	8006b4a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	f040 80a2 	bne.w	8006b12 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80069ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d0:	f003 0310 	and.w	r3, r3, #16
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f000 809c 	beq.w	8006b12 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80069da:	6a3b      	ldr	r3, [r7, #32]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 8096 	beq.w	8006b12 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	60fb      	str	r3, [r7, #12]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	60fb      	str	r3, [r7, #12]
 80069fa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	695b      	ldr	r3, [r3, #20]
 8006a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a06:	2b40      	cmp	r3, #64	; 0x40
 8006a08:	d14f      	bne.n	8006aaa <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006a14:	8a3b      	ldrh	r3, [r7, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 8099 	beq.w	8006b4e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006a20:	8a3a      	ldrh	r2, [r7, #16]
 8006a22:	429a      	cmp	r2, r3
 8006a24:	f080 8093 	bcs.w	8006b4e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	8a3a      	ldrh	r2, [r7, #16]
 8006a2c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a32:	69db      	ldr	r3, [r3, #28]
 8006a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a38:	d02b      	beq.n	8006a92 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a48:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	695a      	ldr	r2, [r3, #20]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0201 	bic.w	r2, r2, #1
 8006a58:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	695a      	ldr	r2, [r3, #20]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a68:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2220      	movs	r2, #32
 8006a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0210 	bic.w	r2, r2, #16
 8006a86:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7fc fe81 	bl	8003794 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f87a 	bl	8006b9c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006aa8:	e051      	b.n	8006b4e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d047      	beq.n	8006b52 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8006ac2:	8a7b      	ldrh	r3, [r7, #18]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d044      	beq.n	8006b52 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006ad6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	695a      	ldr	r2, [r3, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f022 0201 	bic.w	r2, r2, #1
 8006ae6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68da      	ldr	r2, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f022 0210 	bic.w	r2, r2, #16
 8006b04:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006b06:	8a7b      	ldrh	r3, [r7, #18]
 8006b08:	4619      	mov	r1, r3
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f846 	bl	8006b9c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006b10:	e01f      	b.n	8006b52 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d008      	beq.n	8006b2e <HAL_UART_IRQHandler+0x326>
 8006b1c:	6a3b      	ldr	r3, [r7, #32]
 8006b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f956 	bl	8006dd8 <UART_Transmit_IT>
    return;
 8006b2c:	e012      	b.n	8006b54 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d00d      	beq.n	8006b54 <HAL_UART_IRQHandler+0x34c>
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d008      	beq.n	8006b54 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f998 	bl	8006e78 <UART_EndTransmit_IT>
    return;
 8006b48:	e004      	b.n	8006b54 <HAL_UART_IRQHandler+0x34c>
    return;
 8006b4a:	bf00      	nop
 8006b4c:	e002      	b.n	8006b54 <HAL_UART_IRQHandler+0x34c>
      return;
 8006b4e:	bf00      	nop
 8006b50:	e000      	b.n	8006b54 <HAL_UART_IRQHandler+0x34c>
      return;
 8006b52:	bf00      	nop
  }
}
 8006b54:	3728      	adds	r7, #40	; 0x28
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	08006db1 	.word	0x08006db1

08006b60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b68:	bf00      	nop
 8006b6a:	370c      	adds	r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d113      	bne.n	8006bf8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	695a      	ldr	r2, [r3, #20]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006be4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bf4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bf6:	e002      	b.n	8006bfe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f7ff ffb1 	bl	8006b60 <HAL_UART_TxCpltCallback>
}
 8006bfe:	bf00      	nop
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f7ff ffad 	bl	8006b74 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c1a:	bf00      	nop
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}

08006c22 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c22:	b580      	push	{r7, lr}
 8006c24:	b084      	sub	sp, #16
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c32:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3e:	2b80      	cmp	r3, #128	; 0x80
 8006c40:	bf0c      	ite	eq
 8006c42:	2301      	moveq	r3, #1
 8006c44:	2300      	movne	r3, #0
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b21      	cmp	r3, #33	; 0x21
 8006c54:	d108      	bne.n	8006c68 <UART_DMAError+0x46>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d005      	beq.n	8006c68 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006c62:	68b8      	ldr	r0, [r7, #8]
 8006c64:	f000 f861 	bl	8006d2a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c72:	2b40      	cmp	r3, #64	; 0x40
 8006c74:	bf0c      	ite	eq
 8006c76:	2301      	moveq	r3, #1
 8006c78:	2300      	movne	r3, #0
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b22      	cmp	r3, #34	; 0x22
 8006c88:	d108      	bne.n	8006c9c <UART_DMAError+0x7a>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d005      	beq.n	8006c9c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2200      	movs	r2, #0
 8006c94:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006c96:	68b8      	ldr	r0, [r7, #8]
 8006c98:	f000 f85d 	bl	8006d56 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca0:	f043 0210 	orr.w	r2, r3, #16
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ca8:	68b8      	ldr	r0, [r7, #8]
 8006caa:	f7ff ff6d 	bl	8006b88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cae:	bf00      	nop
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}

08006cb6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	60f8      	str	r0, [r7, #12]
 8006cbe:	60b9      	str	r1, [r7, #8]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	88fa      	ldrh	r2, [r7, #6]
 8006cce:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	88fa      	ldrh	r2, [r7, #6]
 8006cd4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2222      	movs	r2, #34	; 0x22
 8006ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cfa:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695a      	ldr	r2, [r3, #20]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68da      	ldr	r2, [r3, #12]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f042 0220 	orr.w	r2, r2, #32
 8006d1a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b083      	sub	sp, #12
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68da      	ldr	r2, [r3, #12]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006d40:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2220      	movs	r2, #32
 8006d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006d4a:	bf00      	nop
 8006d4c:	370c      	adds	r7, #12
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b083      	sub	sp, #12
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006d6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	695a      	ldr	r2, [r3, #20]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f022 0201 	bic.w	r2, r2, #1
 8006d7c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d107      	bne.n	8006d96 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68da      	ldr	r2, [r3, #12]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0210 	bic.w	r2, r2, #16
 8006d94:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2220      	movs	r2, #32
 8006d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2200      	movs	r2, #0
 8006da2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	f7ff fedc 	bl	8006b88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dd0:	bf00      	nop
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b21      	cmp	r3, #33	; 0x21
 8006dea:	d13e      	bne.n	8006e6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006df4:	d114      	bne.n	8006e20 <UART_Transmit_IT+0x48>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d110      	bne.n	8006e20 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	1c9a      	adds	r2, r3, #2
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	621a      	str	r2, [r3, #32]
 8006e1e:	e008      	b.n	8006e32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	1c59      	adds	r1, r3, #1
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	6211      	str	r1, [r2, #32]
 8006e2a:	781a      	ldrb	r2, [r3, #0]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	4619      	mov	r1, r3
 8006e40:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10f      	bne.n	8006e66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68da      	ldr	r2, [r3, #12]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68da      	ldr	r2, [r3, #12]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e66:	2300      	movs	r3, #0
 8006e68:	e000      	b.n	8006e6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e6a:	2302      	movs	r3, #2
  }
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3714      	adds	r7, #20
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	68da      	ldr	r2, [r3, #12]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2220      	movs	r2, #32
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7ff fe61 	bl	8006b60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b22      	cmp	r3, #34	; 0x22
 8006eba:	f040 8087 	bne.w	8006fcc <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ec6:	d117      	bne.n	8006ef8 <UART_Receive_IT+0x50>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d113      	bne.n	8006ef8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed8:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ee6:	b29a      	uxth	r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef0:	1c9a      	adds	r2, r3, #2
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	629a      	str	r2, [r3, #40]	; 0x28
 8006ef6:	e026      	b.n	8006f46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efc:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006efe:	2300      	movs	r3, #0
 8006f00:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f0a:	d007      	beq.n	8006f1c <UART_Receive_IT+0x74>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d10a      	bne.n	8006f2a <UART_Receive_IT+0x82>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	691b      	ldr	r3, [r3, #16]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d106      	bne.n	8006f2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	b2da      	uxtb	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	701a      	strb	r2, [r3, #0]
 8006f28:	e008      	b.n	8006f3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f40:	1c5a      	adds	r2, r3, #1
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	4619      	mov	r1, r3
 8006f54:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d136      	bne.n	8006fc8 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68da      	ldr	r2, [r3, #12]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0220 	bic.w	r2, r2, #32
 8006f68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68da      	ldr	r2, [r3, #12]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006f78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	695a      	ldr	r2, [r3, #20]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f022 0201 	bic.w	r2, r2, #1
 8006f88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d10e      	bne.n	8006fb8 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68da      	ldr	r2, [r3, #12]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f022 0210 	bic.w	r2, r2, #16
 8006fa8:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006fae:	4619      	mov	r1, r3
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f7ff fdf3 	bl	8006b9c <HAL_UARTEx_RxEventCallback>
 8006fb6:	e002      	b.n	8006fbe <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006fb8:	6878      	ldr	r0, [r7, #4]
 8006fba:	f7fb f87d 	bl	80020b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	e002      	b.n	8006fce <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	e000      	b.n	8006fce <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006fcc:	2302      	movs	r3, #2
  }
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fdc:	b09f      	sub	sp, #124	; 0x7c
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006fec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fee:	68d9      	ldr	r1, [r3, #12]
 8006ff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	ea40 0301 	orr.w	r3, r0, r1
 8006ff8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ffa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ffc:	689a      	ldr	r2, [r3, #8]
 8006ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	431a      	orrs	r2, r3
 8007004:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007006:	695b      	ldr	r3, [r3, #20]
 8007008:	431a      	orrs	r2, r3
 800700a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	4313      	orrs	r3, r2
 8007010:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800701c:	f021 010c 	bic.w	r1, r1, #12
 8007020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007026:	430b      	orrs	r3, r1
 8007028:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800702a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	695b      	ldr	r3, [r3, #20]
 8007030:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007036:	6999      	ldr	r1, [r3, #24]
 8007038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	ea40 0301 	orr.w	r3, r0, r1
 8007040:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007042:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	4bc5      	ldr	r3, [pc, #788]	; (800735c <UART_SetConfig+0x384>)
 8007048:	429a      	cmp	r2, r3
 800704a:	d004      	beq.n	8007056 <UART_SetConfig+0x7e>
 800704c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	4bc3      	ldr	r3, [pc, #780]	; (8007360 <UART_SetConfig+0x388>)
 8007052:	429a      	cmp	r2, r3
 8007054:	d103      	bne.n	800705e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007056:	f7fd fcbb 	bl	80049d0 <HAL_RCC_GetPCLK2Freq>
 800705a:	6778      	str	r0, [r7, #116]	; 0x74
 800705c:	e002      	b.n	8007064 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800705e:	f7fd fca3 	bl	80049a8 <HAL_RCC_GetPCLK1Freq>
 8007062:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007066:	69db      	ldr	r3, [r3, #28]
 8007068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800706c:	f040 80b6 	bne.w	80071dc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007072:	461c      	mov	r4, r3
 8007074:	f04f 0500 	mov.w	r5, #0
 8007078:	4622      	mov	r2, r4
 800707a:	462b      	mov	r3, r5
 800707c:	1891      	adds	r1, r2, r2
 800707e:	6439      	str	r1, [r7, #64]	; 0x40
 8007080:	415b      	adcs	r3, r3
 8007082:	647b      	str	r3, [r7, #68]	; 0x44
 8007084:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007088:	1912      	adds	r2, r2, r4
 800708a:	eb45 0303 	adc.w	r3, r5, r3
 800708e:	f04f 0000 	mov.w	r0, #0
 8007092:	f04f 0100 	mov.w	r1, #0
 8007096:	00d9      	lsls	r1, r3, #3
 8007098:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800709c:	00d0      	lsls	r0, r2, #3
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	1911      	adds	r1, r2, r4
 80070a4:	6639      	str	r1, [r7, #96]	; 0x60
 80070a6:	416b      	adcs	r3, r5
 80070a8:	667b      	str	r3, [r7, #100]	; 0x64
 80070aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	461a      	mov	r2, r3
 80070b0:	f04f 0300 	mov.w	r3, #0
 80070b4:	1891      	adds	r1, r2, r2
 80070b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80070b8:	415b      	adcs	r3, r3
 80070ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80070c0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80070c4:	f7f9 fde0 	bl	8000c88 <__aeabi_uldivmod>
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	4ba5      	ldr	r3, [pc, #660]	; (8007364 <UART_SetConfig+0x38c>)
 80070ce:	fba3 2302 	umull	r2, r3, r3, r2
 80070d2:	095b      	lsrs	r3, r3, #5
 80070d4:	011e      	lsls	r6, r3, #4
 80070d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070d8:	461c      	mov	r4, r3
 80070da:	f04f 0500 	mov.w	r5, #0
 80070de:	4622      	mov	r2, r4
 80070e0:	462b      	mov	r3, r5
 80070e2:	1891      	adds	r1, r2, r2
 80070e4:	6339      	str	r1, [r7, #48]	; 0x30
 80070e6:	415b      	adcs	r3, r3
 80070e8:	637b      	str	r3, [r7, #52]	; 0x34
 80070ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80070ee:	1912      	adds	r2, r2, r4
 80070f0:	eb45 0303 	adc.w	r3, r5, r3
 80070f4:	f04f 0000 	mov.w	r0, #0
 80070f8:	f04f 0100 	mov.w	r1, #0
 80070fc:	00d9      	lsls	r1, r3, #3
 80070fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007102:	00d0      	lsls	r0, r2, #3
 8007104:	4602      	mov	r2, r0
 8007106:	460b      	mov	r3, r1
 8007108:	1911      	adds	r1, r2, r4
 800710a:	65b9      	str	r1, [r7, #88]	; 0x58
 800710c:	416b      	adcs	r3, r5
 800710e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007110:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	461a      	mov	r2, r3
 8007116:	f04f 0300 	mov.w	r3, #0
 800711a:	1891      	adds	r1, r2, r2
 800711c:	62b9      	str	r1, [r7, #40]	; 0x28
 800711e:	415b      	adcs	r3, r3
 8007120:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007122:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007126:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800712a:	f7f9 fdad 	bl	8000c88 <__aeabi_uldivmod>
 800712e:	4602      	mov	r2, r0
 8007130:	460b      	mov	r3, r1
 8007132:	4b8c      	ldr	r3, [pc, #560]	; (8007364 <UART_SetConfig+0x38c>)
 8007134:	fba3 1302 	umull	r1, r3, r3, r2
 8007138:	095b      	lsrs	r3, r3, #5
 800713a:	2164      	movs	r1, #100	; 0x64
 800713c:	fb01 f303 	mul.w	r3, r1, r3
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	00db      	lsls	r3, r3, #3
 8007144:	3332      	adds	r3, #50	; 0x32
 8007146:	4a87      	ldr	r2, [pc, #540]	; (8007364 <UART_SetConfig+0x38c>)
 8007148:	fba2 2303 	umull	r2, r3, r2, r3
 800714c:	095b      	lsrs	r3, r3, #5
 800714e:	005b      	lsls	r3, r3, #1
 8007150:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007154:	441e      	add	r6, r3
 8007156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007158:	4618      	mov	r0, r3
 800715a:	f04f 0100 	mov.w	r1, #0
 800715e:	4602      	mov	r2, r0
 8007160:	460b      	mov	r3, r1
 8007162:	1894      	adds	r4, r2, r2
 8007164:	623c      	str	r4, [r7, #32]
 8007166:	415b      	adcs	r3, r3
 8007168:	627b      	str	r3, [r7, #36]	; 0x24
 800716a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800716e:	1812      	adds	r2, r2, r0
 8007170:	eb41 0303 	adc.w	r3, r1, r3
 8007174:	f04f 0400 	mov.w	r4, #0
 8007178:	f04f 0500 	mov.w	r5, #0
 800717c:	00dd      	lsls	r5, r3, #3
 800717e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007182:	00d4      	lsls	r4, r2, #3
 8007184:	4622      	mov	r2, r4
 8007186:	462b      	mov	r3, r5
 8007188:	1814      	adds	r4, r2, r0
 800718a:	653c      	str	r4, [r7, #80]	; 0x50
 800718c:	414b      	adcs	r3, r1
 800718e:	657b      	str	r3, [r7, #84]	; 0x54
 8007190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	461a      	mov	r2, r3
 8007196:	f04f 0300 	mov.w	r3, #0
 800719a:	1891      	adds	r1, r2, r2
 800719c:	61b9      	str	r1, [r7, #24]
 800719e:	415b      	adcs	r3, r3
 80071a0:	61fb      	str	r3, [r7, #28]
 80071a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071a6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80071aa:	f7f9 fd6d 	bl	8000c88 <__aeabi_uldivmod>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	4b6c      	ldr	r3, [pc, #432]	; (8007364 <UART_SetConfig+0x38c>)
 80071b4:	fba3 1302 	umull	r1, r3, r3, r2
 80071b8:	095b      	lsrs	r3, r3, #5
 80071ba:	2164      	movs	r1, #100	; 0x64
 80071bc:	fb01 f303 	mul.w	r3, r1, r3
 80071c0:	1ad3      	subs	r3, r2, r3
 80071c2:	00db      	lsls	r3, r3, #3
 80071c4:	3332      	adds	r3, #50	; 0x32
 80071c6:	4a67      	ldr	r2, [pc, #412]	; (8007364 <UART_SetConfig+0x38c>)
 80071c8:	fba2 2303 	umull	r2, r3, r2, r3
 80071cc:	095b      	lsrs	r3, r3, #5
 80071ce:	f003 0207 	and.w	r2, r3, #7
 80071d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4432      	add	r2, r6
 80071d8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071da:	e0b9      	b.n	8007350 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071de:	461c      	mov	r4, r3
 80071e0:	f04f 0500 	mov.w	r5, #0
 80071e4:	4622      	mov	r2, r4
 80071e6:	462b      	mov	r3, r5
 80071e8:	1891      	adds	r1, r2, r2
 80071ea:	6139      	str	r1, [r7, #16]
 80071ec:	415b      	adcs	r3, r3
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80071f4:	1912      	adds	r2, r2, r4
 80071f6:	eb45 0303 	adc.w	r3, r5, r3
 80071fa:	f04f 0000 	mov.w	r0, #0
 80071fe:	f04f 0100 	mov.w	r1, #0
 8007202:	00d9      	lsls	r1, r3, #3
 8007204:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007208:	00d0      	lsls	r0, r2, #3
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	eb12 0804 	adds.w	r8, r2, r4
 8007212:	eb43 0905 	adc.w	r9, r3, r5
 8007216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	4618      	mov	r0, r3
 800721c:	f04f 0100 	mov.w	r1, #0
 8007220:	f04f 0200 	mov.w	r2, #0
 8007224:	f04f 0300 	mov.w	r3, #0
 8007228:	008b      	lsls	r3, r1, #2
 800722a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800722e:	0082      	lsls	r2, r0, #2
 8007230:	4640      	mov	r0, r8
 8007232:	4649      	mov	r1, r9
 8007234:	f7f9 fd28 	bl	8000c88 <__aeabi_uldivmod>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4b49      	ldr	r3, [pc, #292]	; (8007364 <UART_SetConfig+0x38c>)
 800723e:	fba3 2302 	umull	r2, r3, r3, r2
 8007242:	095b      	lsrs	r3, r3, #5
 8007244:	011e      	lsls	r6, r3, #4
 8007246:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007248:	4618      	mov	r0, r3
 800724a:	f04f 0100 	mov.w	r1, #0
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	1894      	adds	r4, r2, r2
 8007254:	60bc      	str	r4, [r7, #8]
 8007256:	415b      	adcs	r3, r3
 8007258:	60fb      	str	r3, [r7, #12]
 800725a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800725e:	1812      	adds	r2, r2, r0
 8007260:	eb41 0303 	adc.w	r3, r1, r3
 8007264:	f04f 0400 	mov.w	r4, #0
 8007268:	f04f 0500 	mov.w	r5, #0
 800726c:	00dd      	lsls	r5, r3, #3
 800726e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007272:	00d4      	lsls	r4, r2, #3
 8007274:	4622      	mov	r2, r4
 8007276:	462b      	mov	r3, r5
 8007278:	1814      	adds	r4, r2, r0
 800727a:	64bc      	str	r4, [r7, #72]	; 0x48
 800727c:	414b      	adcs	r3, r1
 800727e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	4618      	mov	r0, r3
 8007286:	f04f 0100 	mov.w	r1, #0
 800728a:	f04f 0200 	mov.w	r2, #0
 800728e:	f04f 0300 	mov.w	r3, #0
 8007292:	008b      	lsls	r3, r1, #2
 8007294:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007298:	0082      	lsls	r2, r0, #2
 800729a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800729e:	f7f9 fcf3 	bl	8000c88 <__aeabi_uldivmod>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	4b2f      	ldr	r3, [pc, #188]	; (8007364 <UART_SetConfig+0x38c>)
 80072a8:	fba3 1302 	umull	r1, r3, r3, r2
 80072ac:	095b      	lsrs	r3, r3, #5
 80072ae:	2164      	movs	r1, #100	; 0x64
 80072b0:	fb01 f303 	mul.w	r3, r1, r3
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	011b      	lsls	r3, r3, #4
 80072b8:	3332      	adds	r3, #50	; 0x32
 80072ba:	4a2a      	ldr	r2, [pc, #168]	; (8007364 <UART_SetConfig+0x38c>)
 80072bc:	fba2 2303 	umull	r2, r3, r2, r3
 80072c0:	095b      	lsrs	r3, r3, #5
 80072c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072c6:	441e      	add	r6, r3
 80072c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072ca:	4618      	mov	r0, r3
 80072cc:	f04f 0100 	mov.w	r1, #0
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	1894      	adds	r4, r2, r2
 80072d6:	603c      	str	r4, [r7, #0]
 80072d8:	415b      	adcs	r3, r3
 80072da:	607b      	str	r3, [r7, #4]
 80072dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072e0:	1812      	adds	r2, r2, r0
 80072e2:	eb41 0303 	adc.w	r3, r1, r3
 80072e6:	f04f 0400 	mov.w	r4, #0
 80072ea:	f04f 0500 	mov.w	r5, #0
 80072ee:	00dd      	lsls	r5, r3, #3
 80072f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80072f4:	00d4      	lsls	r4, r2, #3
 80072f6:	4622      	mov	r2, r4
 80072f8:	462b      	mov	r3, r5
 80072fa:	eb12 0a00 	adds.w	sl, r2, r0
 80072fe:	eb43 0b01 	adc.w	fp, r3, r1
 8007302:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	4618      	mov	r0, r3
 8007308:	f04f 0100 	mov.w	r1, #0
 800730c:	f04f 0200 	mov.w	r2, #0
 8007310:	f04f 0300 	mov.w	r3, #0
 8007314:	008b      	lsls	r3, r1, #2
 8007316:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800731a:	0082      	lsls	r2, r0, #2
 800731c:	4650      	mov	r0, sl
 800731e:	4659      	mov	r1, fp
 8007320:	f7f9 fcb2 	bl	8000c88 <__aeabi_uldivmod>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4b0e      	ldr	r3, [pc, #56]	; (8007364 <UART_SetConfig+0x38c>)
 800732a:	fba3 1302 	umull	r1, r3, r3, r2
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	2164      	movs	r1, #100	; 0x64
 8007332:	fb01 f303 	mul.w	r3, r1, r3
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	011b      	lsls	r3, r3, #4
 800733a:	3332      	adds	r3, #50	; 0x32
 800733c:	4a09      	ldr	r2, [pc, #36]	; (8007364 <UART_SetConfig+0x38c>)
 800733e:	fba2 2303 	umull	r2, r3, r2, r3
 8007342:	095b      	lsrs	r3, r3, #5
 8007344:	f003 020f 	and.w	r2, r3, #15
 8007348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4432      	add	r2, r6
 800734e:	609a      	str	r2, [r3, #8]
}
 8007350:	bf00      	nop
 8007352:	377c      	adds	r7, #124	; 0x7c
 8007354:	46bd      	mov	sp, r7
 8007356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800735a:	bf00      	nop
 800735c:	40011000 	.word	0x40011000
 8007360:	40011400 	.word	0x40011400
 8007364:	51eb851f 	.word	0x51eb851f

08007368 <__errno>:
 8007368:	4b01      	ldr	r3, [pc, #4]	; (8007370 <__errno+0x8>)
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	20000440 	.word	0x20000440

08007374 <__libc_init_array>:
 8007374:	b570      	push	{r4, r5, r6, lr}
 8007376:	4d0d      	ldr	r5, [pc, #52]	; (80073ac <__libc_init_array+0x38>)
 8007378:	4c0d      	ldr	r4, [pc, #52]	; (80073b0 <__libc_init_array+0x3c>)
 800737a:	1b64      	subs	r4, r4, r5
 800737c:	10a4      	asrs	r4, r4, #2
 800737e:	2600      	movs	r6, #0
 8007380:	42a6      	cmp	r6, r4
 8007382:	d109      	bne.n	8007398 <__libc_init_array+0x24>
 8007384:	4d0b      	ldr	r5, [pc, #44]	; (80073b4 <__libc_init_array+0x40>)
 8007386:	4c0c      	ldr	r4, [pc, #48]	; (80073b8 <__libc_init_array+0x44>)
 8007388:	f004 fc46 	bl	800bc18 <_init>
 800738c:	1b64      	subs	r4, r4, r5
 800738e:	10a4      	asrs	r4, r4, #2
 8007390:	2600      	movs	r6, #0
 8007392:	42a6      	cmp	r6, r4
 8007394:	d105      	bne.n	80073a2 <__libc_init_array+0x2e>
 8007396:	bd70      	pop	{r4, r5, r6, pc}
 8007398:	f855 3b04 	ldr.w	r3, [r5], #4
 800739c:	4798      	blx	r3
 800739e:	3601      	adds	r6, #1
 80073a0:	e7ee      	b.n	8007380 <__libc_init_array+0xc>
 80073a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80073a6:	4798      	blx	r3
 80073a8:	3601      	adds	r6, #1
 80073aa:	e7f2      	b.n	8007392 <__libc_init_array+0x1e>
 80073ac:	0800c11c 	.word	0x0800c11c
 80073b0:	0800c11c 	.word	0x0800c11c
 80073b4:	0800c11c 	.word	0x0800c11c
 80073b8:	0800c120 	.word	0x0800c120

080073bc <memset>:
 80073bc:	4402      	add	r2, r0
 80073be:	4603      	mov	r3, r0
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d100      	bne.n	80073c6 <memset+0xa>
 80073c4:	4770      	bx	lr
 80073c6:	f803 1b01 	strb.w	r1, [r3], #1
 80073ca:	e7f9      	b.n	80073c0 <memset+0x4>

080073cc <__cvt>:
 80073cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073d0:	ec55 4b10 	vmov	r4, r5, d0
 80073d4:	2d00      	cmp	r5, #0
 80073d6:	460e      	mov	r6, r1
 80073d8:	4619      	mov	r1, r3
 80073da:	462b      	mov	r3, r5
 80073dc:	bfbb      	ittet	lt
 80073de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80073e2:	461d      	movlt	r5, r3
 80073e4:	2300      	movge	r3, #0
 80073e6:	232d      	movlt	r3, #45	; 0x2d
 80073e8:	700b      	strb	r3, [r1, #0]
 80073ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80073f0:	4691      	mov	r9, r2
 80073f2:	f023 0820 	bic.w	r8, r3, #32
 80073f6:	bfbc      	itt	lt
 80073f8:	4622      	movlt	r2, r4
 80073fa:	4614      	movlt	r4, r2
 80073fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007400:	d005      	beq.n	800740e <__cvt+0x42>
 8007402:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007406:	d100      	bne.n	800740a <__cvt+0x3e>
 8007408:	3601      	adds	r6, #1
 800740a:	2102      	movs	r1, #2
 800740c:	e000      	b.n	8007410 <__cvt+0x44>
 800740e:	2103      	movs	r1, #3
 8007410:	ab03      	add	r3, sp, #12
 8007412:	9301      	str	r3, [sp, #4]
 8007414:	ab02      	add	r3, sp, #8
 8007416:	9300      	str	r3, [sp, #0]
 8007418:	ec45 4b10 	vmov	d0, r4, r5
 800741c:	4653      	mov	r3, sl
 800741e:	4632      	mov	r2, r6
 8007420:	f001 fdb6 	bl	8008f90 <_dtoa_r>
 8007424:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007428:	4607      	mov	r7, r0
 800742a:	d102      	bne.n	8007432 <__cvt+0x66>
 800742c:	f019 0f01 	tst.w	r9, #1
 8007430:	d022      	beq.n	8007478 <__cvt+0xac>
 8007432:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007436:	eb07 0906 	add.w	r9, r7, r6
 800743a:	d110      	bne.n	800745e <__cvt+0x92>
 800743c:	783b      	ldrb	r3, [r7, #0]
 800743e:	2b30      	cmp	r3, #48	; 0x30
 8007440:	d10a      	bne.n	8007458 <__cvt+0x8c>
 8007442:	2200      	movs	r2, #0
 8007444:	2300      	movs	r3, #0
 8007446:	4620      	mov	r0, r4
 8007448:	4629      	mov	r1, r5
 800744a:	f7f9 fb3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800744e:	b918      	cbnz	r0, 8007458 <__cvt+0x8c>
 8007450:	f1c6 0601 	rsb	r6, r6, #1
 8007454:	f8ca 6000 	str.w	r6, [sl]
 8007458:	f8da 3000 	ldr.w	r3, [sl]
 800745c:	4499      	add	r9, r3
 800745e:	2200      	movs	r2, #0
 8007460:	2300      	movs	r3, #0
 8007462:	4620      	mov	r0, r4
 8007464:	4629      	mov	r1, r5
 8007466:	f7f9 fb2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800746a:	b108      	cbz	r0, 8007470 <__cvt+0xa4>
 800746c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007470:	2230      	movs	r2, #48	; 0x30
 8007472:	9b03      	ldr	r3, [sp, #12]
 8007474:	454b      	cmp	r3, r9
 8007476:	d307      	bcc.n	8007488 <__cvt+0xbc>
 8007478:	9b03      	ldr	r3, [sp, #12]
 800747a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800747c:	1bdb      	subs	r3, r3, r7
 800747e:	4638      	mov	r0, r7
 8007480:	6013      	str	r3, [r2, #0]
 8007482:	b004      	add	sp, #16
 8007484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007488:	1c59      	adds	r1, r3, #1
 800748a:	9103      	str	r1, [sp, #12]
 800748c:	701a      	strb	r2, [r3, #0]
 800748e:	e7f0      	b.n	8007472 <__cvt+0xa6>

08007490 <__exponent>:
 8007490:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007492:	4603      	mov	r3, r0
 8007494:	2900      	cmp	r1, #0
 8007496:	bfb8      	it	lt
 8007498:	4249      	neglt	r1, r1
 800749a:	f803 2b02 	strb.w	r2, [r3], #2
 800749e:	bfb4      	ite	lt
 80074a0:	222d      	movlt	r2, #45	; 0x2d
 80074a2:	222b      	movge	r2, #43	; 0x2b
 80074a4:	2909      	cmp	r1, #9
 80074a6:	7042      	strb	r2, [r0, #1]
 80074a8:	dd2a      	ble.n	8007500 <__exponent+0x70>
 80074aa:	f10d 0407 	add.w	r4, sp, #7
 80074ae:	46a4      	mov	ip, r4
 80074b0:	270a      	movs	r7, #10
 80074b2:	46a6      	mov	lr, r4
 80074b4:	460a      	mov	r2, r1
 80074b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80074ba:	fb07 1516 	mls	r5, r7, r6, r1
 80074be:	3530      	adds	r5, #48	; 0x30
 80074c0:	2a63      	cmp	r2, #99	; 0x63
 80074c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80074c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80074ca:	4631      	mov	r1, r6
 80074cc:	dcf1      	bgt.n	80074b2 <__exponent+0x22>
 80074ce:	3130      	adds	r1, #48	; 0x30
 80074d0:	f1ae 0502 	sub.w	r5, lr, #2
 80074d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80074d8:	1c44      	adds	r4, r0, #1
 80074da:	4629      	mov	r1, r5
 80074dc:	4561      	cmp	r1, ip
 80074de:	d30a      	bcc.n	80074f6 <__exponent+0x66>
 80074e0:	f10d 0209 	add.w	r2, sp, #9
 80074e4:	eba2 020e 	sub.w	r2, r2, lr
 80074e8:	4565      	cmp	r5, ip
 80074ea:	bf88      	it	hi
 80074ec:	2200      	movhi	r2, #0
 80074ee:	4413      	add	r3, r2
 80074f0:	1a18      	subs	r0, r3, r0
 80074f2:	b003      	add	sp, #12
 80074f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80074fe:	e7ed      	b.n	80074dc <__exponent+0x4c>
 8007500:	2330      	movs	r3, #48	; 0x30
 8007502:	3130      	adds	r1, #48	; 0x30
 8007504:	7083      	strb	r3, [r0, #2]
 8007506:	70c1      	strb	r1, [r0, #3]
 8007508:	1d03      	adds	r3, r0, #4
 800750a:	e7f1      	b.n	80074f0 <__exponent+0x60>

0800750c <_printf_float>:
 800750c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007510:	ed2d 8b02 	vpush	{d8}
 8007514:	b08d      	sub	sp, #52	; 0x34
 8007516:	460c      	mov	r4, r1
 8007518:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800751c:	4616      	mov	r6, r2
 800751e:	461f      	mov	r7, r3
 8007520:	4605      	mov	r5, r0
 8007522:	f002 fe91 	bl	800a248 <_localeconv_r>
 8007526:	f8d0 a000 	ldr.w	sl, [r0]
 800752a:	4650      	mov	r0, sl
 800752c:	f7f8 fe50 	bl	80001d0 <strlen>
 8007530:	2300      	movs	r3, #0
 8007532:	930a      	str	r3, [sp, #40]	; 0x28
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	9305      	str	r3, [sp, #20]
 8007538:	f8d8 3000 	ldr.w	r3, [r8]
 800753c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007540:	3307      	adds	r3, #7
 8007542:	f023 0307 	bic.w	r3, r3, #7
 8007546:	f103 0208 	add.w	r2, r3, #8
 800754a:	f8c8 2000 	str.w	r2, [r8]
 800754e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007552:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007556:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800755a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800755e:	9307      	str	r3, [sp, #28]
 8007560:	f8cd 8018 	str.w	r8, [sp, #24]
 8007564:	ee08 0a10 	vmov	s16, r0
 8007568:	4b9f      	ldr	r3, [pc, #636]	; (80077e8 <_printf_float+0x2dc>)
 800756a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800756e:	f04f 32ff 	mov.w	r2, #4294967295
 8007572:	f7f9 fadb 	bl	8000b2c <__aeabi_dcmpun>
 8007576:	bb88      	cbnz	r0, 80075dc <_printf_float+0xd0>
 8007578:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800757c:	4b9a      	ldr	r3, [pc, #616]	; (80077e8 <_printf_float+0x2dc>)
 800757e:	f04f 32ff 	mov.w	r2, #4294967295
 8007582:	f7f9 fab5 	bl	8000af0 <__aeabi_dcmple>
 8007586:	bb48      	cbnz	r0, 80075dc <_printf_float+0xd0>
 8007588:	2200      	movs	r2, #0
 800758a:	2300      	movs	r3, #0
 800758c:	4640      	mov	r0, r8
 800758e:	4649      	mov	r1, r9
 8007590:	f7f9 faa4 	bl	8000adc <__aeabi_dcmplt>
 8007594:	b110      	cbz	r0, 800759c <_printf_float+0x90>
 8007596:	232d      	movs	r3, #45	; 0x2d
 8007598:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800759c:	4b93      	ldr	r3, [pc, #588]	; (80077ec <_printf_float+0x2e0>)
 800759e:	4894      	ldr	r0, [pc, #592]	; (80077f0 <_printf_float+0x2e4>)
 80075a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80075a4:	bf94      	ite	ls
 80075a6:	4698      	movls	r8, r3
 80075a8:	4680      	movhi	r8, r0
 80075aa:	2303      	movs	r3, #3
 80075ac:	6123      	str	r3, [r4, #16]
 80075ae:	9b05      	ldr	r3, [sp, #20]
 80075b0:	f023 0204 	bic.w	r2, r3, #4
 80075b4:	6022      	str	r2, [r4, #0]
 80075b6:	f04f 0900 	mov.w	r9, #0
 80075ba:	9700      	str	r7, [sp, #0]
 80075bc:	4633      	mov	r3, r6
 80075be:	aa0b      	add	r2, sp, #44	; 0x2c
 80075c0:	4621      	mov	r1, r4
 80075c2:	4628      	mov	r0, r5
 80075c4:	f000 f9d8 	bl	8007978 <_printf_common>
 80075c8:	3001      	adds	r0, #1
 80075ca:	f040 8090 	bne.w	80076ee <_printf_float+0x1e2>
 80075ce:	f04f 30ff 	mov.w	r0, #4294967295
 80075d2:	b00d      	add	sp, #52	; 0x34
 80075d4:	ecbd 8b02 	vpop	{d8}
 80075d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075dc:	4642      	mov	r2, r8
 80075de:	464b      	mov	r3, r9
 80075e0:	4640      	mov	r0, r8
 80075e2:	4649      	mov	r1, r9
 80075e4:	f7f9 faa2 	bl	8000b2c <__aeabi_dcmpun>
 80075e8:	b140      	cbz	r0, 80075fc <_printf_float+0xf0>
 80075ea:	464b      	mov	r3, r9
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	bfbc      	itt	lt
 80075f0:	232d      	movlt	r3, #45	; 0x2d
 80075f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80075f6:	487f      	ldr	r0, [pc, #508]	; (80077f4 <_printf_float+0x2e8>)
 80075f8:	4b7f      	ldr	r3, [pc, #508]	; (80077f8 <_printf_float+0x2ec>)
 80075fa:	e7d1      	b.n	80075a0 <_printf_float+0x94>
 80075fc:	6863      	ldr	r3, [r4, #4]
 80075fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007602:	9206      	str	r2, [sp, #24]
 8007604:	1c5a      	adds	r2, r3, #1
 8007606:	d13f      	bne.n	8007688 <_printf_float+0x17c>
 8007608:	2306      	movs	r3, #6
 800760a:	6063      	str	r3, [r4, #4]
 800760c:	9b05      	ldr	r3, [sp, #20]
 800760e:	6861      	ldr	r1, [r4, #4]
 8007610:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007614:	2300      	movs	r3, #0
 8007616:	9303      	str	r3, [sp, #12]
 8007618:	ab0a      	add	r3, sp, #40	; 0x28
 800761a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800761e:	ab09      	add	r3, sp, #36	; 0x24
 8007620:	ec49 8b10 	vmov	d0, r8, r9
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	6022      	str	r2, [r4, #0]
 8007628:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800762c:	4628      	mov	r0, r5
 800762e:	f7ff fecd 	bl	80073cc <__cvt>
 8007632:	9b06      	ldr	r3, [sp, #24]
 8007634:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007636:	2b47      	cmp	r3, #71	; 0x47
 8007638:	4680      	mov	r8, r0
 800763a:	d108      	bne.n	800764e <_printf_float+0x142>
 800763c:	1cc8      	adds	r0, r1, #3
 800763e:	db02      	blt.n	8007646 <_printf_float+0x13a>
 8007640:	6863      	ldr	r3, [r4, #4]
 8007642:	4299      	cmp	r1, r3
 8007644:	dd41      	ble.n	80076ca <_printf_float+0x1be>
 8007646:	f1ab 0b02 	sub.w	fp, fp, #2
 800764a:	fa5f fb8b 	uxtb.w	fp, fp
 800764e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007652:	d820      	bhi.n	8007696 <_printf_float+0x18a>
 8007654:	3901      	subs	r1, #1
 8007656:	465a      	mov	r2, fp
 8007658:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800765c:	9109      	str	r1, [sp, #36]	; 0x24
 800765e:	f7ff ff17 	bl	8007490 <__exponent>
 8007662:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007664:	1813      	adds	r3, r2, r0
 8007666:	2a01      	cmp	r2, #1
 8007668:	4681      	mov	r9, r0
 800766a:	6123      	str	r3, [r4, #16]
 800766c:	dc02      	bgt.n	8007674 <_printf_float+0x168>
 800766e:	6822      	ldr	r2, [r4, #0]
 8007670:	07d2      	lsls	r2, r2, #31
 8007672:	d501      	bpl.n	8007678 <_printf_float+0x16c>
 8007674:	3301      	adds	r3, #1
 8007676:	6123      	str	r3, [r4, #16]
 8007678:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800767c:	2b00      	cmp	r3, #0
 800767e:	d09c      	beq.n	80075ba <_printf_float+0xae>
 8007680:	232d      	movs	r3, #45	; 0x2d
 8007682:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007686:	e798      	b.n	80075ba <_printf_float+0xae>
 8007688:	9a06      	ldr	r2, [sp, #24]
 800768a:	2a47      	cmp	r2, #71	; 0x47
 800768c:	d1be      	bne.n	800760c <_printf_float+0x100>
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1bc      	bne.n	800760c <_printf_float+0x100>
 8007692:	2301      	movs	r3, #1
 8007694:	e7b9      	b.n	800760a <_printf_float+0xfe>
 8007696:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800769a:	d118      	bne.n	80076ce <_printf_float+0x1c2>
 800769c:	2900      	cmp	r1, #0
 800769e:	6863      	ldr	r3, [r4, #4]
 80076a0:	dd0b      	ble.n	80076ba <_printf_float+0x1ae>
 80076a2:	6121      	str	r1, [r4, #16]
 80076a4:	b913      	cbnz	r3, 80076ac <_printf_float+0x1a0>
 80076a6:	6822      	ldr	r2, [r4, #0]
 80076a8:	07d0      	lsls	r0, r2, #31
 80076aa:	d502      	bpl.n	80076b2 <_printf_float+0x1a6>
 80076ac:	3301      	adds	r3, #1
 80076ae:	440b      	add	r3, r1
 80076b0:	6123      	str	r3, [r4, #16]
 80076b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80076b4:	f04f 0900 	mov.w	r9, #0
 80076b8:	e7de      	b.n	8007678 <_printf_float+0x16c>
 80076ba:	b913      	cbnz	r3, 80076c2 <_printf_float+0x1b6>
 80076bc:	6822      	ldr	r2, [r4, #0]
 80076be:	07d2      	lsls	r2, r2, #31
 80076c0:	d501      	bpl.n	80076c6 <_printf_float+0x1ba>
 80076c2:	3302      	adds	r3, #2
 80076c4:	e7f4      	b.n	80076b0 <_printf_float+0x1a4>
 80076c6:	2301      	movs	r3, #1
 80076c8:	e7f2      	b.n	80076b0 <_printf_float+0x1a4>
 80076ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80076ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076d0:	4299      	cmp	r1, r3
 80076d2:	db05      	blt.n	80076e0 <_printf_float+0x1d4>
 80076d4:	6823      	ldr	r3, [r4, #0]
 80076d6:	6121      	str	r1, [r4, #16]
 80076d8:	07d8      	lsls	r0, r3, #31
 80076da:	d5ea      	bpl.n	80076b2 <_printf_float+0x1a6>
 80076dc:	1c4b      	adds	r3, r1, #1
 80076de:	e7e7      	b.n	80076b0 <_printf_float+0x1a4>
 80076e0:	2900      	cmp	r1, #0
 80076e2:	bfd4      	ite	le
 80076e4:	f1c1 0202 	rsble	r2, r1, #2
 80076e8:	2201      	movgt	r2, #1
 80076ea:	4413      	add	r3, r2
 80076ec:	e7e0      	b.n	80076b0 <_printf_float+0x1a4>
 80076ee:	6823      	ldr	r3, [r4, #0]
 80076f0:	055a      	lsls	r2, r3, #21
 80076f2:	d407      	bmi.n	8007704 <_printf_float+0x1f8>
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	4642      	mov	r2, r8
 80076f8:	4631      	mov	r1, r6
 80076fa:	4628      	mov	r0, r5
 80076fc:	47b8      	blx	r7
 80076fe:	3001      	adds	r0, #1
 8007700:	d12c      	bne.n	800775c <_printf_float+0x250>
 8007702:	e764      	b.n	80075ce <_printf_float+0xc2>
 8007704:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007708:	f240 80e0 	bls.w	80078cc <_printf_float+0x3c0>
 800770c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007710:	2200      	movs	r2, #0
 8007712:	2300      	movs	r3, #0
 8007714:	f7f9 f9d8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007718:	2800      	cmp	r0, #0
 800771a:	d034      	beq.n	8007786 <_printf_float+0x27a>
 800771c:	4a37      	ldr	r2, [pc, #220]	; (80077fc <_printf_float+0x2f0>)
 800771e:	2301      	movs	r3, #1
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af51 	beq.w	80075ce <_printf_float+0xc2>
 800772c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007730:	429a      	cmp	r2, r3
 8007732:	db02      	blt.n	800773a <_printf_float+0x22e>
 8007734:	6823      	ldr	r3, [r4, #0]
 8007736:	07d8      	lsls	r0, r3, #31
 8007738:	d510      	bpl.n	800775c <_printf_float+0x250>
 800773a:	ee18 3a10 	vmov	r3, s16
 800773e:	4652      	mov	r2, sl
 8007740:	4631      	mov	r1, r6
 8007742:	4628      	mov	r0, r5
 8007744:	47b8      	blx	r7
 8007746:	3001      	adds	r0, #1
 8007748:	f43f af41 	beq.w	80075ce <_printf_float+0xc2>
 800774c:	f04f 0800 	mov.w	r8, #0
 8007750:	f104 091a 	add.w	r9, r4, #26
 8007754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007756:	3b01      	subs	r3, #1
 8007758:	4543      	cmp	r3, r8
 800775a:	dc09      	bgt.n	8007770 <_printf_float+0x264>
 800775c:	6823      	ldr	r3, [r4, #0]
 800775e:	079b      	lsls	r3, r3, #30
 8007760:	f100 8105 	bmi.w	800796e <_printf_float+0x462>
 8007764:	68e0      	ldr	r0, [r4, #12]
 8007766:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007768:	4298      	cmp	r0, r3
 800776a:	bfb8      	it	lt
 800776c:	4618      	movlt	r0, r3
 800776e:	e730      	b.n	80075d2 <_printf_float+0xc6>
 8007770:	2301      	movs	r3, #1
 8007772:	464a      	mov	r2, r9
 8007774:	4631      	mov	r1, r6
 8007776:	4628      	mov	r0, r5
 8007778:	47b8      	blx	r7
 800777a:	3001      	adds	r0, #1
 800777c:	f43f af27 	beq.w	80075ce <_printf_float+0xc2>
 8007780:	f108 0801 	add.w	r8, r8, #1
 8007784:	e7e6      	b.n	8007754 <_printf_float+0x248>
 8007786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007788:	2b00      	cmp	r3, #0
 800778a:	dc39      	bgt.n	8007800 <_printf_float+0x2f4>
 800778c:	4a1b      	ldr	r2, [pc, #108]	; (80077fc <_printf_float+0x2f0>)
 800778e:	2301      	movs	r3, #1
 8007790:	4631      	mov	r1, r6
 8007792:	4628      	mov	r0, r5
 8007794:	47b8      	blx	r7
 8007796:	3001      	adds	r0, #1
 8007798:	f43f af19 	beq.w	80075ce <_printf_float+0xc2>
 800779c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077a0:	4313      	orrs	r3, r2
 80077a2:	d102      	bne.n	80077aa <_printf_float+0x29e>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	07d9      	lsls	r1, r3, #31
 80077a8:	d5d8      	bpl.n	800775c <_printf_float+0x250>
 80077aa:	ee18 3a10 	vmov	r3, s16
 80077ae:	4652      	mov	r2, sl
 80077b0:	4631      	mov	r1, r6
 80077b2:	4628      	mov	r0, r5
 80077b4:	47b8      	blx	r7
 80077b6:	3001      	adds	r0, #1
 80077b8:	f43f af09 	beq.w	80075ce <_printf_float+0xc2>
 80077bc:	f04f 0900 	mov.w	r9, #0
 80077c0:	f104 0a1a 	add.w	sl, r4, #26
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	425b      	negs	r3, r3
 80077c8:	454b      	cmp	r3, r9
 80077ca:	dc01      	bgt.n	80077d0 <_printf_float+0x2c4>
 80077cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ce:	e792      	b.n	80076f6 <_printf_float+0x1ea>
 80077d0:	2301      	movs	r3, #1
 80077d2:	4652      	mov	r2, sl
 80077d4:	4631      	mov	r1, r6
 80077d6:	4628      	mov	r0, r5
 80077d8:	47b8      	blx	r7
 80077da:	3001      	adds	r0, #1
 80077dc:	f43f aef7 	beq.w	80075ce <_printf_float+0xc2>
 80077e0:	f109 0901 	add.w	r9, r9, #1
 80077e4:	e7ee      	b.n	80077c4 <_printf_float+0x2b8>
 80077e6:	bf00      	nop
 80077e8:	7fefffff 	.word	0x7fefffff
 80077ec:	0800bc64 	.word	0x0800bc64
 80077f0:	0800bc68 	.word	0x0800bc68
 80077f4:	0800bc70 	.word	0x0800bc70
 80077f8:	0800bc6c 	.word	0x0800bc6c
 80077fc:	0800bc74 	.word	0x0800bc74
 8007800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007802:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007804:	429a      	cmp	r2, r3
 8007806:	bfa8      	it	ge
 8007808:	461a      	movge	r2, r3
 800780a:	2a00      	cmp	r2, #0
 800780c:	4691      	mov	r9, r2
 800780e:	dc37      	bgt.n	8007880 <_printf_float+0x374>
 8007810:	f04f 0b00 	mov.w	fp, #0
 8007814:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007818:	f104 021a 	add.w	r2, r4, #26
 800781c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800781e:	9305      	str	r3, [sp, #20]
 8007820:	eba3 0309 	sub.w	r3, r3, r9
 8007824:	455b      	cmp	r3, fp
 8007826:	dc33      	bgt.n	8007890 <_printf_float+0x384>
 8007828:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800782c:	429a      	cmp	r2, r3
 800782e:	db3b      	blt.n	80078a8 <_printf_float+0x39c>
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	07da      	lsls	r2, r3, #31
 8007834:	d438      	bmi.n	80078a8 <_printf_float+0x39c>
 8007836:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007838:	9b05      	ldr	r3, [sp, #20]
 800783a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	eba2 0901 	sub.w	r9, r2, r1
 8007842:	4599      	cmp	r9, r3
 8007844:	bfa8      	it	ge
 8007846:	4699      	movge	r9, r3
 8007848:	f1b9 0f00 	cmp.w	r9, #0
 800784c:	dc35      	bgt.n	80078ba <_printf_float+0x3ae>
 800784e:	f04f 0800 	mov.w	r8, #0
 8007852:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007856:	f104 0a1a 	add.w	sl, r4, #26
 800785a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800785e:	1a9b      	subs	r3, r3, r2
 8007860:	eba3 0309 	sub.w	r3, r3, r9
 8007864:	4543      	cmp	r3, r8
 8007866:	f77f af79 	ble.w	800775c <_printf_float+0x250>
 800786a:	2301      	movs	r3, #1
 800786c:	4652      	mov	r2, sl
 800786e:	4631      	mov	r1, r6
 8007870:	4628      	mov	r0, r5
 8007872:	47b8      	blx	r7
 8007874:	3001      	adds	r0, #1
 8007876:	f43f aeaa 	beq.w	80075ce <_printf_float+0xc2>
 800787a:	f108 0801 	add.w	r8, r8, #1
 800787e:	e7ec      	b.n	800785a <_printf_float+0x34e>
 8007880:	4613      	mov	r3, r2
 8007882:	4631      	mov	r1, r6
 8007884:	4642      	mov	r2, r8
 8007886:	4628      	mov	r0, r5
 8007888:	47b8      	blx	r7
 800788a:	3001      	adds	r0, #1
 800788c:	d1c0      	bne.n	8007810 <_printf_float+0x304>
 800788e:	e69e      	b.n	80075ce <_printf_float+0xc2>
 8007890:	2301      	movs	r3, #1
 8007892:	4631      	mov	r1, r6
 8007894:	4628      	mov	r0, r5
 8007896:	9205      	str	r2, [sp, #20]
 8007898:	47b8      	blx	r7
 800789a:	3001      	adds	r0, #1
 800789c:	f43f ae97 	beq.w	80075ce <_printf_float+0xc2>
 80078a0:	9a05      	ldr	r2, [sp, #20]
 80078a2:	f10b 0b01 	add.w	fp, fp, #1
 80078a6:	e7b9      	b.n	800781c <_printf_float+0x310>
 80078a8:	ee18 3a10 	vmov	r3, s16
 80078ac:	4652      	mov	r2, sl
 80078ae:	4631      	mov	r1, r6
 80078b0:	4628      	mov	r0, r5
 80078b2:	47b8      	blx	r7
 80078b4:	3001      	adds	r0, #1
 80078b6:	d1be      	bne.n	8007836 <_printf_float+0x32a>
 80078b8:	e689      	b.n	80075ce <_printf_float+0xc2>
 80078ba:	9a05      	ldr	r2, [sp, #20]
 80078bc:	464b      	mov	r3, r9
 80078be:	4442      	add	r2, r8
 80078c0:	4631      	mov	r1, r6
 80078c2:	4628      	mov	r0, r5
 80078c4:	47b8      	blx	r7
 80078c6:	3001      	adds	r0, #1
 80078c8:	d1c1      	bne.n	800784e <_printf_float+0x342>
 80078ca:	e680      	b.n	80075ce <_printf_float+0xc2>
 80078cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078ce:	2a01      	cmp	r2, #1
 80078d0:	dc01      	bgt.n	80078d6 <_printf_float+0x3ca>
 80078d2:	07db      	lsls	r3, r3, #31
 80078d4:	d538      	bpl.n	8007948 <_printf_float+0x43c>
 80078d6:	2301      	movs	r3, #1
 80078d8:	4642      	mov	r2, r8
 80078da:	4631      	mov	r1, r6
 80078dc:	4628      	mov	r0, r5
 80078de:	47b8      	blx	r7
 80078e0:	3001      	adds	r0, #1
 80078e2:	f43f ae74 	beq.w	80075ce <_printf_float+0xc2>
 80078e6:	ee18 3a10 	vmov	r3, s16
 80078ea:	4652      	mov	r2, sl
 80078ec:	4631      	mov	r1, r6
 80078ee:	4628      	mov	r0, r5
 80078f0:	47b8      	blx	r7
 80078f2:	3001      	adds	r0, #1
 80078f4:	f43f ae6b 	beq.w	80075ce <_printf_float+0xc2>
 80078f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078fc:	2200      	movs	r2, #0
 80078fe:	2300      	movs	r3, #0
 8007900:	f7f9 f8e2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007904:	b9d8      	cbnz	r0, 800793e <_printf_float+0x432>
 8007906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007908:	f108 0201 	add.w	r2, r8, #1
 800790c:	3b01      	subs	r3, #1
 800790e:	4631      	mov	r1, r6
 8007910:	4628      	mov	r0, r5
 8007912:	47b8      	blx	r7
 8007914:	3001      	adds	r0, #1
 8007916:	d10e      	bne.n	8007936 <_printf_float+0x42a>
 8007918:	e659      	b.n	80075ce <_printf_float+0xc2>
 800791a:	2301      	movs	r3, #1
 800791c:	4652      	mov	r2, sl
 800791e:	4631      	mov	r1, r6
 8007920:	4628      	mov	r0, r5
 8007922:	47b8      	blx	r7
 8007924:	3001      	adds	r0, #1
 8007926:	f43f ae52 	beq.w	80075ce <_printf_float+0xc2>
 800792a:	f108 0801 	add.w	r8, r8, #1
 800792e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007930:	3b01      	subs	r3, #1
 8007932:	4543      	cmp	r3, r8
 8007934:	dcf1      	bgt.n	800791a <_printf_float+0x40e>
 8007936:	464b      	mov	r3, r9
 8007938:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800793c:	e6dc      	b.n	80076f8 <_printf_float+0x1ec>
 800793e:	f04f 0800 	mov.w	r8, #0
 8007942:	f104 0a1a 	add.w	sl, r4, #26
 8007946:	e7f2      	b.n	800792e <_printf_float+0x422>
 8007948:	2301      	movs	r3, #1
 800794a:	4642      	mov	r2, r8
 800794c:	e7df      	b.n	800790e <_printf_float+0x402>
 800794e:	2301      	movs	r3, #1
 8007950:	464a      	mov	r2, r9
 8007952:	4631      	mov	r1, r6
 8007954:	4628      	mov	r0, r5
 8007956:	47b8      	blx	r7
 8007958:	3001      	adds	r0, #1
 800795a:	f43f ae38 	beq.w	80075ce <_printf_float+0xc2>
 800795e:	f108 0801 	add.w	r8, r8, #1
 8007962:	68e3      	ldr	r3, [r4, #12]
 8007964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007966:	1a5b      	subs	r3, r3, r1
 8007968:	4543      	cmp	r3, r8
 800796a:	dcf0      	bgt.n	800794e <_printf_float+0x442>
 800796c:	e6fa      	b.n	8007764 <_printf_float+0x258>
 800796e:	f04f 0800 	mov.w	r8, #0
 8007972:	f104 0919 	add.w	r9, r4, #25
 8007976:	e7f4      	b.n	8007962 <_printf_float+0x456>

08007978 <_printf_common>:
 8007978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800797c:	4616      	mov	r6, r2
 800797e:	4699      	mov	r9, r3
 8007980:	688a      	ldr	r2, [r1, #8]
 8007982:	690b      	ldr	r3, [r1, #16]
 8007984:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007988:	4293      	cmp	r3, r2
 800798a:	bfb8      	it	lt
 800798c:	4613      	movlt	r3, r2
 800798e:	6033      	str	r3, [r6, #0]
 8007990:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007994:	4607      	mov	r7, r0
 8007996:	460c      	mov	r4, r1
 8007998:	b10a      	cbz	r2, 800799e <_printf_common+0x26>
 800799a:	3301      	adds	r3, #1
 800799c:	6033      	str	r3, [r6, #0]
 800799e:	6823      	ldr	r3, [r4, #0]
 80079a0:	0699      	lsls	r1, r3, #26
 80079a2:	bf42      	ittt	mi
 80079a4:	6833      	ldrmi	r3, [r6, #0]
 80079a6:	3302      	addmi	r3, #2
 80079a8:	6033      	strmi	r3, [r6, #0]
 80079aa:	6825      	ldr	r5, [r4, #0]
 80079ac:	f015 0506 	ands.w	r5, r5, #6
 80079b0:	d106      	bne.n	80079c0 <_printf_common+0x48>
 80079b2:	f104 0a19 	add.w	sl, r4, #25
 80079b6:	68e3      	ldr	r3, [r4, #12]
 80079b8:	6832      	ldr	r2, [r6, #0]
 80079ba:	1a9b      	subs	r3, r3, r2
 80079bc:	42ab      	cmp	r3, r5
 80079be:	dc26      	bgt.n	8007a0e <_printf_common+0x96>
 80079c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079c4:	1e13      	subs	r3, r2, #0
 80079c6:	6822      	ldr	r2, [r4, #0]
 80079c8:	bf18      	it	ne
 80079ca:	2301      	movne	r3, #1
 80079cc:	0692      	lsls	r2, r2, #26
 80079ce:	d42b      	bmi.n	8007a28 <_printf_common+0xb0>
 80079d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079d4:	4649      	mov	r1, r9
 80079d6:	4638      	mov	r0, r7
 80079d8:	47c0      	blx	r8
 80079da:	3001      	adds	r0, #1
 80079dc:	d01e      	beq.n	8007a1c <_printf_common+0xa4>
 80079de:	6823      	ldr	r3, [r4, #0]
 80079e0:	68e5      	ldr	r5, [r4, #12]
 80079e2:	6832      	ldr	r2, [r6, #0]
 80079e4:	f003 0306 	and.w	r3, r3, #6
 80079e8:	2b04      	cmp	r3, #4
 80079ea:	bf08      	it	eq
 80079ec:	1aad      	subeq	r5, r5, r2
 80079ee:	68a3      	ldr	r3, [r4, #8]
 80079f0:	6922      	ldr	r2, [r4, #16]
 80079f2:	bf0c      	ite	eq
 80079f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079f8:	2500      	movne	r5, #0
 80079fa:	4293      	cmp	r3, r2
 80079fc:	bfc4      	itt	gt
 80079fe:	1a9b      	subgt	r3, r3, r2
 8007a00:	18ed      	addgt	r5, r5, r3
 8007a02:	2600      	movs	r6, #0
 8007a04:	341a      	adds	r4, #26
 8007a06:	42b5      	cmp	r5, r6
 8007a08:	d11a      	bne.n	8007a40 <_printf_common+0xc8>
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	e008      	b.n	8007a20 <_printf_common+0xa8>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	4652      	mov	r2, sl
 8007a12:	4649      	mov	r1, r9
 8007a14:	4638      	mov	r0, r7
 8007a16:	47c0      	blx	r8
 8007a18:	3001      	adds	r0, #1
 8007a1a:	d103      	bne.n	8007a24 <_printf_common+0xac>
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a24:	3501      	adds	r5, #1
 8007a26:	e7c6      	b.n	80079b6 <_printf_common+0x3e>
 8007a28:	18e1      	adds	r1, r4, r3
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	2030      	movs	r0, #48	; 0x30
 8007a2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a32:	4422      	add	r2, r4
 8007a34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a3c:	3302      	adds	r3, #2
 8007a3e:	e7c7      	b.n	80079d0 <_printf_common+0x58>
 8007a40:	2301      	movs	r3, #1
 8007a42:	4622      	mov	r2, r4
 8007a44:	4649      	mov	r1, r9
 8007a46:	4638      	mov	r0, r7
 8007a48:	47c0      	blx	r8
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	d0e6      	beq.n	8007a1c <_printf_common+0xa4>
 8007a4e:	3601      	adds	r6, #1
 8007a50:	e7d9      	b.n	8007a06 <_printf_common+0x8e>
	...

08007a54 <_printf_i>:
 8007a54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a58:	460c      	mov	r4, r1
 8007a5a:	4691      	mov	r9, r2
 8007a5c:	7e27      	ldrb	r7, [r4, #24]
 8007a5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a60:	2f78      	cmp	r7, #120	; 0x78
 8007a62:	4680      	mov	r8, r0
 8007a64:	469a      	mov	sl, r3
 8007a66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a6a:	d807      	bhi.n	8007a7c <_printf_i+0x28>
 8007a6c:	2f62      	cmp	r7, #98	; 0x62
 8007a6e:	d80a      	bhi.n	8007a86 <_printf_i+0x32>
 8007a70:	2f00      	cmp	r7, #0
 8007a72:	f000 80d8 	beq.w	8007c26 <_printf_i+0x1d2>
 8007a76:	2f58      	cmp	r7, #88	; 0x58
 8007a78:	f000 80a3 	beq.w	8007bc2 <_printf_i+0x16e>
 8007a7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007a80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a84:	e03a      	b.n	8007afc <_printf_i+0xa8>
 8007a86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a8a:	2b15      	cmp	r3, #21
 8007a8c:	d8f6      	bhi.n	8007a7c <_printf_i+0x28>
 8007a8e:	a001      	add	r0, pc, #4	; (adr r0, 8007a94 <_printf_i+0x40>)
 8007a90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007a94:	08007aed 	.word	0x08007aed
 8007a98:	08007b01 	.word	0x08007b01
 8007a9c:	08007a7d 	.word	0x08007a7d
 8007aa0:	08007a7d 	.word	0x08007a7d
 8007aa4:	08007a7d 	.word	0x08007a7d
 8007aa8:	08007a7d 	.word	0x08007a7d
 8007aac:	08007b01 	.word	0x08007b01
 8007ab0:	08007a7d 	.word	0x08007a7d
 8007ab4:	08007a7d 	.word	0x08007a7d
 8007ab8:	08007a7d 	.word	0x08007a7d
 8007abc:	08007a7d 	.word	0x08007a7d
 8007ac0:	08007c0d 	.word	0x08007c0d
 8007ac4:	08007b31 	.word	0x08007b31
 8007ac8:	08007bef 	.word	0x08007bef
 8007acc:	08007a7d 	.word	0x08007a7d
 8007ad0:	08007a7d 	.word	0x08007a7d
 8007ad4:	08007c2f 	.word	0x08007c2f
 8007ad8:	08007a7d 	.word	0x08007a7d
 8007adc:	08007b31 	.word	0x08007b31
 8007ae0:	08007a7d 	.word	0x08007a7d
 8007ae4:	08007a7d 	.word	0x08007a7d
 8007ae8:	08007bf7 	.word	0x08007bf7
 8007aec:	680b      	ldr	r3, [r1, #0]
 8007aee:	1d1a      	adds	r2, r3, #4
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	600a      	str	r2, [r1, #0]
 8007af4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007af8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007afc:	2301      	movs	r3, #1
 8007afe:	e0a3      	b.n	8007c48 <_printf_i+0x1f4>
 8007b00:	6825      	ldr	r5, [r4, #0]
 8007b02:	6808      	ldr	r0, [r1, #0]
 8007b04:	062e      	lsls	r6, r5, #24
 8007b06:	f100 0304 	add.w	r3, r0, #4
 8007b0a:	d50a      	bpl.n	8007b22 <_printf_i+0xce>
 8007b0c:	6805      	ldr	r5, [r0, #0]
 8007b0e:	600b      	str	r3, [r1, #0]
 8007b10:	2d00      	cmp	r5, #0
 8007b12:	da03      	bge.n	8007b1c <_printf_i+0xc8>
 8007b14:	232d      	movs	r3, #45	; 0x2d
 8007b16:	426d      	negs	r5, r5
 8007b18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b1c:	485e      	ldr	r0, [pc, #376]	; (8007c98 <_printf_i+0x244>)
 8007b1e:	230a      	movs	r3, #10
 8007b20:	e019      	b.n	8007b56 <_printf_i+0x102>
 8007b22:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007b26:	6805      	ldr	r5, [r0, #0]
 8007b28:	600b      	str	r3, [r1, #0]
 8007b2a:	bf18      	it	ne
 8007b2c:	b22d      	sxthne	r5, r5
 8007b2e:	e7ef      	b.n	8007b10 <_printf_i+0xbc>
 8007b30:	680b      	ldr	r3, [r1, #0]
 8007b32:	6825      	ldr	r5, [r4, #0]
 8007b34:	1d18      	adds	r0, r3, #4
 8007b36:	6008      	str	r0, [r1, #0]
 8007b38:	0628      	lsls	r0, r5, #24
 8007b3a:	d501      	bpl.n	8007b40 <_printf_i+0xec>
 8007b3c:	681d      	ldr	r5, [r3, #0]
 8007b3e:	e002      	b.n	8007b46 <_printf_i+0xf2>
 8007b40:	0669      	lsls	r1, r5, #25
 8007b42:	d5fb      	bpl.n	8007b3c <_printf_i+0xe8>
 8007b44:	881d      	ldrh	r5, [r3, #0]
 8007b46:	4854      	ldr	r0, [pc, #336]	; (8007c98 <_printf_i+0x244>)
 8007b48:	2f6f      	cmp	r7, #111	; 0x6f
 8007b4a:	bf0c      	ite	eq
 8007b4c:	2308      	moveq	r3, #8
 8007b4e:	230a      	movne	r3, #10
 8007b50:	2100      	movs	r1, #0
 8007b52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b56:	6866      	ldr	r6, [r4, #4]
 8007b58:	60a6      	str	r6, [r4, #8]
 8007b5a:	2e00      	cmp	r6, #0
 8007b5c:	bfa2      	ittt	ge
 8007b5e:	6821      	ldrge	r1, [r4, #0]
 8007b60:	f021 0104 	bicge.w	r1, r1, #4
 8007b64:	6021      	strge	r1, [r4, #0]
 8007b66:	b90d      	cbnz	r5, 8007b6c <_printf_i+0x118>
 8007b68:	2e00      	cmp	r6, #0
 8007b6a:	d04d      	beq.n	8007c08 <_printf_i+0x1b4>
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b72:	fb03 5711 	mls	r7, r3, r1, r5
 8007b76:	5dc7      	ldrb	r7, [r0, r7]
 8007b78:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b7c:	462f      	mov	r7, r5
 8007b7e:	42bb      	cmp	r3, r7
 8007b80:	460d      	mov	r5, r1
 8007b82:	d9f4      	bls.n	8007b6e <_printf_i+0x11a>
 8007b84:	2b08      	cmp	r3, #8
 8007b86:	d10b      	bne.n	8007ba0 <_printf_i+0x14c>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	07df      	lsls	r7, r3, #31
 8007b8c:	d508      	bpl.n	8007ba0 <_printf_i+0x14c>
 8007b8e:	6923      	ldr	r3, [r4, #16]
 8007b90:	6861      	ldr	r1, [r4, #4]
 8007b92:	4299      	cmp	r1, r3
 8007b94:	bfde      	ittt	le
 8007b96:	2330      	movle	r3, #48	; 0x30
 8007b98:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b9c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ba0:	1b92      	subs	r2, r2, r6
 8007ba2:	6122      	str	r2, [r4, #16]
 8007ba4:	f8cd a000 	str.w	sl, [sp]
 8007ba8:	464b      	mov	r3, r9
 8007baa:	aa03      	add	r2, sp, #12
 8007bac:	4621      	mov	r1, r4
 8007bae:	4640      	mov	r0, r8
 8007bb0:	f7ff fee2 	bl	8007978 <_printf_common>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d14c      	bne.n	8007c52 <_printf_i+0x1fe>
 8007bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bbc:	b004      	add	sp, #16
 8007bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bc2:	4835      	ldr	r0, [pc, #212]	; (8007c98 <_printf_i+0x244>)
 8007bc4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007bc8:	6823      	ldr	r3, [r4, #0]
 8007bca:	680e      	ldr	r6, [r1, #0]
 8007bcc:	061f      	lsls	r7, r3, #24
 8007bce:	f856 5b04 	ldr.w	r5, [r6], #4
 8007bd2:	600e      	str	r6, [r1, #0]
 8007bd4:	d514      	bpl.n	8007c00 <_printf_i+0x1ac>
 8007bd6:	07d9      	lsls	r1, r3, #31
 8007bd8:	bf44      	itt	mi
 8007bda:	f043 0320 	orrmi.w	r3, r3, #32
 8007bde:	6023      	strmi	r3, [r4, #0]
 8007be0:	b91d      	cbnz	r5, 8007bea <_printf_i+0x196>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	f023 0320 	bic.w	r3, r3, #32
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	2310      	movs	r3, #16
 8007bec:	e7b0      	b.n	8007b50 <_printf_i+0xfc>
 8007bee:	6823      	ldr	r3, [r4, #0]
 8007bf0:	f043 0320 	orr.w	r3, r3, #32
 8007bf4:	6023      	str	r3, [r4, #0]
 8007bf6:	2378      	movs	r3, #120	; 0x78
 8007bf8:	4828      	ldr	r0, [pc, #160]	; (8007c9c <_printf_i+0x248>)
 8007bfa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bfe:	e7e3      	b.n	8007bc8 <_printf_i+0x174>
 8007c00:	065e      	lsls	r6, r3, #25
 8007c02:	bf48      	it	mi
 8007c04:	b2ad      	uxthmi	r5, r5
 8007c06:	e7e6      	b.n	8007bd6 <_printf_i+0x182>
 8007c08:	4616      	mov	r6, r2
 8007c0a:	e7bb      	b.n	8007b84 <_printf_i+0x130>
 8007c0c:	680b      	ldr	r3, [r1, #0]
 8007c0e:	6826      	ldr	r6, [r4, #0]
 8007c10:	6960      	ldr	r0, [r4, #20]
 8007c12:	1d1d      	adds	r5, r3, #4
 8007c14:	600d      	str	r5, [r1, #0]
 8007c16:	0635      	lsls	r5, r6, #24
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	d501      	bpl.n	8007c20 <_printf_i+0x1cc>
 8007c1c:	6018      	str	r0, [r3, #0]
 8007c1e:	e002      	b.n	8007c26 <_printf_i+0x1d2>
 8007c20:	0671      	lsls	r1, r6, #25
 8007c22:	d5fb      	bpl.n	8007c1c <_printf_i+0x1c8>
 8007c24:	8018      	strh	r0, [r3, #0]
 8007c26:	2300      	movs	r3, #0
 8007c28:	6123      	str	r3, [r4, #16]
 8007c2a:	4616      	mov	r6, r2
 8007c2c:	e7ba      	b.n	8007ba4 <_printf_i+0x150>
 8007c2e:	680b      	ldr	r3, [r1, #0]
 8007c30:	1d1a      	adds	r2, r3, #4
 8007c32:	600a      	str	r2, [r1, #0]
 8007c34:	681e      	ldr	r6, [r3, #0]
 8007c36:	6862      	ldr	r2, [r4, #4]
 8007c38:	2100      	movs	r1, #0
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f7f8 fad0 	bl	80001e0 <memchr>
 8007c40:	b108      	cbz	r0, 8007c46 <_printf_i+0x1f2>
 8007c42:	1b80      	subs	r0, r0, r6
 8007c44:	6060      	str	r0, [r4, #4]
 8007c46:	6863      	ldr	r3, [r4, #4]
 8007c48:	6123      	str	r3, [r4, #16]
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c50:	e7a8      	b.n	8007ba4 <_printf_i+0x150>
 8007c52:	6923      	ldr	r3, [r4, #16]
 8007c54:	4632      	mov	r2, r6
 8007c56:	4649      	mov	r1, r9
 8007c58:	4640      	mov	r0, r8
 8007c5a:	47d0      	blx	sl
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d0ab      	beq.n	8007bb8 <_printf_i+0x164>
 8007c60:	6823      	ldr	r3, [r4, #0]
 8007c62:	079b      	lsls	r3, r3, #30
 8007c64:	d413      	bmi.n	8007c8e <_printf_i+0x23a>
 8007c66:	68e0      	ldr	r0, [r4, #12]
 8007c68:	9b03      	ldr	r3, [sp, #12]
 8007c6a:	4298      	cmp	r0, r3
 8007c6c:	bfb8      	it	lt
 8007c6e:	4618      	movlt	r0, r3
 8007c70:	e7a4      	b.n	8007bbc <_printf_i+0x168>
 8007c72:	2301      	movs	r3, #1
 8007c74:	4632      	mov	r2, r6
 8007c76:	4649      	mov	r1, r9
 8007c78:	4640      	mov	r0, r8
 8007c7a:	47d0      	blx	sl
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	d09b      	beq.n	8007bb8 <_printf_i+0x164>
 8007c80:	3501      	adds	r5, #1
 8007c82:	68e3      	ldr	r3, [r4, #12]
 8007c84:	9903      	ldr	r1, [sp, #12]
 8007c86:	1a5b      	subs	r3, r3, r1
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	dcf2      	bgt.n	8007c72 <_printf_i+0x21e>
 8007c8c:	e7eb      	b.n	8007c66 <_printf_i+0x212>
 8007c8e:	2500      	movs	r5, #0
 8007c90:	f104 0619 	add.w	r6, r4, #25
 8007c94:	e7f5      	b.n	8007c82 <_printf_i+0x22e>
 8007c96:	bf00      	nop
 8007c98:	0800bc76 	.word	0x0800bc76
 8007c9c:	0800bc87 	.word	0x0800bc87

08007ca0 <_scanf_float>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	b087      	sub	sp, #28
 8007ca6:	4617      	mov	r7, r2
 8007ca8:	9303      	str	r3, [sp, #12]
 8007caa:	688b      	ldr	r3, [r1, #8]
 8007cac:	1e5a      	subs	r2, r3, #1
 8007cae:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007cb2:	bf83      	ittte	hi
 8007cb4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007cb8:	195b      	addhi	r3, r3, r5
 8007cba:	9302      	strhi	r3, [sp, #8]
 8007cbc:	2300      	movls	r3, #0
 8007cbe:	bf86      	itte	hi
 8007cc0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007cc4:	608b      	strhi	r3, [r1, #8]
 8007cc6:	9302      	strls	r3, [sp, #8]
 8007cc8:	680b      	ldr	r3, [r1, #0]
 8007cca:	468b      	mov	fp, r1
 8007ccc:	2500      	movs	r5, #0
 8007cce:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007cd2:	f84b 3b1c 	str.w	r3, [fp], #28
 8007cd6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007cda:	4680      	mov	r8, r0
 8007cdc:	460c      	mov	r4, r1
 8007cde:	465e      	mov	r6, fp
 8007ce0:	46aa      	mov	sl, r5
 8007ce2:	46a9      	mov	r9, r5
 8007ce4:	9501      	str	r5, [sp, #4]
 8007ce6:	68a2      	ldr	r2, [r4, #8]
 8007ce8:	b152      	cbz	r2, 8007d00 <_scanf_float+0x60>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	2b4e      	cmp	r3, #78	; 0x4e
 8007cf0:	d864      	bhi.n	8007dbc <_scanf_float+0x11c>
 8007cf2:	2b40      	cmp	r3, #64	; 0x40
 8007cf4:	d83c      	bhi.n	8007d70 <_scanf_float+0xd0>
 8007cf6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007cfa:	b2c8      	uxtb	r0, r1
 8007cfc:	280e      	cmp	r0, #14
 8007cfe:	d93a      	bls.n	8007d76 <_scanf_float+0xd6>
 8007d00:	f1b9 0f00 	cmp.w	r9, #0
 8007d04:	d003      	beq.n	8007d0e <_scanf_float+0x6e>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d12:	f1ba 0f01 	cmp.w	sl, #1
 8007d16:	f200 8113 	bhi.w	8007f40 <_scanf_float+0x2a0>
 8007d1a:	455e      	cmp	r6, fp
 8007d1c:	f200 8105 	bhi.w	8007f2a <_scanf_float+0x28a>
 8007d20:	2501      	movs	r5, #1
 8007d22:	4628      	mov	r0, r5
 8007d24:	b007      	add	sp, #28
 8007d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007d2e:	2a0d      	cmp	r2, #13
 8007d30:	d8e6      	bhi.n	8007d00 <_scanf_float+0x60>
 8007d32:	a101      	add	r1, pc, #4	; (adr r1, 8007d38 <_scanf_float+0x98>)
 8007d34:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007d38:	08007e77 	.word	0x08007e77
 8007d3c:	08007d01 	.word	0x08007d01
 8007d40:	08007d01 	.word	0x08007d01
 8007d44:	08007d01 	.word	0x08007d01
 8007d48:	08007ed7 	.word	0x08007ed7
 8007d4c:	08007eaf 	.word	0x08007eaf
 8007d50:	08007d01 	.word	0x08007d01
 8007d54:	08007d01 	.word	0x08007d01
 8007d58:	08007e85 	.word	0x08007e85
 8007d5c:	08007d01 	.word	0x08007d01
 8007d60:	08007d01 	.word	0x08007d01
 8007d64:	08007d01 	.word	0x08007d01
 8007d68:	08007d01 	.word	0x08007d01
 8007d6c:	08007e3d 	.word	0x08007e3d
 8007d70:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007d74:	e7db      	b.n	8007d2e <_scanf_float+0x8e>
 8007d76:	290e      	cmp	r1, #14
 8007d78:	d8c2      	bhi.n	8007d00 <_scanf_float+0x60>
 8007d7a:	a001      	add	r0, pc, #4	; (adr r0, 8007d80 <_scanf_float+0xe0>)
 8007d7c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007d80:	08007e2f 	.word	0x08007e2f
 8007d84:	08007d01 	.word	0x08007d01
 8007d88:	08007e2f 	.word	0x08007e2f
 8007d8c:	08007ec3 	.word	0x08007ec3
 8007d90:	08007d01 	.word	0x08007d01
 8007d94:	08007ddd 	.word	0x08007ddd
 8007d98:	08007e19 	.word	0x08007e19
 8007d9c:	08007e19 	.word	0x08007e19
 8007da0:	08007e19 	.word	0x08007e19
 8007da4:	08007e19 	.word	0x08007e19
 8007da8:	08007e19 	.word	0x08007e19
 8007dac:	08007e19 	.word	0x08007e19
 8007db0:	08007e19 	.word	0x08007e19
 8007db4:	08007e19 	.word	0x08007e19
 8007db8:	08007e19 	.word	0x08007e19
 8007dbc:	2b6e      	cmp	r3, #110	; 0x6e
 8007dbe:	d809      	bhi.n	8007dd4 <_scanf_float+0x134>
 8007dc0:	2b60      	cmp	r3, #96	; 0x60
 8007dc2:	d8b2      	bhi.n	8007d2a <_scanf_float+0x8a>
 8007dc4:	2b54      	cmp	r3, #84	; 0x54
 8007dc6:	d077      	beq.n	8007eb8 <_scanf_float+0x218>
 8007dc8:	2b59      	cmp	r3, #89	; 0x59
 8007dca:	d199      	bne.n	8007d00 <_scanf_float+0x60>
 8007dcc:	2d07      	cmp	r5, #7
 8007dce:	d197      	bne.n	8007d00 <_scanf_float+0x60>
 8007dd0:	2508      	movs	r5, #8
 8007dd2:	e029      	b.n	8007e28 <_scanf_float+0x188>
 8007dd4:	2b74      	cmp	r3, #116	; 0x74
 8007dd6:	d06f      	beq.n	8007eb8 <_scanf_float+0x218>
 8007dd8:	2b79      	cmp	r3, #121	; 0x79
 8007dda:	e7f6      	b.n	8007dca <_scanf_float+0x12a>
 8007ddc:	6821      	ldr	r1, [r4, #0]
 8007dde:	05c8      	lsls	r0, r1, #23
 8007de0:	d51a      	bpl.n	8007e18 <_scanf_float+0x178>
 8007de2:	9b02      	ldr	r3, [sp, #8]
 8007de4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007de8:	6021      	str	r1, [r4, #0]
 8007dea:	f109 0901 	add.w	r9, r9, #1
 8007dee:	b11b      	cbz	r3, 8007df8 <_scanf_float+0x158>
 8007df0:	3b01      	subs	r3, #1
 8007df2:	3201      	adds	r2, #1
 8007df4:	9302      	str	r3, [sp, #8]
 8007df6:	60a2      	str	r2, [r4, #8]
 8007df8:	68a3      	ldr	r3, [r4, #8]
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	60a3      	str	r3, [r4, #8]
 8007dfe:	6923      	ldr	r3, [r4, #16]
 8007e00:	3301      	adds	r3, #1
 8007e02:	6123      	str	r3, [r4, #16]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	3b01      	subs	r3, #1
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	607b      	str	r3, [r7, #4]
 8007e0c:	f340 8084 	ble.w	8007f18 <_scanf_float+0x278>
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	3301      	adds	r3, #1
 8007e14:	603b      	str	r3, [r7, #0]
 8007e16:	e766      	b.n	8007ce6 <_scanf_float+0x46>
 8007e18:	eb1a 0f05 	cmn.w	sl, r5
 8007e1c:	f47f af70 	bne.w	8007d00 <_scanf_float+0x60>
 8007e20:	6822      	ldr	r2, [r4, #0]
 8007e22:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007e26:	6022      	str	r2, [r4, #0]
 8007e28:	f806 3b01 	strb.w	r3, [r6], #1
 8007e2c:	e7e4      	b.n	8007df8 <_scanf_float+0x158>
 8007e2e:	6822      	ldr	r2, [r4, #0]
 8007e30:	0610      	lsls	r0, r2, #24
 8007e32:	f57f af65 	bpl.w	8007d00 <_scanf_float+0x60>
 8007e36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e3a:	e7f4      	b.n	8007e26 <_scanf_float+0x186>
 8007e3c:	f1ba 0f00 	cmp.w	sl, #0
 8007e40:	d10e      	bne.n	8007e60 <_scanf_float+0x1c0>
 8007e42:	f1b9 0f00 	cmp.w	r9, #0
 8007e46:	d10e      	bne.n	8007e66 <_scanf_float+0x1c6>
 8007e48:	6822      	ldr	r2, [r4, #0]
 8007e4a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007e4e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007e52:	d108      	bne.n	8007e66 <_scanf_float+0x1c6>
 8007e54:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007e58:	6022      	str	r2, [r4, #0]
 8007e5a:	f04f 0a01 	mov.w	sl, #1
 8007e5e:	e7e3      	b.n	8007e28 <_scanf_float+0x188>
 8007e60:	f1ba 0f02 	cmp.w	sl, #2
 8007e64:	d055      	beq.n	8007f12 <_scanf_float+0x272>
 8007e66:	2d01      	cmp	r5, #1
 8007e68:	d002      	beq.n	8007e70 <_scanf_float+0x1d0>
 8007e6a:	2d04      	cmp	r5, #4
 8007e6c:	f47f af48 	bne.w	8007d00 <_scanf_float+0x60>
 8007e70:	3501      	adds	r5, #1
 8007e72:	b2ed      	uxtb	r5, r5
 8007e74:	e7d8      	b.n	8007e28 <_scanf_float+0x188>
 8007e76:	f1ba 0f01 	cmp.w	sl, #1
 8007e7a:	f47f af41 	bne.w	8007d00 <_scanf_float+0x60>
 8007e7e:	f04f 0a02 	mov.w	sl, #2
 8007e82:	e7d1      	b.n	8007e28 <_scanf_float+0x188>
 8007e84:	b97d      	cbnz	r5, 8007ea6 <_scanf_float+0x206>
 8007e86:	f1b9 0f00 	cmp.w	r9, #0
 8007e8a:	f47f af3c 	bne.w	8007d06 <_scanf_float+0x66>
 8007e8e:	6822      	ldr	r2, [r4, #0]
 8007e90:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007e94:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007e98:	f47f af39 	bne.w	8007d0e <_scanf_float+0x6e>
 8007e9c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007ea0:	6022      	str	r2, [r4, #0]
 8007ea2:	2501      	movs	r5, #1
 8007ea4:	e7c0      	b.n	8007e28 <_scanf_float+0x188>
 8007ea6:	2d03      	cmp	r5, #3
 8007ea8:	d0e2      	beq.n	8007e70 <_scanf_float+0x1d0>
 8007eaa:	2d05      	cmp	r5, #5
 8007eac:	e7de      	b.n	8007e6c <_scanf_float+0x1cc>
 8007eae:	2d02      	cmp	r5, #2
 8007eb0:	f47f af26 	bne.w	8007d00 <_scanf_float+0x60>
 8007eb4:	2503      	movs	r5, #3
 8007eb6:	e7b7      	b.n	8007e28 <_scanf_float+0x188>
 8007eb8:	2d06      	cmp	r5, #6
 8007eba:	f47f af21 	bne.w	8007d00 <_scanf_float+0x60>
 8007ebe:	2507      	movs	r5, #7
 8007ec0:	e7b2      	b.n	8007e28 <_scanf_float+0x188>
 8007ec2:	6822      	ldr	r2, [r4, #0]
 8007ec4:	0591      	lsls	r1, r2, #22
 8007ec6:	f57f af1b 	bpl.w	8007d00 <_scanf_float+0x60>
 8007eca:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007ece:	6022      	str	r2, [r4, #0]
 8007ed0:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ed4:	e7a8      	b.n	8007e28 <_scanf_float+0x188>
 8007ed6:	6822      	ldr	r2, [r4, #0]
 8007ed8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007edc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007ee0:	d006      	beq.n	8007ef0 <_scanf_float+0x250>
 8007ee2:	0550      	lsls	r0, r2, #21
 8007ee4:	f57f af0c 	bpl.w	8007d00 <_scanf_float+0x60>
 8007ee8:	f1b9 0f00 	cmp.w	r9, #0
 8007eec:	f43f af0f 	beq.w	8007d0e <_scanf_float+0x6e>
 8007ef0:	0591      	lsls	r1, r2, #22
 8007ef2:	bf58      	it	pl
 8007ef4:	9901      	ldrpl	r1, [sp, #4]
 8007ef6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007efa:	bf58      	it	pl
 8007efc:	eba9 0101 	subpl.w	r1, r9, r1
 8007f00:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007f04:	bf58      	it	pl
 8007f06:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007f0a:	6022      	str	r2, [r4, #0]
 8007f0c:	f04f 0900 	mov.w	r9, #0
 8007f10:	e78a      	b.n	8007e28 <_scanf_float+0x188>
 8007f12:	f04f 0a03 	mov.w	sl, #3
 8007f16:	e787      	b.n	8007e28 <_scanf_float+0x188>
 8007f18:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f1c:	4639      	mov	r1, r7
 8007f1e:	4640      	mov	r0, r8
 8007f20:	4798      	blx	r3
 8007f22:	2800      	cmp	r0, #0
 8007f24:	f43f aedf 	beq.w	8007ce6 <_scanf_float+0x46>
 8007f28:	e6ea      	b.n	8007d00 <_scanf_float+0x60>
 8007f2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f32:	463a      	mov	r2, r7
 8007f34:	4640      	mov	r0, r8
 8007f36:	4798      	blx	r3
 8007f38:	6923      	ldr	r3, [r4, #16]
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	6123      	str	r3, [r4, #16]
 8007f3e:	e6ec      	b.n	8007d1a <_scanf_float+0x7a>
 8007f40:	1e6b      	subs	r3, r5, #1
 8007f42:	2b06      	cmp	r3, #6
 8007f44:	d825      	bhi.n	8007f92 <_scanf_float+0x2f2>
 8007f46:	2d02      	cmp	r5, #2
 8007f48:	d836      	bhi.n	8007fb8 <_scanf_float+0x318>
 8007f4a:	455e      	cmp	r6, fp
 8007f4c:	f67f aee8 	bls.w	8007d20 <_scanf_float+0x80>
 8007f50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f54:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f58:	463a      	mov	r2, r7
 8007f5a:	4640      	mov	r0, r8
 8007f5c:	4798      	blx	r3
 8007f5e:	6923      	ldr	r3, [r4, #16]
 8007f60:	3b01      	subs	r3, #1
 8007f62:	6123      	str	r3, [r4, #16]
 8007f64:	e7f1      	b.n	8007f4a <_scanf_float+0x2aa>
 8007f66:	9802      	ldr	r0, [sp, #8]
 8007f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f6c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007f70:	9002      	str	r0, [sp, #8]
 8007f72:	463a      	mov	r2, r7
 8007f74:	4640      	mov	r0, r8
 8007f76:	4798      	blx	r3
 8007f78:	6923      	ldr	r3, [r4, #16]
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	6123      	str	r3, [r4, #16]
 8007f7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f82:	fa5f fa8a 	uxtb.w	sl, sl
 8007f86:	f1ba 0f02 	cmp.w	sl, #2
 8007f8a:	d1ec      	bne.n	8007f66 <_scanf_float+0x2c6>
 8007f8c:	3d03      	subs	r5, #3
 8007f8e:	b2ed      	uxtb	r5, r5
 8007f90:	1b76      	subs	r6, r6, r5
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	05da      	lsls	r2, r3, #23
 8007f96:	d52f      	bpl.n	8007ff8 <_scanf_float+0x358>
 8007f98:	055b      	lsls	r3, r3, #21
 8007f9a:	d510      	bpl.n	8007fbe <_scanf_float+0x31e>
 8007f9c:	455e      	cmp	r6, fp
 8007f9e:	f67f aebf 	bls.w	8007d20 <_scanf_float+0x80>
 8007fa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007faa:	463a      	mov	r2, r7
 8007fac:	4640      	mov	r0, r8
 8007fae:	4798      	blx	r3
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	3b01      	subs	r3, #1
 8007fb4:	6123      	str	r3, [r4, #16]
 8007fb6:	e7f1      	b.n	8007f9c <_scanf_float+0x2fc>
 8007fb8:	46aa      	mov	sl, r5
 8007fba:	9602      	str	r6, [sp, #8]
 8007fbc:	e7df      	b.n	8007f7e <_scanf_float+0x2de>
 8007fbe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007fc2:	6923      	ldr	r3, [r4, #16]
 8007fc4:	2965      	cmp	r1, #101	; 0x65
 8007fc6:	f103 33ff 	add.w	r3, r3, #4294967295
 8007fca:	f106 35ff 	add.w	r5, r6, #4294967295
 8007fce:	6123      	str	r3, [r4, #16]
 8007fd0:	d00c      	beq.n	8007fec <_scanf_float+0x34c>
 8007fd2:	2945      	cmp	r1, #69	; 0x45
 8007fd4:	d00a      	beq.n	8007fec <_scanf_float+0x34c>
 8007fd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fda:	463a      	mov	r2, r7
 8007fdc:	4640      	mov	r0, r8
 8007fde:	4798      	blx	r3
 8007fe0:	6923      	ldr	r3, [r4, #16]
 8007fe2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	1eb5      	subs	r5, r6, #2
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ff0:	463a      	mov	r2, r7
 8007ff2:	4640      	mov	r0, r8
 8007ff4:	4798      	blx	r3
 8007ff6:	462e      	mov	r6, r5
 8007ff8:	6825      	ldr	r5, [r4, #0]
 8007ffa:	f015 0510 	ands.w	r5, r5, #16
 8007ffe:	d158      	bne.n	80080b2 <_scanf_float+0x412>
 8008000:	7035      	strb	r5, [r6, #0]
 8008002:	6823      	ldr	r3, [r4, #0]
 8008004:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800800c:	d11c      	bne.n	8008048 <_scanf_float+0x3a8>
 800800e:	9b01      	ldr	r3, [sp, #4]
 8008010:	454b      	cmp	r3, r9
 8008012:	eba3 0209 	sub.w	r2, r3, r9
 8008016:	d124      	bne.n	8008062 <_scanf_float+0x3c2>
 8008018:	2200      	movs	r2, #0
 800801a:	4659      	mov	r1, fp
 800801c:	4640      	mov	r0, r8
 800801e:	f000 fe9d 	bl	8008d5c <_strtod_r>
 8008022:	9b03      	ldr	r3, [sp, #12]
 8008024:	6821      	ldr	r1, [r4, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f011 0f02 	tst.w	r1, #2
 800802c:	ec57 6b10 	vmov	r6, r7, d0
 8008030:	f103 0204 	add.w	r2, r3, #4
 8008034:	d020      	beq.n	8008078 <_scanf_float+0x3d8>
 8008036:	9903      	ldr	r1, [sp, #12]
 8008038:	600a      	str	r2, [r1, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	e9c3 6700 	strd	r6, r7, [r3]
 8008040:	68e3      	ldr	r3, [r4, #12]
 8008042:	3301      	adds	r3, #1
 8008044:	60e3      	str	r3, [r4, #12]
 8008046:	e66c      	b.n	8007d22 <_scanf_float+0x82>
 8008048:	9b04      	ldr	r3, [sp, #16]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d0e4      	beq.n	8008018 <_scanf_float+0x378>
 800804e:	9905      	ldr	r1, [sp, #20]
 8008050:	230a      	movs	r3, #10
 8008052:	462a      	mov	r2, r5
 8008054:	3101      	adds	r1, #1
 8008056:	4640      	mov	r0, r8
 8008058:	f000 ff0a 	bl	8008e70 <_strtol_r>
 800805c:	9b04      	ldr	r3, [sp, #16]
 800805e:	9e05      	ldr	r6, [sp, #20]
 8008060:	1ac2      	subs	r2, r0, r3
 8008062:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008066:	429e      	cmp	r6, r3
 8008068:	bf28      	it	cs
 800806a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800806e:	4912      	ldr	r1, [pc, #72]	; (80080b8 <_scanf_float+0x418>)
 8008070:	4630      	mov	r0, r6
 8008072:	f000 f82b 	bl	80080cc <siprintf>
 8008076:	e7cf      	b.n	8008018 <_scanf_float+0x378>
 8008078:	f011 0f04 	tst.w	r1, #4
 800807c:	9903      	ldr	r1, [sp, #12]
 800807e:	600a      	str	r2, [r1, #0]
 8008080:	d1db      	bne.n	800803a <_scanf_float+0x39a>
 8008082:	f8d3 8000 	ldr.w	r8, [r3]
 8008086:	ee10 2a10 	vmov	r2, s0
 800808a:	ee10 0a10 	vmov	r0, s0
 800808e:	463b      	mov	r3, r7
 8008090:	4639      	mov	r1, r7
 8008092:	f7f8 fd4b 	bl	8000b2c <__aeabi_dcmpun>
 8008096:	b128      	cbz	r0, 80080a4 <_scanf_float+0x404>
 8008098:	4808      	ldr	r0, [pc, #32]	; (80080bc <_scanf_float+0x41c>)
 800809a:	f000 f811 	bl	80080c0 <nanf>
 800809e:	ed88 0a00 	vstr	s0, [r8]
 80080a2:	e7cd      	b.n	8008040 <_scanf_float+0x3a0>
 80080a4:	4630      	mov	r0, r6
 80080a6:	4639      	mov	r1, r7
 80080a8:	f7f8 fd9e 	bl	8000be8 <__aeabi_d2f>
 80080ac:	f8c8 0000 	str.w	r0, [r8]
 80080b0:	e7c6      	b.n	8008040 <_scanf_float+0x3a0>
 80080b2:	2500      	movs	r5, #0
 80080b4:	e635      	b.n	8007d22 <_scanf_float+0x82>
 80080b6:	bf00      	nop
 80080b8:	0800bc98 	.word	0x0800bc98
 80080bc:	0800c0b0 	.word	0x0800c0b0

080080c0 <nanf>:
 80080c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80080c8 <nanf+0x8>
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	7fc00000 	.word	0x7fc00000

080080cc <siprintf>:
 80080cc:	b40e      	push	{r1, r2, r3}
 80080ce:	b500      	push	{lr}
 80080d0:	b09c      	sub	sp, #112	; 0x70
 80080d2:	ab1d      	add	r3, sp, #116	; 0x74
 80080d4:	9002      	str	r0, [sp, #8]
 80080d6:	9006      	str	r0, [sp, #24]
 80080d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80080dc:	4809      	ldr	r0, [pc, #36]	; (8008104 <siprintf+0x38>)
 80080de:	9107      	str	r1, [sp, #28]
 80080e0:	9104      	str	r1, [sp, #16]
 80080e2:	4909      	ldr	r1, [pc, #36]	; (8008108 <siprintf+0x3c>)
 80080e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80080e8:	9105      	str	r1, [sp, #20]
 80080ea:	6800      	ldr	r0, [r0, #0]
 80080ec:	9301      	str	r3, [sp, #4]
 80080ee:	a902      	add	r1, sp, #8
 80080f0:	f002 fea6 	bl	800ae40 <_svfiprintf_r>
 80080f4:	9b02      	ldr	r3, [sp, #8]
 80080f6:	2200      	movs	r2, #0
 80080f8:	701a      	strb	r2, [r3, #0]
 80080fa:	b01c      	add	sp, #112	; 0x70
 80080fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008100:	b003      	add	sp, #12
 8008102:	4770      	bx	lr
 8008104:	20000440 	.word	0x20000440
 8008108:	ffff0208 	.word	0xffff0208

0800810c <sulp>:
 800810c:	b570      	push	{r4, r5, r6, lr}
 800810e:	4604      	mov	r4, r0
 8008110:	460d      	mov	r5, r1
 8008112:	ec45 4b10 	vmov	d0, r4, r5
 8008116:	4616      	mov	r6, r2
 8008118:	f002 fc2e 	bl	800a978 <__ulp>
 800811c:	ec51 0b10 	vmov	r0, r1, d0
 8008120:	b17e      	cbz	r6, 8008142 <sulp+0x36>
 8008122:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008126:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800812a:	2b00      	cmp	r3, #0
 800812c:	dd09      	ble.n	8008142 <sulp+0x36>
 800812e:	051b      	lsls	r3, r3, #20
 8008130:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008134:	2400      	movs	r4, #0
 8008136:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800813a:	4622      	mov	r2, r4
 800813c:	462b      	mov	r3, r5
 800813e:	f7f8 fa5b 	bl	80005f8 <__aeabi_dmul>
 8008142:	bd70      	pop	{r4, r5, r6, pc}
 8008144:	0000      	movs	r0, r0
	...

08008148 <_strtod_l>:
 8008148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814c:	b0a3      	sub	sp, #140	; 0x8c
 800814e:	461f      	mov	r7, r3
 8008150:	2300      	movs	r3, #0
 8008152:	931e      	str	r3, [sp, #120]	; 0x78
 8008154:	4ba4      	ldr	r3, [pc, #656]	; (80083e8 <_strtod_l+0x2a0>)
 8008156:	9219      	str	r2, [sp, #100]	; 0x64
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	9307      	str	r3, [sp, #28]
 800815c:	4604      	mov	r4, r0
 800815e:	4618      	mov	r0, r3
 8008160:	4688      	mov	r8, r1
 8008162:	f7f8 f835 	bl	80001d0 <strlen>
 8008166:	f04f 0a00 	mov.w	sl, #0
 800816a:	4605      	mov	r5, r0
 800816c:	f04f 0b00 	mov.w	fp, #0
 8008170:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8008174:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008176:	781a      	ldrb	r2, [r3, #0]
 8008178:	2a2b      	cmp	r2, #43	; 0x2b
 800817a:	d04c      	beq.n	8008216 <_strtod_l+0xce>
 800817c:	d839      	bhi.n	80081f2 <_strtod_l+0xaa>
 800817e:	2a0d      	cmp	r2, #13
 8008180:	d832      	bhi.n	80081e8 <_strtod_l+0xa0>
 8008182:	2a08      	cmp	r2, #8
 8008184:	d832      	bhi.n	80081ec <_strtod_l+0xa4>
 8008186:	2a00      	cmp	r2, #0
 8008188:	d03c      	beq.n	8008204 <_strtod_l+0xbc>
 800818a:	2300      	movs	r3, #0
 800818c:	930e      	str	r3, [sp, #56]	; 0x38
 800818e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8008190:	7833      	ldrb	r3, [r6, #0]
 8008192:	2b30      	cmp	r3, #48	; 0x30
 8008194:	f040 80b4 	bne.w	8008300 <_strtod_l+0x1b8>
 8008198:	7873      	ldrb	r3, [r6, #1]
 800819a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800819e:	2b58      	cmp	r3, #88	; 0x58
 80081a0:	d16c      	bne.n	800827c <_strtod_l+0x134>
 80081a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081a4:	9301      	str	r3, [sp, #4]
 80081a6:	ab1e      	add	r3, sp, #120	; 0x78
 80081a8:	9702      	str	r7, [sp, #8]
 80081aa:	9300      	str	r3, [sp, #0]
 80081ac:	4a8f      	ldr	r2, [pc, #572]	; (80083ec <_strtod_l+0x2a4>)
 80081ae:	ab1f      	add	r3, sp, #124	; 0x7c
 80081b0:	a91d      	add	r1, sp, #116	; 0x74
 80081b2:	4620      	mov	r0, r4
 80081b4:	f001 fd40 	bl	8009c38 <__gethex>
 80081b8:	f010 0707 	ands.w	r7, r0, #7
 80081bc:	4605      	mov	r5, r0
 80081be:	d005      	beq.n	80081cc <_strtod_l+0x84>
 80081c0:	2f06      	cmp	r7, #6
 80081c2:	d12a      	bne.n	800821a <_strtod_l+0xd2>
 80081c4:	3601      	adds	r6, #1
 80081c6:	2300      	movs	r3, #0
 80081c8:	961d      	str	r6, [sp, #116]	; 0x74
 80081ca:	930e      	str	r3, [sp, #56]	; 0x38
 80081cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f040 8596 	bne.w	8008d00 <_strtod_l+0xbb8>
 80081d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081d6:	b1db      	cbz	r3, 8008210 <_strtod_l+0xc8>
 80081d8:	4652      	mov	r2, sl
 80081da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80081de:	ec43 2b10 	vmov	d0, r2, r3
 80081e2:	b023      	add	sp, #140	; 0x8c
 80081e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e8:	2a20      	cmp	r2, #32
 80081ea:	d1ce      	bne.n	800818a <_strtod_l+0x42>
 80081ec:	3301      	adds	r3, #1
 80081ee:	931d      	str	r3, [sp, #116]	; 0x74
 80081f0:	e7c0      	b.n	8008174 <_strtod_l+0x2c>
 80081f2:	2a2d      	cmp	r2, #45	; 0x2d
 80081f4:	d1c9      	bne.n	800818a <_strtod_l+0x42>
 80081f6:	2201      	movs	r2, #1
 80081f8:	920e      	str	r2, [sp, #56]	; 0x38
 80081fa:	1c5a      	adds	r2, r3, #1
 80081fc:	921d      	str	r2, [sp, #116]	; 0x74
 80081fe:	785b      	ldrb	r3, [r3, #1]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1c4      	bne.n	800818e <_strtod_l+0x46>
 8008204:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008206:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800820a:	2b00      	cmp	r3, #0
 800820c:	f040 8576 	bne.w	8008cfc <_strtod_l+0xbb4>
 8008210:	4652      	mov	r2, sl
 8008212:	465b      	mov	r3, fp
 8008214:	e7e3      	b.n	80081de <_strtod_l+0x96>
 8008216:	2200      	movs	r2, #0
 8008218:	e7ee      	b.n	80081f8 <_strtod_l+0xb0>
 800821a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800821c:	b13a      	cbz	r2, 800822e <_strtod_l+0xe6>
 800821e:	2135      	movs	r1, #53	; 0x35
 8008220:	a820      	add	r0, sp, #128	; 0x80
 8008222:	f002 fcb4 	bl	800ab8e <__copybits>
 8008226:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008228:	4620      	mov	r0, r4
 800822a:	f002 f879 	bl	800a320 <_Bfree>
 800822e:	3f01      	subs	r7, #1
 8008230:	2f05      	cmp	r7, #5
 8008232:	d807      	bhi.n	8008244 <_strtod_l+0xfc>
 8008234:	e8df f007 	tbb	[pc, r7]
 8008238:	1d180b0e 	.word	0x1d180b0e
 800823c:	030e      	.short	0x030e
 800823e:	f04f 0b00 	mov.w	fp, #0
 8008242:	46da      	mov	sl, fp
 8008244:	0728      	lsls	r0, r5, #28
 8008246:	d5c1      	bpl.n	80081cc <_strtod_l+0x84>
 8008248:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800824c:	e7be      	b.n	80081cc <_strtod_l+0x84>
 800824e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8008252:	e7f7      	b.n	8008244 <_strtod_l+0xfc>
 8008254:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8008258:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800825a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800825e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008262:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008266:	e7ed      	b.n	8008244 <_strtod_l+0xfc>
 8008268:	f8df b184 	ldr.w	fp, [pc, #388]	; 80083f0 <_strtod_l+0x2a8>
 800826c:	f04f 0a00 	mov.w	sl, #0
 8008270:	e7e8      	b.n	8008244 <_strtod_l+0xfc>
 8008272:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008276:	f04f 3aff 	mov.w	sl, #4294967295
 800827a:	e7e3      	b.n	8008244 <_strtod_l+0xfc>
 800827c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800827e:	1c5a      	adds	r2, r3, #1
 8008280:	921d      	str	r2, [sp, #116]	; 0x74
 8008282:	785b      	ldrb	r3, [r3, #1]
 8008284:	2b30      	cmp	r3, #48	; 0x30
 8008286:	d0f9      	beq.n	800827c <_strtod_l+0x134>
 8008288:	2b00      	cmp	r3, #0
 800828a:	d09f      	beq.n	80081cc <_strtod_l+0x84>
 800828c:	2301      	movs	r3, #1
 800828e:	f04f 0900 	mov.w	r9, #0
 8008292:	9304      	str	r3, [sp, #16]
 8008294:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008296:	930a      	str	r3, [sp, #40]	; 0x28
 8008298:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800829c:	464f      	mov	r7, r9
 800829e:	220a      	movs	r2, #10
 80082a0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80082a2:	7806      	ldrb	r6, [r0, #0]
 80082a4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80082a8:	b2d9      	uxtb	r1, r3
 80082aa:	2909      	cmp	r1, #9
 80082ac:	d92a      	bls.n	8008304 <_strtod_l+0x1bc>
 80082ae:	9907      	ldr	r1, [sp, #28]
 80082b0:	462a      	mov	r2, r5
 80082b2:	f002 fedd 	bl	800b070 <strncmp>
 80082b6:	b398      	cbz	r0, 8008320 <_strtod_l+0x1d8>
 80082b8:	2000      	movs	r0, #0
 80082ba:	4633      	mov	r3, r6
 80082bc:	463d      	mov	r5, r7
 80082be:	9007      	str	r0, [sp, #28]
 80082c0:	4602      	mov	r2, r0
 80082c2:	2b65      	cmp	r3, #101	; 0x65
 80082c4:	d001      	beq.n	80082ca <_strtod_l+0x182>
 80082c6:	2b45      	cmp	r3, #69	; 0x45
 80082c8:	d118      	bne.n	80082fc <_strtod_l+0x1b4>
 80082ca:	b91d      	cbnz	r5, 80082d4 <_strtod_l+0x18c>
 80082cc:	9b04      	ldr	r3, [sp, #16]
 80082ce:	4303      	orrs	r3, r0
 80082d0:	d098      	beq.n	8008204 <_strtod_l+0xbc>
 80082d2:	2500      	movs	r5, #0
 80082d4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80082d8:	f108 0301 	add.w	r3, r8, #1
 80082dc:	931d      	str	r3, [sp, #116]	; 0x74
 80082de:	f898 3001 	ldrb.w	r3, [r8, #1]
 80082e2:	2b2b      	cmp	r3, #43	; 0x2b
 80082e4:	d075      	beq.n	80083d2 <_strtod_l+0x28a>
 80082e6:	2b2d      	cmp	r3, #45	; 0x2d
 80082e8:	d07b      	beq.n	80083e2 <_strtod_l+0x29a>
 80082ea:	f04f 0c00 	mov.w	ip, #0
 80082ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80082f2:	2909      	cmp	r1, #9
 80082f4:	f240 8082 	bls.w	80083fc <_strtod_l+0x2b4>
 80082f8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80082fc:	2600      	movs	r6, #0
 80082fe:	e09d      	b.n	800843c <_strtod_l+0x2f4>
 8008300:	2300      	movs	r3, #0
 8008302:	e7c4      	b.n	800828e <_strtod_l+0x146>
 8008304:	2f08      	cmp	r7, #8
 8008306:	bfd8      	it	le
 8008308:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800830a:	f100 0001 	add.w	r0, r0, #1
 800830e:	bfda      	itte	le
 8008310:	fb02 3301 	mlale	r3, r2, r1, r3
 8008314:	9309      	strle	r3, [sp, #36]	; 0x24
 8008316:	fb02 3909 	mlagt	r9, r2, r9, r3
 800831a:	3701      	adds	r7, #1
 800831c:	901d      	str	r0, [sp, #116]	; 0x74
 800831e:	e7bf      	b.n	80082a0 <_strtod_l+0x158>
 8008320:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008322:	195a      	adds	r2, r3, r5
 8008324:	921d      	str	r2, [sp, #116]	; 0x74
 8008326:	5d5b      	ldrb	r3, [r3, r5]
 8008328:	2f00      	cmp	r7, #0
 800832a:	d037      	beq.n	800839c <_strtod_l+0x254>
 800832c:	9007      	str	r0, [sp, #28]
 800832e:	463d      	mov	r5, r7
 8008330:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8008334:	2a09      	cmp	r2, #9
 8008336:	d912      	bls.n	800835e <_strtod_l+0x216>
 8008338:	2201      	movs	r2, #1
 800833a:	e7c2      	b.n	80082c2 <_strtod_l+0x17a>
 800833c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800833e:	1c5a      	adds	r2, r3, #1
 8008340:	921d      	str	r2, [sp, #116]	; 0x74
 8008342:	785b      	ldrb	r3, [r3, #1]
 8008344:	3001      	adds	r0, #1
 8008346:	2b30      	cmp	r3, #48	; 0x30
 8008348:	d0f8      	beq.n	800833c <_strtod_l+0x1f4>
 800834a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800834e:	2a08      	cmp	r2, #8
 8008350:	f200 84db 	bhi.w	8008d0a <_strtod_l+0xbc2>
 8008354:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008356:	9007      	str	r0, [sp, #28]
 8008358:	2000      	movs	r0, #0
 800835a:	920a      	str	r2, [sp, #40]	; 0x28
 800835c:	4605      	mov	r5, r0
 800835e:	3b30      	subs	r3, #48	; 0x30
 8008360:	f100 0201 	add.w	r2, r0, #1
 8008364:	d014      	beq.n	8008390 <_strtod_l+0x248>
 8008366:	9907      	ldr	r1, [sp, #28]
 8008368:	4411      	add	r1, r2
 800836a:	9107      	str	r1, [sp, #28]
 800836c:	462a      	mov	r2, r5
 800836e:	eb00 0e05 	add.w	lr, r0, r5
 8008372:	210a      	movs	r1, #10
 8008374:	4572      	cmp	r2, lr
 8008376:	d113      	bne.n	80083a0 <_strtod_l+0x258>
 8008378:	182a      	adds	r2, r5, r0
 800837a:	2a08      	cmp	r2, #8
 800837c:	f105 0501 	add.w	r5, r5, #1
 8008380:	4405      	add	r5, r0
 8008382:	dc1c      	bgt.n	80083be <_strtod_l+0x276>
 8008384:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008386:	220a      	movs	r2, #10
 8008388:	fb02 3301 	mla	r3, r2, r1, r3
 800838c:	9309      	str	r3, [sp, #36]	; 0x24
 800838e:	2200      	movs	r2, #0
 8008390:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008392:	1c59      	adds	r1, r3, #1
 8008394:	911d      	str	r1, [sp, #116]	; 0x74
 8008396:	785b      	ldrb	r3, [r3, #1]
 8008398:	4610      	mov	r0, r2
 800839a:	e7c9      	b.n	8008330 <_strtod_l+0x1e8>
 800839c:	4638      	mov	r0, r7
 800839e:	e7d2      	b.n	8008346 <_strtod_l+0x1fe>
 80083a0:	2a08      	cmp	r2, #8
 80083a2:	dc04      	bgt.n	80083ae <_strtod_l+0x266>
 80083a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80083a6:	434e      	muls	r6, r1
 80083a8:	9609      	str	r6, [sp, #36]	; 0x24
 80083aa:	3201      	adds	r2, #1
 80083ac:	e7e2      	b.n	8008374 <_strtod_l+0x22c>
 80083ae:	f102 0c01 	add.w	ip, r2, #1
 80083b2:	f1bc 0f10 	cmp.w	ip, #16
 80083b6:	bfd8      	it	le
 80083b8:	fb01 f909 	mulle.w	r9, r1, r9
 80083bc:	e7f5      	b.n	80083aa <_strtod_l+0x262>
 80083be:	2d10      	cmp	r5, #16
 80083c0:	bfdc      	itt	le
 80083c2:	220a      	movle	r2, #10
 80083c4:	fb02 3909 	mlale	r9, r2, r9, r3
 80083c8:	e7e1      	b.n	800838e <_strtod_l+0x246>
 80083ca:	2300      	movs	r3, #0
 80083cc:	9307      	str	r3, [sp, #28]
 80083ce:	2201      	movs	r2, #1
 80083d0:	e77c      	b.n	80082cc <_strtod_l+0x184>
 80083d2:	f04f 0c00 	mov.w	ip, #0
 80083d6:	f108 0302 	add.w	r3, r8, #2
 80083da:	931d      	str	r3, [sp, #116]	; 0x74
 80083dc:	f898 3002 	ldrb.w	r3, [r8, #2]
 80083e0:	e785      	b.n	80082ee <_strtod_l+0x1a6>
 80083e2:	f04f 0c01 	mov.w	ip, #1
 80083e6:	e7f6      	b.n	80083d6 <_strtod_l+0x28e>
 80083e8:	0800bef0 	.word	0x0800bef0
 80083ec:	0800bca0 	.word	0x0800bca0
 80083f0:	7ff00000 	.word	0x7ff00000
 80083f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80083f6:	1c59      	adds	r1, r3, #1
 80083f8:	911d      	str	r1, [sp, #116]	; 0x74
 80083fa:	785b      	ldrb	r3, [r3, #1]
 80083fc:	2b30      	cmp	r3, #48	; 0x30
 80083fe:	d0f9      	beq.n	80083f4 <_strtod_l+0x2ac>
 8008400:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008404:	2908      	cmp	r1, #8
 8008406:	f63f af79 	bhi.w	80082fc <_strtod_l+0x1b4>
 800840a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800840e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008410:	9308      	str	r3, [sp, #32]
 8008412:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008414:	1c59      	adds	r1, r3, #1
 8008416:	911d      	str	r1, [sp, #116]	; 0x74
 8008418:	785b      	ldrb	r3, [r3, #1]
 800841a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800841e:	2e09      	cmp	r6, #9
 8008420:	d937      	bls.n	8008492 <_strtod_l+0x34a>
 8008422:	9e08      	ldr	r6, [sp, #32]
 8008424:	1b89      	subs	r1, r1, r6
 8008426:	2908      	cmp	r1, #8
 8008428:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800842c:	dc02      	bgt.n	8008434 <_strtod_l+0x2ec>
 800842e:	4576      	cmp	r6, lr
 8008430:	bfa8      	it	ge
 8008432:	4676      	movge	r6, lr
 8008434:	f1bc 0f00 	cmp.w	ip, #0
 8008438:	d000      	beq.n	800843c <_strtod_l+0x2f4>
 800843a:	4276      	negs	r6, r6
 800843c:	2d00      	cmp	r5, #0
 800843e:	d14f      	bne.n	80084e0 <_strtod_l+0x398>
 8008440:	9904      	ldr	r1, [sp, #16]
 8008442:	4301      	orrs	r1, r0
 8008444:	f47f aec2 	bne.w	80081cc <_strtod_l+0x84>
 8008448:	2a00      	cmp	r2, #0
 800844a:	f47f aedb 	bne.w	8008204 <_strtod_l+0xbc>
 800844e:	2b69      	cmp	r3, #105	; 0x69
 8008450:	d027      	beq.n	80084a2 <_strtod_l+0x35a>
 8008452:	dc24      	bgt.n	800849e <_strtod_l+0x356>
 8008454:	2b49      	cmp	r3, #73	; 0x49
 8008456:	d024      	beq.n	80084a2 <_strtod_l+0x35a>
 8008458:	2b4e      	cmp	r3, #78	; 0x4e
 800845a:	f47f aed3 	bne.w	8008204 <_strtod_l+0xbc>
 800845e:	499e      	ldr	r1, [pc, #632]	; (80086d8 <_strtod_l+0x590>)
 8008460:	a81d      	add	r0, sp, #116	; 0x74
 8008462:	f001 fe41 	bl	800a0e8 <__match>
 8008466:	2800      	cmp	r0, #0
 8008468:	f43f aecc 	beq.w	8008204 <_strtod_l+0xbc>
 800846c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	2b28      	cmp	r3, #40	; 0x28
 8008472:	d12d      	bne.n	80084d0 <_strtod_l+0x388>
 8008474:	4999      	ldr	r1, [pc, #612]	; (80086dc <_strtod_l+0x594>)
 8008476:	aa20      	add	r2, sp, #128	; 0x80
 8008478:	a81d      	add	r0, sp, #116	; 0x74
 800847a:	f001 fe49 	bl	800a110 <__hexnan>
 800847e:	2805      	cmp	r0, #5
 8008480:	d126      	bne.n	80084d0 <_strtod_l+0x388>
 8008482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008484:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8008488:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800848c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008490:	e69c      	b.n	80081cc <_strtod_l+0x84>
 8008492:	210a      	movs	r1, #10
 8008494:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008498:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800849c:	e7b9      	b.n	8008412 <_strtod_l+0x2ca>
 800849e:	2b6e      	cmp	r3, #110	; 0x6e
 80084a0:	e7db      	b.n	800845a <_strtod_l+0x312>
 80084a2:	498f      	ldr	r1, [pc, #572]	; (80086e0 <_strtod_l+0x598>)
 80084a4:	a81d      	add	r0, sp, #116	; 0x74
 80084a6:	f001 fe1f 	bl	800a0e8 <__match>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f43f aeaa 	beq.w	8008204 <_strtod_l+0xbc>
 80084b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084b2:	498c      	ldr	r1, [pc, #560]	; (80086e4 <_strtod_l+0x59c>)
 80084b4:	3b01      	subs	r3, #1
 80084b6:	a81d      	add	r0, sp, #116	; 0x74
 80084b8:	931d      	str	r3, [sp, #116]	; 0x74
 80084ba:	f001 fe15 	bl	800a0e8 <__match>
 80084be:	b910      	cbnz	r0, 80084c6 <_strtod_l+0x37e>
 80084c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084c2:	3301      	adds	r3, #1
 80084c4:	931d      	str	r3, [sp, #116]	; 0x74
 80084c6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80086f4 <_strtod_l+0x5ac>
 80084ca:	f04f 0a00 	mov.w	sl, #0
 80084ce:	e67d      	b.n	80081cc <_strtod_l+0x84>
 80084d0:	4885      	ldr	r0, [pc, #532]	; (80086e8 <_strtod_l+0x5a0>)
 80084d2:	f002 fdb5 	bl	800b040 <nan>
 80084d6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80084da:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80084de:	e675      	b.n	80081cc <_strtod_l+0x84>
 80084e0:	9b07      	ldr	r3, [sp, #28]
 80084e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084e4:	1af3      	subs	r3, r6, r3
 80084e6:	2f00      	cmp	r7, #0
 80084e8:	bf08      	it	eq
 80084ea:	462f      	moveq	r7, r5
 80084ec:	2d10      	cmp	r5, #16
 80084ee:	9308      	str	r3, [sp, #32]
 80084f0:	46a8      	mov	r8, r5
 80084f2:	bfa8      	it	ge
 80084f4:	f04f 0810 	movge.w	r8, #16
 80084f8:	f7f8 f804 	bl	8000504 <__aeabi_ui2d>
 80084fc:	2d09      	cmp	r5, #9
 80084fe:	4682      	mov	sl, r0
 8008500:	468b      	mov	fp, r1
 8008502:	dd13      	ble.n	800852c <_strtod_l+0x3e4>
 8008504:	4b79      	ldr	r3, [pc, #484]	; (80086ec <_strtod_l+0x5a4>)
 8008506:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800850a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800850e:	f7f8 f873 	bl	80005f8 <__aeabi_dmul>
 8008512:	4682      	mov	sl, r0
 8008514:	4648      	mov	r0, r9
 8008516:	468b      	mov	fp, r1
 8008518:	f7f7 fff4 	bl	8000504 <__aeabi_ui2d>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4650      	mov	r0, sl
 8008522:	4659      	mov	r1, fp
 8008524:	f7f7 feb2 	bl	800028c <__adddf3>
 8008528:	4682      	mov	sl, r0
 800852a:	468b      	mov	fp, r1
 800852c:	2d0f      	cmp	r5, #15
 800852e:	dc38      	bgt.n	80085a2 <_strtod_l+0x45a>
 8008530:	9b08      	ldr	r3, [sp, #32]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f43f ae4a 	beq.w	80081cc <_strtod_l+0x84>
 8008538:	dd24      	ble.n	8008584 <_strtod_l+0x43c>
 800853a:	2b16      	cmp	r3, #22
 800853c:	dc0b      	bgt.n	8008556 <_strtod_l+0x40e>
 800853e:	4d6b      	ldr	r5, [pc, #428]	; (80086ec <_strtod_l+0x5a4>)
 8008540:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8008544:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008548:	4652      	mov	r2, sl
 800854a:	465b      	mov	r3, fp
 800854c:	f7f8 f854 	bl	80005f8 <__aeabi_dmul>
 8008550:	4682      	mov	sl, r0
 8008552:	468b      	mov	fp, r1
 8008554:	e63a      	b.n	80081cc <_strtod_l+0x84>
 8008556:	9a08      	ldr	r2, [sp, #32]
 8008558:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800855c:	4293      	cmp	r3, r2
 800855e:	db20      	blt.n	80085a2 <_strtod_l+0x45a>
 8008560:	4c62      	ldr	r4, [pc, #392]	; (80086ec <_strtod_l+0x5a4>)
 8008562:	f1c5 050f 	rsb	r5, r5, #15
 8008566:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800856a:	4652      	mov	r2, sl
 800856c:	465b      	mov	r3, fp
 800856e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008572:	f7f8 f841 	bl	80005f8 <__aeabi_dmul>
 8008576:	9b08      	ldr	r3, [sp, #32]
 8008578:	1b5d      	subs	r5, r3, r5
 800857a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800857e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008582:	e7e3      	b.n	800854c <_strtod_l+0x404>
 8008584:	9b08      	ldr	r3, [sp, #32]
 8008586:	3316      	adds	r3, #22
 8008588:	db0b      	blt.n	80085a2 <_strtod_l+0x45a>
 800858a:	9b07      	ldr	r3, [sp, #28]
 800858c:	4a57      	ldr	r2, [pc, #348]	; (80086ec <_strtod_l+0x5a4>)
 800858e:	1b9e      	subs	r6, r3, r6
 8008590:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008594:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008598:	4650      	mov	r0, sl
 800859a:	4659      	mov	r1, fp
 800859c:	f7f8 f956 	bl	800084c <__aeabi_ddiv>
 80085a0:	e7d6      	b.n	8008550 <_strtod_l+0x408>
 80085a2:	9b08      	ldr	r3, [sp, #32]
 80085a4:	eba5 0808 	sub.w	r8, r5, r8
 80085a8:	4498      	add	r8, r3
 80085aa:	f1b8 0f00 	cmp.w	r8, #0
 80085ae:	dd71      	ble.n	8008694 <_strtod_l+0x54c>
 80085b0:	f018 030f 	ands.w	r3, r8, #15
 80085b4:	d00a      	beq.n	80085cc <_strtod_l+0x484>
 80085b6:	494d      	ldr	r1, [pc, #308]	; (80086ec <_strtod_l+0x5a4>)
 80085b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085bc:	4652      	mov	r2, sl
 80085be:	465b      	mov	r3, fp
 80085c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085c4:	f7f8 f818 	bl	80005f8 <__aeabi_dmul>
 80085c8:	4682      	mov	sl, r0
 80085ca:	468b      	mov	fp, r1
 80085cc:	f038 080f 	bics.w	r8, r8, #15
 80085d0:	d04d      	beq.n	800866e <_strtod_l+0x526>
 80085d2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80085d6:	dd22      	ble.n	800861e <_strtod_l+0x4d6>
 80085d8:	2500      	movs	r5, #0
 80085da:	462e      	mov	r6, r5
 80085dc:	9509      	str	r5, [sp, #36]	; 0x24
 80085de:	9507      	str	r5, [sp, #28]
 80085e0:	2322      	movs	r3, #34	; 0x22
 80085e2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80086f4 <_strtod_l+0x5ac>
 80085e6:	6023      	str	r3, [r4, #0]
 80085e8:	f04f 0a00 	mov.w	sl, #0
 80085ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	f43f adec 	beq.w	80081cc <_strtod_l+0x84>
 80085f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80085f6:	4620      	mov	r0, r4
 80085f8:	f001 fe92 	bl	800a320 <_Bfree>
 80085fc:	9907      	ldr	r1, [sp, #28]
 80085fe:	4620      	mov	r0, r4
 8008600:	f001 fe8e 	bl	800a320 <_Bfree>
 8008604:	4631      	mov	r1, r6
 8008606:	4620      	mov	r0, r4
 8008608:	f001 fe8a 	bl	800a320 <_Bfree>
 800860c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800860e:	4620      	mov	r0, r4
 8008610:	f001 fe86 	bl	800a320 <_Bfree>
 8008614:	4629      	mov	r1, r5
 8008616:	4620      	mov	r0, r4
 8008618:	f001 fe82 	bl	800a320 <_Bfree>
 800861c:	e5d6      	b.n	80081cc <_strtod_l+0x84>
 800861e:	2300      	movs	r3, #0
 8008620:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008624:	4650      	mov	r0, sl
 8008626:	4659      	mov	r1, fp
 8008628:	4699      	mov	r9, r3
 800862a:	f1b8 0f01 	cmp.w	r8, #1
 800862e:	dc21      	bgt.n	8008674 <_strtod_l+0x52c>
 8008630:	b10b      	cbz	r3, 8008636 <_strtod_l+0x4ee>
 8008632:	4682      	mov	sl, r0
 8008634:	468b      	mov	fp, r1
 8008636:	4b2e      	ldr	r3, [pc, #184]	; (80086f0 <_strtod_l+0x5a8>)
 8008638:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800863c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008640:	4652      	mov	r2, sl
 8008642:	465b      	mov	r3, fp
 8008644:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008648:	f7f7 ffd6 	bl	80005f8 <__aeabi_dmul>
 800864c:	4b29      	ldr	r3, [pc, #164]	; (80086f4 <_strtod_l+0x5ac>)
 800864e:	460a      	mov	r2, r1
 8008650:	400b      	ands	r3, r1
 8008652:	4929      	ldr	r1, [pc, #164]	; (80086f8 <_strtod_l+0x5b0>)
 8008654:	428b      	cmp	r3, r1
 8008656:	4682      	mov	sl, r0
 8008658:	d8be      	bhi.n	80085d8 <_strtod_l+0x490>
 800865a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800865e:	428b      	cmp	r3, r1
 8008660:	bf86      	itte	hi
 8008662:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80086fc <_strtod_l+0x5b4>
 8008666:	f04f 3aff 	movhi.w	sl, #4294967295
 800866a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800866e:	2300      	movs	r3, #0
 8008670:	9304      	str	r3, [sp, #16]
 8008672:	e081      	b.n	8008778 <_strtod_l+0x630>
 8008674:	f018 0f01 	tst.w	r8, #1
 8008678:	d007      	beq.n	800868a <_strtod_l+0x542>
 800867a:	4b1d      	ldr	r3, [pc, #116]	; (80086f0 <_strtod_l+0x5a8>)
 800867c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008684:	f7f7 ffb8 	bl	80005f8 <__aeabi_dmul>
 8008688:	2301      	movs	r3, #1
 800868a:	f109 0901 	add.w	r9, r9, #1
 800868e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008692:	e7ca      	b.n	800862a <_strtod_l+0x4e2>
 8008694:	d0eb      	beq.n	800866e <_strtod_l+0x526>
 8008696:	f1c8 0800 	rsb	r8, r8, #0
 800869a:	f018 020f 	ands.w	r2, r8, #15
 800869e:	d00a      	beq.n	80086b6 <_strtod_l+0x56e>
 80086a0:	4b12      	ldr	r3, [pc, #72]	; (80086ec <_strtod_l+0x5a4>)
 80086a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086a6:	4650      	mov	r0, sl
 80086a8:	4659      	mov	r1, fp
 80086aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ae:	f7f8 f8cd 	bl	800084c <__aeabi_ddiv>
 80086b2:	4682      	mov	sl, r0
 80086b4:	468b      	mov	fp, r1
 80086b6:	ea5f 1828 	movs.w	r8, r8, asr #4
 80086ba:	d0d8      	beq.n	800866e <_strtod_l+0x526>
 80086bc:	f1b8 0f1f 	cmp.w	r8, #31
 80086c0:	dd1e      	ble.n	8008700 <_strtod_l+0x5b8>
 80086c2:	2500      	movs	r5, #0
 80086c4:	462e      	mov	r6, r5
 80086c6:	9509      	str	r5, [sp, #36]	; 0x24
 80086c8:	9507      	str	r5, [sp, #28]
 80086ca:	2322      	movs	r3, #34	; 0x22
 80086cc:	f04f 0a00 	mov.w	sl, #0
 80086d0:	f04f 0b00 	mov.w	fp, #0
 80086d4:	6023      	str	r3, [r4, #0]
 80086d6:	e789      	b.n	80085ec <_strtod_l+0x4a4>
 80086d8:	0800bc71 	.word	0x0800bc71
 80086dc:	0800bcb4 	.word	0x0800bcb4
 80086e0:	0800bc69 	.word	0x0800bc69
 80086e4:	0800bdf4 	.word	0x0800bdf4
 80086e8:	0800c0b0 	.word	0x0800c0b0
 80086ec:	0800bf90 	.word	0x0800bf90
 80086f0:	0800bf68 	.word	0x0800bf68
 80086f4:	7ff00000 	.word	0x7ff00000
 80086f8:	7ca00000 	.word	0x7ca00000
 80086fc:	7fefffff 	.word	0x7fefffff
 8008700:	f018 0310 	ands.w	r3, r8, #16
 8008704:	bf18      	it	ne
 8008706:	236a      	movne	r3, #106	; 0x6a
 8008708:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008ac0 <_strtod_l+0x978>
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	4650      	mov	r0, sl
 8008710:	4659      	mov	r1, fp
 8008712:	2300      	movs	r3, #0
 8008714:	f018 0f01 	tst.w	r8, #1
 8008718:	d004      	beq.n	8008724 <_strtod_l+0x5dc>
 800871a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800871e:	f7f7 ff6b 	bl	80005f8 <__aeabi_dmul>
 8008722:	2301      	movs	r3, #1
 8008724:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008728:	f109 0908 	add.w	r9, r9, #8
 800872c:	d1f2      	bne.n	8008714 <_strtod_l+0x5cc>
 800872e:	b10b      	cbz	r3, 8008734 <_strtod_l+0x5ec>
 8008730:	4682      	mov	sl, r0
 8008732:	468b      	mov	fp, r1
 8008734:	9b04      	ldr	r3, [sp, #16]
 8008736:	b1bb      	cbz	r3, 8008768 <_strtod_l+0x620>
 8008738:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800873c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008740:	2b00      	cmp	r3, #0
 8008742:	4659      	mov	r1, fp
 8008744:	dd10      	ble.n	8008768 <_strtod_l+0x620>
 8008746:	2b1f      	cmp	r3, #31
 8008748:	f340 8128 	ble.w	800899c <_strtod_l+0x854>
 800874c:	2b34      	cmp	r3, #52	; 0x34
 800874e:	bfde      	ittt	le
 8008750:	3b20      	suble	r3, #32
 8008752:	f04f 32ff 	movle.w	r2, #4294967295
 8008756:	fa02 f303 	lslle.w	r3, r2, r3
 800875a:	f04f 0a00 	mov.w	sl, #0
 800875e:	bfcc      	ite	gt
 8008760:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008764:	ea03 0b01 	andle.w	fp, r3, r1
 8008768:	2200      	movs	r2, #0
 800876a:	2300      	movs	r3, #0
 800876c:	4650      	mov	r0, sl
 800876e:	4659      	mov	r1, fp
 8008770:	f7f8 f9aa 	bl	8000ac8 <__aeabi_dcmpeq>
 8008774:	2800      	cmp	r0, #0
 8008776:	d1a4      	bne.n	80086c2 <_strtod_l+0x57a>
 8008778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800877a:	9300      	str	r3, [sp, #0]
 800877c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800877e:	462b      	mov	r3, r5
 8008780:	463a      	mov	r2, r7
 8008782:	4620      	mov	r0, r4
 8008784:	f001 fe38 	bl	800a3f8 <__s2b>
 8008788:	9009      	str	r0, [sp, #36]	; 0x24
 800878a:	2800      	cmp	r0, #0
 800878c:	f43f af24 	beq.w	80085d8 <_strtod_l+0x490>
 8008790:	9b07      	ldr	r3, [sp, #28]
 8008792:	1b9e      	subs	r6, r3, r6
 8008794:	9b08      	ldr	r3, [sp, #32]
 8008796:	2b00      	cmp	r3, #0
 8008798:	bfb4      	ite	lt
 800879a:	4633      	movlt	r3, r6
 800879c:	2300      	movge	r3, #0
 800879e:	9310      	str	r3, [sp, #64]	; 0x40
 80087a0:	9b08      	ldr	r3, [sp, #32]
 80087a2:	2500      	movs	r5, #0
 80087a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80087a8:	9318      	str	r3, [sp, #96]	; 0x60
 80087aa:	462e      	mov	r6, r5
 80087ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ae:	4620      	mov	r0, r4
 80087b0:	6859      	ldr	r1, [r3, #4]
 80087b2:	f001 fd75 	bl	800a2a0 <_Balloc>
 80087b6:	9007      	str	r0, [sp, #28]
 80087b8:	2800      	cmp	r0, #0
 80087ba:	f43f af11 	beq.w	80085e0 <_strtod_l+0x498>
 80087be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087c0:	691a      	ldr	r2, [r3, #16]
 80087c2:	3202      	adds	r2, #2
 80087c4:	f103 010c 	add.w	r1, r3, #12
 80087c8:	0092      	lsls	r2, r2, #2
 80087ca:	300c      	adds	r0, #12
 80087cc:	f001 fd5a 	bl	800a284 <memcpy>
 80087d0:	ec4b ab10 	vmov	d0, sl, fp
 80087d4:	aa20      	add	r2, sp, #128	; 0x80
 80087d6:	a91f      	add	r1, sp, #124	; 0x7c
 80087d8:	4620      	mov	r0, r4
 80087da:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80087de:	f002 f947 	bl	800aa70 <__d2b>
 80087e2:	901e      	str	r0, [sp, #120]	; 0x78
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f43f aefb 	beq.w	80085e0 <_strtod_l+0x498>
 80087ea:	2101      	movs	r1, #1
 80087ec:	4620      	mov	r0, r4
 80087ee:	f001 fe9d 	bl	800a52c <__i2b>
 80087f2:	4606      	mov	r6, r0
 80087f4:	2800      	cmp	r0, #0
 80087f6:	f43f aef3 	beq.w	80085e0 <_strtod_l+0x498>
 80087fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80087fc:	9904      	ldr	r1, [sp, #16]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	bfab      	itete	ge
 8008802:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008804:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008806:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008808:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800880c:	bfac      	ite	ge
 800880e:	eb03 0902 	addge.w	r9, r3, r2
 8008812:	1ad7      	sublt	r7, r2, r3
 8008814:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008816:	eba3 0801 	sub.w	r8, r3, r1
 800881a:	4490      	add	r8, r2
 800881c:	4ba3      	ldr	r3, [pc, #652]	; (8008aac <_strtod_l+0x964>)
 800881e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008822:	4598      	cmp	r8, r3
 8008824:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008828:	f280 80cc 	bge.w	80089c4 <_strtod_l+0x87c>
 800882c:	eba3 0308 	sub.w	r3, r3, r8
 8008830:	2b1f      	cmp	r3, #31
 8008832:	eba2 0203 	sub.w	r2, r2, r3
 8008836:	f04f 0101 	mov.w	r1, #1
 800883a:	f300 80b6 	bgt.w	80089aa <_strtod_l+0x862>
 800883e:	fa01 f303 	lsl.w	r3, r1, r3
 8008842:	9311      	str	r3, [sp, #68]	; 0x44
 8008844:	2300      	movs	r3, #0
 8008846:	930c      	str	r3, [sp, #48]	; 0x30
 8008848:	eb09 0802 	add.w	r8, r9, r2
 800884c:	9b04      	ldr	r3, [sp, #16]
 800884e:	45c1      	cmp	r9, r8
 8008850:	4417      	add	r7, r2
 8008852:	441f      	add	r7, r3
 8008854:	464b      	mov	r3, r9
 8008856:	bfa8      	it	ge
 8008858:	4643      	movge	r3, r8
 800885a:	42bb      	cmp	r3, r7
 800885c:	bfa8      	it	ge
 800885e:	463b      	movge	r3, r7
 8008860:	2b00      	cmp	r3, #0
 8008862:	bfc2      	ittt	gt
 8008864:	eba8 0803 	subgt.w	r8, r8, r3
 8008868:	1aff      	subgt	r7, r7, r3
 800886a:	eba9 0903 	subgt.w	r9, r9, r3
 800886e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008870:	2b00      	cmp	r3, #0
 8008872:	dd17      	ble.n	80088a4 <_strtod_l+0x75c>
 8008874:	4631      	mov	r1, r6
 8008876:	461a      	mov	r2, r3
 8008878:	4620      	mov	r0, r4
 800887a:	f001 ff13 	bl	800a6a4 <__pow5mult>
 800887e:	4606      	mov	r6, r0
 8008880:	2800      	cmp	r0, #0
 8008882:	f43f aead 	beq.w	80085e0 <_strtod_l+0x498>
 8008886:	4601      	mov	r1, r0
 8008888:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800888a:	4620      	mov	r0, r4
 800888c:	f001 fe64 	bl	800a558 <__multiply>
 8008890:	900f      	str	r0, [sp, #60]	; 0x3c
 8008892:	2800      	cmp	r0, #0
 8008894:	f43f aea4 	beq.w	80085e0 <_strtod_l+0x498>
 8008898:	991e      	ldr	r1, [sp, #120]	; 0x78
 800889a:	4620      	mov	r0, r4
 800889c:	f001 fd40 	bl	800a320 <_Bfree>
 80088a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088a2:	931e      	str	r3, [sp, #120]	; 0x78
 80088a4:	f1b8 0f00 	cmp.w	r8, #0
 80088a8:	f300 8091 	bgt.w	80089ce <_strtod_l+0x886>
 80088ac:	9b08      	ldr	r3, [sp, #32]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	dd08      	ble.n	80088c4 <_strtod_l+0x77c>
 80088b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80088b4:	9907      	ldr	r1, [sp, #28]
 80088b6:	4620      	mov	r0, r4
 80088b8:	f001 fef4 	bl	800a6a4 <__pow5mult>
 80088bc:	9007      	str	r0, [sp, #28]
 80088be:	2800      	cmp	r0, #0
 80088c0:	f43f ae8e 	beq.w	80085e0 <_strtod_l+0x498>
 80088c4:	2f00      	cmp	r7, #0
 80088c6:	dd08      	ble.n	80088da <_strtod_l+0x792>
 80088c8:	9907      	ldr	r1, [sp, #28]
 80088ca:	463a      	mov	r2, r7
 80088cc:	4620      	mov	r0, r4
 80088ce:	f001 ff43 	bl	800a758 <__lshift>
 80088d2:	9007      	str	r0, [sp, #28]
 80088d4:	2800      	cmp	r0, #0
 80088d6:	f43f ae83 	beq.w	80085e0 <_strtod_l+0x498>
 80088da:	f1b9 0f00 	cmp.w	r9, #0
 80088de:	dd08      	ble.n	80088f2 <_strtod_l+0x7aa>
 80088e0:	4631      	mov	r1, r6
 80088e2:	464a      	mov	r2, r9
 80088e4:	4620      	mov	r0, r4
 80088e6:	f001 ff37 	bl	800a758 <__lshift>
 80088ea:	4606      	mov	r6, r0
 80088ec:	2800      	cmp	r0, #0
 80088ee:	f43f ae77 	beq.w	80085e0 <_strtod_l+0x498>
 80088f2:	9a07      	ldr	r2, [sp, #28]
 80088f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80088f6:	4620      	mov	r0, r4
 80088f8:	f001 ffb6 	bl	800a868 <__mdiff>
 80088fc:	4605      	mov	r5, r0
 80088fe:	2800      	cmp	r0, #0
 8008900:	f43f ae6e 	beq.w	80085e0 <_strtod_l+0x498>
 8008904:	68c3      	ldr	r3, [r0, #12]
 8008906:	930f      	str	r3, [sp, #60]	; 0x3c
 8008908:	2300      	movs	r3, #0
 800890a:	60c3      	str	r3, [r0, #12]
 800890c:	4631      	mov	r1, r6
 800890e:	f001 ff8f 	bl	800a830 <__mcmp>
 8008912:	2800      	cmp	r0, #0
 8008914:	da65      	bge.n	80089e2 <_strtod_l+0x89a>
 8008916:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008918:	ea53 030a 	orrs.w	r3, r3, sl
 800891c:	f040 8087 	bne.w	8008a2e <_strtod_l+0x8e6>
 8008920:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008924:	2b00      	cmp	r3, #0
 8008926:	f040 8082 	bne.w	8008a2e <_strtod_l+0x8e6>
 800892a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800892e:	0d1b      	lsrs	r3, r3, #20
 8008930:	051b      	lsls	r3, r3, #20
 8008932:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008936:	d97a      	bls.n	8008a2e <_strtod_l+0x8e6>
 8008938:	696b      	ldr	r3, [r5, #20]
 800893a:	b913      	cbnz	r3, 8008942 <_strtod_l+0x7fa>
 800893c:	692b      	ldr	r3, [r5, #16]
 800893e:	2b01      	cmp	r3, #1
 8008940:	dd75      	ble.n	8008a2e <_strtod_l+0x8e6>
 8008942:	4629      	mov	r1, r5
 8008944:	2201      	movs	r2, #1
 8008946:	4620      	mov	r0, r4
 8008948:	f001 ff06 	bl	800a758 <__lshift>
 800894c:	4631      	mov	r1, r6
 800894e:	4605      	mov	r5, r0
 8008950:	f001 ff6e 	bl	800a830 <__mcmp>
 8008954:	2800      	cmp	r0, #0
 8008956:	dd6a      	ble.n	8008a2e <_strtod_l+0x8e6>
 8008958:	9904      	ldr	r1, [sp, #16]
 800895a:	4a55      	ldr	r2, [pc, #340]	; (8008ab0 <_strtod_l+0x968>)
 800895c:	465b      	mov	r3, fp
 800895e:	2900      	cmp	r1, #0
 8008960:	f000 8085 	beq.w	8008a6e <_strtod_l+0x926>
 8008964:	ea02 010b 	and.w	r1, r2, fp
 8008968:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800896c:	dc7f      	bgt.n	8008a6e <_strtod_l+0x926>
 800896e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008972:	f77f aeaa 	ble.w	80086ca <_strtod_l+0x582>
 8008976:	4a4f      	ldr	r2, [pc, #316]	; (8008ab4 <_strtod_l+0x96c>)
 8008978:	2300      	movs	r3, #0
 800897a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800897e:	4650      	mov	r0, sl
 8008980:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008984:	4659      	mov	r1, fp
 8008986:	f7f7 fe37 	bl	80005f8 <__aeabi_dmul>
 800898a:	460b      	mov	r3, r1
 800898c:	4303      	orrs	r3, r0
 800898e:	bf08      	it	eq
 8008990:	2322      	moveq	r3, #34	; 0x22
 8008992:	4682      	mov	sl, r0
 8008994:	468b      	mov	fp, r1
 8008996:	bf08      	it	eq
 8008998:	6023      	streq	r3, [r4, #0]
 800899a:	e62b      	b.n	80085f4 <_strtod_l+0x4ac>
 800899c:	f04f 32ff 	mov.w	r2, #4294967295
 80089a0:	fa02 f303 	lsl.w	r3, r2, r3
 80089a4:	ea03 0a0a 	and.w	sl, r3, sl
 80089a8:	e6de      	b.n	8008768 <_strtod_l+0x620>
 80089aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80089ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80089b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80089b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80089ba:	fa01 f308 	lsl.w	r3, r1, r8
 80089be:	930c      	str	r3, [sp, #48]	; 0x30
 80089c0:	9111      	str	r1, [sp, #68]	; 0x44
 80089c2:	e741      	b.n	8008848 <_strtod_l+0x700>
 80089c4:	2300      	movs	r3, #0
 80089c6:	930c      	str	r3, [sp, #48]	; 0x30
 80089c8:	2301      	movs	r3, #1
 80089ca:	9311      	str	r3, [sp, #68]	; 0x44
 80089cc:	e73c      	b.n	8008848 <_strtod_l+0x700>
 80089ce:	991e      	ldr	r1, [sp, #120]	; 0x78
 80089d0:	4642      	mov	r2, r8
 80089d2:	4620      	mov	r0, r4
 80089d4:	f001 fec0 	bl	800a758 <__lshift>
 80089d8:	901e      	str	r0, [sp, #120]	; 0x78
 80089da:	2800      	cmp	r0, #0
 80089dc:	f47f af66 	bne.w	80088ac <_strtod_l+0x764>
 80089e0:	e5fe      	b.n	80085e0 <_strtod_l+0x498>
 80089e2:	465f      	mov	r7, fp
 80089e4:	d16e      	bne.n	8008ac4 <_strtod_l+0x97c>
 80089e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089ec:	b342      	cbz	r2, 8008a40 <_strtod_l+0x8f8>
 80089ee:	4a32      	ldr	r2, [pc, #200]	; (8008ab8 <_strtod_l+0x970>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d128      	bne.n	8008a46 <_strtod_l+0x8fe>
 80089f4:	9b04      	ldr	r3, [sp, #16]
 80089f6:	4650      	mov	r0, sl
 80089f8:	b1eb      	cbz	r3, 8008a36 <_strtod_l+0x8ee>
 80089fa:	4a2d      	ldr	r2, [pc, #180]	; (8008ab0 <_strtod_l+0x968>)
 80089fc:	403a      	ands	r2, r7
 80089fe:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008a02:	f04f 31ff 	mov.w	r1, #4294967295
 8008a06:	d819      	bhi.n	8008a3c <_strtod_l+0x8f4>
 8008a08:	0d12      	lsrs	r2, r2, #20
 8008a0a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a12:	4298      	cmp	r0, r3
 8008a14:	d117      	bne.n	8008a46 <_strtod_l+0x8fe>
 8008a16:	4b29      	ldr	r3, [pc, #164]	; (8008abc <_strtod_l+0x974>)
 8008a18:	429f      	cmp	r7, r3
 8008a1a:	d102      	bne.n	8008a22 <_strtod_l+0x8da>
 8008a1c:	3001      	adds	r0, #1
 8008a1e:	f43f addf 	beq.w	80085e0 <_strtod_l+0x498>
 8008a22:	4b23      	ldr	r3, [pc, #140]	; (8008ab0 <_strtod_l+0x968>)
 8008a24:	403b      	ands	r3, r7
 8008a26:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008a2a:	f04f 0a00 	mov.w	sl, #0
 8008a2e:	9b04      	ldr	r3, [sp, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1a0      	bne.n	8008976 <_strtod_l+0x82e>
 8008a34:	e5de      	b.n	80085f4 <_strtod_l+0x4ac>
 8008a36:	f04f 33ff 	mov.w	r3, #4294967295
 8008a3a:	e7ea      	b.n	8008a12 <_strtod_l+0x8ca>
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	e7e8      	b.n	8008a12 <_strtod_l+0x8ca>
 8008a40:	ea53 030a 	orrs.w	r3, r3, sl
 8008a44:	d088      	beq.n	8008958 <_strtod_l+0x810>
 8008a46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a48:	b1db      	cbz	r3, 8008a82 <_strtod_l+0x93a>
 8008a4a:	423b      	tst	r3, r7
 8008a4c:	d0ef      	beq.n	8008a2e <_strtod_l+0x8e6>
 8008a4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a50:	9a04      	ldr	r2, [sp, #16]
 8008a52:	4650      	mov	r0, sl
 8008a54:	4659      	mov	r1, fp
 8008a56:	b1c3      	cbz	r3, 8008a8a <_strtod_l+0x942>
 8008a58:	f7ff fb58 	bl	800810c <sulp>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a64:	f7f7 fc12 	bl	800028c <__adddf3>
 8008a68:	4682      	mov	sl, r0
 8008a6a:	468b      	mov	fp, r1
 8008a6c:	e7df      	b.n	8008a2e <_strtod_l+0x8e6>
 8008a6e:	4013      	ands	r3, r2
 8008a70:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008a74:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a78:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a7c:	f04f 3aff 	mov.w	sl, #4294967295
 8008a80:	e7d5      	b.n	8008a2e <_strtod_l+0x8e6>
 8008a82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a84:	ea13 0f0a 	tst.w	r3, sl
 8008a88:	e7e0      	b.n	8008a4c <_strtod_l+0x904>
 8008a8a:	f7ff fb3f 	bl	800810c <sulp>
 8008a8e:	4602      	mov	r2, r0
 8008a90:	460b      	mov	r3, r1
 8008a92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008a96:	f7f7 fbf7 	bl	8000288 <__aeabi_dsub>
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	4682      	mov	sl, r0
 8008aa0:	468b      	mov	fp, r1
 8008aa2:	f7f8 f811 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	d0c1      	beq.n	8008a2e <_strtod_l+0x8e6>
 8008aaa:	e60e      	b.n	80086ca <_strtod_l+0x582>
 8008aac:	fffffc02 	.word	0xfffffc02
 8008ab0:	7ff00000 	.word	0x7ff00000
 8008ab4:	39500000 	.word	0x39500000
 8008ab8:	000fffff 	.word	0x000fffff
 8008abc:	7fefffff 	.word	0x7fefffff
 8008ac0:	0800bcc8 	.word	0x0800bcc8
 8008ac4:	4631      	mov	r1, r6
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	f002 f82e 	bl	800ab28 <__ratio>
 8008acc:	ec59 8b10 	vmov	r8, r9, d0
 8008ad0:	ee10 0a10 	vmov	r0, s0
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ada:	4649      	mov	r1, r9
 8008adc:	f7f8 f808 	bl	8000af0 <__aeabi_dcmple>
 8008ae0:	2800      	cmp	r0, #0
 8008ae2:	d07c      	beq.n	8008bde <_strtod_l+0xa96>
 8008ae4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d04c      	beq.n	8008b84 <_strtod_l+0xa3c>
 8008aea:	4b95      	ldr	r3, [pc, #596]	; (8008d40 <_strtod_l+0xbf8>)
 8008aec:	2200      	movs	r2, #0
 8008aee:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008af2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008d40 <_strtod_l+0xbf8>
 8008af6:	f04f 0800 	mov.w	r8, #0
 8008afa:	4b92      	ldr	r3, [pc, #584]	; (8008d44 <_strtod_l+0xbfc>)
 8008afc:	403b      	ands	r3, r7
 8008afe:	9311      	str	r3, [sp, #68]	; 0x44
 8008b00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008b02:	4b91      	ldr	r3, [pc, #580]	; (8008d48 <_strtod_l+0xc00>)
 8008b04:	429a      	cmp	r2, r3
 8008b06:	f040 80b2 	bne.w	8008c6e <_strtod_l+0xb26>
 8008b0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008b0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b12:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008b16:	ec4b ab10 	vmov	d0, sl, fp
 8008b1a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8008b1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008b22:	f001 ff29 	bl	800a978 <__ulp>
 8008b26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b2a:	ec53 2b10 	vmov	r2, r3, d0
 8008b2e:	f7f7 fd63 	bl	80005f8 <__aeabi_dmul>
 8008b32:	4652      	mov	r2, sl
 8008b34:	465b      	mov	r3, fp
 8008b36:	f7f7 fba9 	bl	800028c <__adddf3>
 8008b3a:	460b      	mov	r3, r1
 8008b3c:	4981      	ldr	r1, [pc, #516]	; (8008d44 <_strtod_l+0xbfc>)
 8008b3e:	4a83      	ldr	r2, [pc, #524]	; (8008d4c <_strtod_l+0xc04>)
 8008b40:	4019      	ands	r1, r3
 8008b42:	4291      	cmp	r1, r2
 8008b44:	4682      	mov	sl, r0
 8008b46:	d95e      	bls.n	8008c06 <_strtod_l+0xabe>
 8008b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b4a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d103      	bne.n	8008b5a <_strtod_l+0xa12>
 8008b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b54:	3301      	adds	r3, #1
 8008b56:	f43f ad43 	beq.w	80085e0 <_strtod_l+0x498>
 8008b5a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008d58 <_strtod_l+0xc10>
 8008b5e:	f04f 3aff 	mov.w	sl, #4294967295
 8008b62:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008b64:	4620      	mov	r0, r4
 8008b66:	f001 fbdb 	bl	800a320 <_Bfree>
 8008b6a:	9907      	ldr	r1, [sp, #28]
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	f001 fbd7 	bl	800a320 <_Bfree>
 8008b72:	4631      	mov	r1, r6
 8008b74:	4620      	mov	r0, r4
 8008b76:	f001 fbd3 	bl	800a320 <_Bfree>
 8008b7a:	4629      	mov	r1, r5
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f001 fbcf 	bl	800a320 <_Bfree>
 8008b82:	e613      	b.n	80087ac <_strtod_l+0x664>
 8008b84:	f1ba 0f00 	cmp.w	sl, #0
 8008b88:	d11b      	bne.n	8008bc2 <_strtod_l+0xa7a>
 8008b8a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b8e:	b9f3      	cbnz	r3, 8008bce <_strtod_l+0xa86>
 8008b90:	4b6b      	ldr	r3, [pc, #428]	; (8008d40 <_strtod_l+0xbf8>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	4640      	mov	r0, r8
 8008b96:	4649      	mov	r1, r9
 8008b98:	f7f7 ffa0 	bl	8000adc <__aeabi_dcmplt>
 8008b9c:	b9d0      	cbnz	r0, 8008bd4 <_strtod_l+0xa8c>
 8008b9e:	4640      	mov	r0, r8
 8008ba0:	4649      	mov	r1, r9
 8008ba2:	4b6b      	ldr	r3, [pc, #428]	; (8008d50 <_strtod_l+0xc08>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f7f7 fd27 	bl	80005f8 <__aeabi_dmul>
 8008baa:	4680      	mov	r8, r0
 8008bac:	4689      	mov	r9, r1
 8008bae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008bb2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8008bb6:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bb8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8008bbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008bc0:	e79b      	b.n	8008afa <_strtod_l+0x9b2>
 8008bc2:	f1ba 0f01 	cmp.w	sl, #1
 8008bc6:	d102      	bne.n	8008bce <_strtod_l+0xa86>
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	f43f ad7e 	beq.w	80086ca <_strtod_l+0x582>
 8008bce:	4b61      	ldr	r3, [pc, #388]	; (8008d54 <_strtod_l+0xc0c>)
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	e78c      	b.n	8008aee <_strtod_l+0x9a6>
 8008bd4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008d50 <_strtod_l+0xc08>
 8008bd8:	f04f 0800 	mov.w	r8, #0
 8008bdc:	e7e7      	b.n	8008bae <_strtod_l+0xa66>
 8008bde:	4b5c      	ldr	r3, [pc, #368]	; (8008d50 <_strtod_l+0xc08>)
 8008be0:	4640      	mov	r0, r8
 8008be2:	4649      	mov	r1, r9
 8008be4:	2200      	movs	r2, #0
 8008be6:	f7f7 fd07 	bl	80005f8 <__aeabi_dmul>
 8008bea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bec:	4680      	mov	r8, r0
 8008bee:	4689      	mov	r9, r1
 8008bf0:	b933      	cbnz	r3, 8008c00 <_strtod_l+0xab8>
 8008bf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bf6:	9012      	str	r0, [sp, #72]	; 0x48
 8008bf8:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bfa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008bfe:	e7dd      	b.n	8008bbc <_strtod_l+0xa74>
 8008c00:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8008c04:	e7f9      	b.n	8008bfa <_strtod_l+0xab2>
 8008c06:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008c0a:	9b04      	ldr	r3, [sp, #16]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1a8      	bne.n	8008b62 <_strtod_l+0xa1a>
 8008c10:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008c14:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008c16:	0d1b      	lsrs	r3, r3, #20
 8008c18:	051b      	lsls	r3, r3, #20
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d1a1      	bne.n	8008b62 <_strtod_l+0xa1a>
 8008c1e:	4640      	mov	r0, r8
 8008c20:	4649      	mov	r1, r9
 8008c22:	f7f8 f849 	bl	8000cb8 <__aeabi_d2lz>
 8008c26:	f7f7 fcb9 	bl	800059c <__aeabi_l2d>
 8008c2a:	4602      	mov	r2, r0
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	4640      	mov	r0, r8
 8008c30:	4649      	mov	r1, r9
 8008c32:	f7f7 fb29 	bl	8000288 <__aeabi_dsub>
 8008c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c3c:	ea43 030a 	orr.w	r3, r3, sl
 8008c40:	4313      	orrs	r3, r2
 8008c42:	4680      	mov	r8, r0
 8008c44:	4689      	mov	r9, r1
 8008c46:	d053      	beq.n	8008cf0 <_strtod_l+0xba8>
 8008c48:	a335      	add	r3, pc, #212	; (adr r3, 8008d20 <_strtod_l+0xbd8>)
 8008c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4e:	f7f7 ff45 	bl	8000adc <__aeabi_dcmplt>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	f47f acce 	bne.w	80085f4 <_strtod_l+0x4ac>
 8008c58:	a333      	add	r3, pc, #204	; (adr r3, 8008d28 <_strtod_l+0xbe0>)
 8008c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5e:	4640      	mov	r0, r8
 8008c60:	4649      	mov	r1, r9
 8008c62:	f7f7 ff59 	bl	8000b18 <__aeabi_dcmpgt>
 8008c66:	2800      	cmp	r0, #0
 8008c68:	f43f af7b 	beq.w	8008b62 <_strtod_l+0xa1a>
 8008c6c:	e4c2      	b.n	80085f4 <_strtod_l+0x4ac>
 8008c6e:	9b04      	ldr	r3, [sp, #16]
 8008c70:	b333      	cbz	r3, 8008cc0 <_strtod_l+0xb78>
 8008c72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c74:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008c78:	d822      	bhi.n	8008cc0 <_strtod_l+0xb78>
 8008c7a:	a32d      	add	r3, pc, #180	; (adr r3, 8008d30 <_strtod_l+0xbe8>)
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	4640      	mov	r0, r8
 8008c82:	4649      	mov	r1, r9
 8008c84:	f7f7 ff34 	bl	8000af0 <__aeabi_dcmple>
 8008c88:	b1a0      	cbz	r0, 8008cb4 <_strtod_l+0xb6c>
 8008c8a:	4649      	mov	r1, r9
 8008c8c:	4640      	mov	r0, r8
 8008c8e:	f7f7 ff8b 	bl	8000ba8 <__aeabi_d2uiz>
 8008c92:	2801      	cmp	r0, #1
 8008c94:	bf38      	it	cc
 8008c96:	2001      	movcc	r0, #1
 8008c98:	f7f7 fc34 	bl	8000504 <__aeabi_ui2d>
 8008c9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c9e:	4680      	mov	r8, r0
 8008ca0:	4689      	mov	r9, r1
 8008ca2:	bb13      	cbnz	r3, 8008cea <_strtod_l+0xba2>
 8008ca4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ca8:	9014      	str	r0, [sp, #80]	; 0x50
 8008caa:	9315      	str	r3, [sp, #84]	; 0x54
 8008cac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008cb0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008cb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cb6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008cb8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	930d      	str	r3, [sp, #52]	; 0x34
 8008cc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008cc4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008cc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008ccc:	f001 fe54 	bl	800a978 <__ulp>
 8008cd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008cd4:	ec53 2b10 	vmov	r2, r3, d0
 8008cd8:	f7f7 fc8e 	bl	80005f8 <__aeabi_dmul>
 8008cdc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008ce0:	f7f7 fad4 	bl	800028c <__adddf3>
 8008ce4:	4682      	mov	sl, r0
 8008ce6:	468b      	mov	fp, r1
 8008ce8:	e78f      	b.n	8008c0a <_strtod_l+0xac2>
 8008cea:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8008cee:	e7dd      	b.n	8008cac <_strtod_l+0xb64>
 8008cf0:	a311      	add	r3, pc, #68	; (adr r3, 8008d38 <_strtod_l+0xbf0>)
 8008cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf6:	f7f7 fef1 	bl	8000adc <__aeabi_dcmplt>
 8008cfa:	e7b4      	b.n	8008c66 <_strtod_l+0xb1e>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	930e      	str	r3, [sp, #56]	; 0x38
 8008d00:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008d02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008d04:	6013      	str	r3, [r2, #0]
 8008d06:	f7ff ba65 	b.w	80081d4 <_strtod_l+0x8c>
 8008d0a:	2b65      	cmp	r3, #101	; 0x65
 8008d0c:	f43f ab5d 	beq.w	80083ca <_strtod_l+0x282>
 8008d10:	2b45      	cmp	r3, #69	; 0x45
 8008d12:	f43f ab5a 	beq.w	80083ca <_strtod_l+0x282>
 8008d16:	2201      	movs	r2, #1
 8008d18:	f7ff bb92 	b.w	8008440 <_strtod_l+0x2f8>
 8008d1c:	f3af 8000 	nop.w
 8008d20:	94a03595 	.word	0x94a03595
 8008d24:	3fdfffff 	.word	0x3fdfffff
 8008d28:	35afe535 	.word	0x35afe535
 8008d2c:	3fe00000 	.word	0x3fe00000
 8008d30:	ffc00000 	.word	0xffc00000
 8008d34:	41dfffff 	.word	0x41dfffff
 8008d38:	94a03595 	.word	0x94a03595
 8008d3c:	3fcfffff 	.word	0x3fcfffff
 8008d40:	3ff00000 	.word	0x3ff00000
 8008d44:	7ff00000 	.word	0x7ff00000
 8008d48:	7fe00000 	.word	0x7fe00000
 8008d4c:	7c9fffff 	.word	0x7c9fffff
 8008d50:	3fe00000 	.word	0x3fe00000
 8008d54:	bff00000 	.word	0xbff00000
 8008d58:	7fefffff 	.word	0x7fefffff

08008d5c <_strtod_r>:
 8008d5c:	4b01      	ldr	r3, [pc, #4]	; (8008d64 <_strtod_r+0x8>)
 8008d5e:	f7ff b9f3 	b.w	8008148 <_strtod_l>
 8008d62:	bf00      	nop
 8008d64:	200004a8 	.word	0x200004a8

08008d68 <_strtol_l.isra.0>:
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d6e:	d001      	beq.n	8008d74 <_strtol_l.isra.0+0xc>
 8008d70:	2b24      	cmp	r3, #36	; 0x24
 8008d72:	d906      	bls.n	8008d82 <_strtol_l.isra.0+0x1a>
 8008d74:	f7fe faf8 	bl	8007368 <__errno>
 8008d78:	2316      	movs	r3, #22
 8008d7a:	6003      	str	r3, [r0, #0]
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d82:	4f3a      	ldr	r7, [pc, #232]	; (8008e6c <_strtol_l.isra.0+0x104>)
 8008d84:	468e      	mov	lr, r1
 8008d86:	4676      	mov	r6, lr
 8008d88:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008d8c:	5de5      	ldrb	r5, [r4, r7]
 8008d8e:	f015 0508 	ands.w	r5, r5, #8
 8008d92:	d1f8      	bne.n	8008d86 <_strtol_l.isra.0+0x1e>
 8008d94:	2c2d      	cmp	r4, #45	; 0x2d
 8008d96:	d134      	bne.n	8008e02 <_strtol_l.isra.0+0x9a>
 8008d98:	f89e 4000 	ldrb.w	r4, [lr]
 8008d9c:	f04f 0801 	mov.w	r8, #1
 8008da0:	f106 0e02 	add.w	lr, r6, #2
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d05c      	beq.n	8008e62 <_strtol_l.isra.0+0xfa>
 8008da8:	2b10      	cmp	r3, #16
 8008daa:	d10c      	bne.n	8008dc6 <_strtol_l.isra.0+0x5e>
 8008dac:	2c30      	cmp	r4, #48	; 0x30
 8008dae:	d10a      	bne.n	8008dc6 <_strtol_l.isra.0+0x5e>
 8008db0:	f89e 4000 	ldrb.w	r4, [lr]
 8008db4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008db8:	2c58      	cmp	r4, #88	; 0x58
 8008dba:	d14d      	bne.n	8008e58 <_strtol_l.isra.0+0xf0>
 8008dbc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008dc0:	2310      	movs	r3, #16
 8008dc2:	f10e 0e02 	add.w	lr, lr, #2
 8008dc6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008dca:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008dce:	2600      	movs	r6, #0
 8008dd0:	fbbc f9f3 	udiv	r9, ip, r3
 8008dd4:	4635      	mov	r5, r6
 8008dd6:	fb03 ca19 	mls	sl, r3, r9, ip
 8008dda:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008dde:	2f09      	cmp	r7, #9
 8008de0:	d818      	bhi.n	8008e14 <_strtol_l.isra.0+0xac>
 8008de2:	463c      	mov	r4, r7
 8008de4:	42a3      	cmp	r3, r4
 8008de6:	dd24      	ble.n	8008e32 <_strtol_l.isra.0+0xca>
 8008de8:	2e00      	cmp	r6, #0
 8008dea:	db1f      	blt.n	8008e2c <_strtol_l.isra.0+0xc4>
 8008dec:	45a9      	cmp	r9, r5
 8008dee:	d31d      	bcc.n	8008e2c <_strtol_l.isra.0+0xc4>
 8008df0:	d101      	bne.n	8008df6 <_strtol_l.isra.0+0x8e>
 8008df2:	45a2      	cmp	sl, r4
 8008df4:	db1a      	blt.n	8008e2c <_strtol_l.isra.0+0xc4>
 8008df6:	fb05 4503 	mla	r5, r5, r3, r4
 8008dfa:	2601      	movs	r6, #1
 8008dfc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008e00:	e7eb      	b.n	8008dda <_strtol_l.isra.0+0x72>
 8008e02:	2c2b      	cmp	r4, #43	; 0x2b
 8008e04:	bf08      	it	eq
 8008e06:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008e0a:	46a8      	mov	r8, r5
 8008e0c:	bf08      	it	eq
 8008e0e:	f106 0e02 	addeq.w	lr, r6, #2
 8008e12:	e7c7      	b.n	8008da4 <_strtol_l.isra.0+0x3c>
 8008e14:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008e18:	2f19      	cmp	r7, #25
 8008e1a:	d801      	bhi.n	8008e20 <_strtol_l.isra.0+0xb8>
 8008e1c:	3c37      	subs	r4, #55	; 0x37
 8008e1e:	e7e1      	b.n	8008de4 <_strtol_l.isra.0+0x7c>
 8008e20:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008e24:	2f19      	cmp	r7, #25
 8008e26:	d804      	bhi.n	8008e32 <_strtol_l.isra.0+0xca>
 8008e28:	3c57      	subs	r4, #87	; 0x57
 8008e2a:	e7db      	b.n	8008de4 <_strtol_l.isra.0+0x7c>
 8008e2c:	f04f 36ff 	mov.w	r6, #4294967295
 8008e30:	e7e4      	b.n	8008dfc <_strtol_l.isra.0+0x94>
 8008e32:	2e00      	cmp	r6, #0
 8008e34:	da05      	bge.n	8008e42 <_strtol_l.isra.0+0xda>
 8008e36:	2322      	movs	r3, #34	; 0x22
 8008e38:	6003      	str	r3, [r0, #0]
 8008e3a:	4665      	mov	r5, ip
 8008e3c:	b942      	cbnz	r2, 8008e50 <_strtol_l.isra.0+0xe8>
 8008e3e:	4628      	mov	r0, r5
 8008e40:	e79d      	b.n	8008d7e <_strtol_l.isra.0+0x16>
 8008e42:	f1b8 0f00 	cmp.w	r8, #0
 8008e46:	d000      	beq.n	8008e4a <_strtol_l.isra.0+0xe2>
 8008e48:	426d      	negs	r5, r5
 8008e4a:	2a00      	cmp	r2, #0
 8008e4c:	d0f7      	beq.n	8008e3e <_strtol_l.isra.0+0xd6>
 8008e4e:	b10e      	cbz	r6, 8008e54 <_strtol_l.isra.0+0xec>
 8008e50:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008e54:	6011      	str	r1, [r2, #0]
 8008e56:	e7f2      	b.n	8008e3e <_strtol_l.isra.0+0xd6>
 8008e58:	2430      	movs	r4, #48	; 0x30
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1b3      	bne.n	8008dc6 <_strtol_l.isra.0+0x5e>
 8008e5e:	2308      	movs	r3, #8
 8008e60:	e7b1      	b.n	8008dc6 <_strtol_l.isra.0+0x5e>
 8008e62:	2c30      	cmp	r4, #48	; 0x30
 8008e64:	d0a4      	beq.n	8008db0 <_strtol_l.isra.0+0x48>
 8008e66:	230a      	movs	r3, #10
 8008e68:	e7ad      	b.n	8008dc6 <_strtol_l.isra.0+0x5e>
 8008e6a:	bf00      	nop
 8008e6c:	0800bcf1 	.word	0x0800bcf1

08008e70 <_strtol_r>:
 8008e70:	f7ff bf7a 	b.w	8008d68 <_strtol_l.isra.0>

08008e74 <quorem>:
 8008e74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e78:	6903      	ldr	r3, [r0, #16]
 8008e7a:	690c      	ldr	r4, [r1, #16]
 8008e7c:	42a3      	cmp	r3, r4
 8008e7e:	4607      	mov	r7, r0
 8008e80:	f2c0 8081 	blt.w	8008f86 <quorem+0x112>
 8008e84:	3c01      	subs	r4, #1
 8008e86:	f101 0814 	add.w	r8, r1, #20
 8008e8a:	f100 0514 	add.w	r5, r0, #20
 8008e8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e92:	9301      	str	r3, [sp, #4]
 8008e94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e9c:	3301      	adds	r3, #1
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ea4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ea8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008eac:	d331      	bcc.n	8008f12 <quorem+0x9e>
 8008eae:	f04f 0e00 	mov.w	lr, #0
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	46ac      	mov	ip, r5
 8008eb6:	46f2      	mov	sl, lr
 8008eb8:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ebc:	b293      	uxth	r3, r2
 8008ebe:	fb06 e303 	mla	r3, r6, r3, lr
 8008ec2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008ec6:	b29b      	uxth	r3, r3
 8008ec8:	ebaa 0303 	sub.w	r3, sl, r3
 8008ecc:	0c12      	lsrs	r2, r2, #16
 8008ece:	f8dc a000 	ldr.w	sl, [ip]
 8008ed2:	fb06 e202 	mla	r2, r6, r2, lr
 8008ed6:	fa13 f38a 	uxtah	r3, r3, sl
 8008eda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ede:	fa1f fa82 	uxth.w	sl, r2
 8008ee2:	f8dc 2000 	ldr.w	r2, [ip]
 8008ee6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008eea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ef4:	4581      	cmp	r9, r0
 8008ef6:	f84c 3b04 	str.w	r3, [ip], #4
 8008efa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008efe:	d2db      	bcs.n	8008eb8 <quorem+0x44>
 8008f00:	f855 300b 	ldr.w	r3, [r5, fp]
 8008f04:	b92b      	cbnz	r3, 8008f12 <quorem+0x9e>
 8008f06:	9b01      	ldr	r3, [sp, #4]
 8008f08:	3b04      	subs	r3, #4
 8008f0a:	429d      	cmp	r5, r3
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	d32e      	bcc.n	8008f6e <quorem+0xfa>
 8008f10:	613c      	str	r4, [r7, #16]
 8008f12:	4638      	mov	r0, r7
 8008f14:	f001 fc8c 	bl	800a830 <__mcmp>
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	db24      	blt.n	8008f66 <quorem+0xf2>
 8008f1c:	3601      	adds	r6, #1
 8008f1e:	4628      	mov	r0, r5
 8008f20:	f04f 0c00 	mov.w	ip, #0
 8008f24:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f28:	f8d0 e000 	ldr.w	lr, [r0]
 8008f2c:	b293      	uxth	r3, r2
 8008f2e:	ebac 0303 	sub.w	r3, ip, r3
 8008f32:	0c12      	lsrs	r2, r2, #16
 8008f34:	fa13 f38e 	uxtah	r3, r3, lr
 8008f38:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008f3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f46:	45c1      	cmp	r9, r8
 8008f48:	f840 3b04 	str.w	r3, [r0], #4
 8008f4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f50:	d2e8      	bcs.n	8008f24 <quorem+0xb0>
 8008f52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f5a:	b922      	cbnz	r2, 8008f66 <quorem+0xf2>
 8008f5c:	3b04      	subs	r3, #4
 8008f5e:	429d      	cmp	r5, r3
 8008f60:	461a      	mov	r2, r3
 8008f62:	d30a      	bcc.n	8008f7a <quorem+0x106>
 8008f64:	613c      	str	r4, [r7, #16]
 8008f66:	4630      	mov	r0, r6
 8008f68:	b003      	add	sp, #12
 8008f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f6e:	6812      	ldr	r2, [r2, #0]
 8008f70:	3b04      	subs	r3, #4
 8008f72:	2a00      	cmp	r2, #0
 8008f74:	d1cc      	bne.n	8008f10 <quorem+0x9c>
 8008f76:	3c01      	subs	r4, #1
 8008f78:	e7c7      	b.n	8008f0a <quorem+0x96>
 8008f7a:	6812      	ldr	r2, [r2, #0]
 8008f7c:	3b04      	subs	r3, #4
 8008f7e:	2a00      	cmp	r2, #0
 8008f80:	d1f0      	bne.n	8008f64 <quorem+0xf0>
 8008f82:	3c01      	subs	r4, #1
 8008f84:	e7eb      	b.n	8008f5e <quorem+0xea>
 8008f86:	2000      	movs	r0, #0
 8008f88:	e7ee      	b.n	8008f68 <quorem+0xf4>
 8008f8a:	0000      	movs	r0, r0
 8008f8c:	0000      	movs	r0, r0
	...

08008f90 <_dtoa_r>:
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	ed2d 8b02 	vpush	{d8}
 8008f98:	ec57 6b10 	vmov	r6, r7, d0
 8008f9c:	b095      	sub	sp, #84	; 0x54
 8008f9e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008fa0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008fa4:	9105      	str	r1, [sp, #20]
 8008fa6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008faa:	4604      	mov	r4, r0
 8008fac:	9209      	str	r2, [sp, #36]	; 0x24
 8008fae:	930f      	str	r3, [sp, #60]	; 0x3c
 8008fb0:	b975      	cbnz	r5, 8008fd0 <_dtoa_r+0x40>
 8008fb2:	2010      	movs	r0, #16
 8008fb4:	f001 f94c 	bl	800a250 <malloc>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	6260      	str	r0, [r4, #36]	; 0x24
 8008fbc:	b920      	cbnz	r0, 8008fc8 <_dtoa_r+0x38>
 8008fbe:	4bb2      	ldr	r3, [pc, #712]	; (8009288 <_dtoa_r+0x2f8>)
 8008fc0:	21ea      	movs	r1, #234	; 0xea
 8008fc2:	48b2      	ldr	r0, [pc, #712]	; (800928c <_dtoa_r+0x2fc>)
 8008fc4:	f002 f874 	bl	800b0b0 <__assert_func>
 8008fc8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008fcc:	6005      	str	r5, [r0, #0]
 8008fce:	60c5      	str	r5, [r0, #12]
 8008fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fd2:	6819      	ldr	r1, [r3, #0]
 8008fd4:	b151      	cbz	r1, 8008fec <_dtoa_r+0x5c>
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	604a      	str	r2, [r1, #4]
 8008fda:	2301      	movs	r3, #1
 8008fdc:	4093      	lsls	r3, r2
 8008fde:	608b      	str	r3, [r1, #8]
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	f001 f99d 	bl	800a320 <_Bfree>
 8008fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fe8:	2200      	movs	r2, #0
 8008fea:	601a      	str	r2, [r3, #0]
 8008fec:	1e3b      	subs	r3, r7, #0
 8008fee:	bfb9      	ittee	lt
 8008ff0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008ff4:	9303      	strlt	r3, [sp, #12]
 8008ff6:	2300      	movge	r3, #0
 8008ff8:	f8c8 3000 	strge.w	r3, [r8]
 8008ffc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009000:	4ba3      	ldr	r3, [pc, #652]	; (8009290 <_dtoa_r+0x300>)
 8009002:	bfbc      	itt	lt
 8009004:	2201      	movlt	r2, #1
 8009006:	f8c8 2000 	strlt.w	r2, [r8]
 800900a:	ea33 0309 	bics.w	r3, r3, r9
 800900e:	d11b      	bne.n	8009048 <_dtoa_r+0xb8>
 8009010:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009012:	f242 730f 	movw	r3, #9999	; 0x270f
 8009016:	6013      	str	r3, [r2, #0]
 8009018:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800901c:	4333      	orrs	r3, r6
 800901e:	f000 857a 	beq.w	8009b16 <_dtoa_r+0xb86>
 8009022:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009024:	b963      	cbnz	r3, 8009040 <_dtoa_r+0xb0>
 8009026:	4b9b      	ldr	r3, [pc, #620]	; (8009294 <_dtoa_r+0x304>)
 8009028:	e024      	b.n	8009074 <_dtoa_r+0xe4>
 800902a:	4b9b      	ldr	r3, [pc, #620]	; (8009298 <_dtoa_r+0x308>)
 800902c:	9300      	str	r3, [sp, #0]
 800902e:	3308      	adds	r3, #8
 8009030:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009032:	6013      	str	r3, [r2, #0]
 8009034:	9800      	ldr	r0, [sp, #0]
 8009036:	b015      	add	sp, #84	; 0x54
 8009038:	ecbd 8b02 	vpop	{d8}
 800903c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009040:	4b94      	ldr	r3, [pc, #592]	; (8009294 <_dtoa_r+0x304>)
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	3303      	adds	r3, #3
 8009046:	e7f3      	b.n	8009030 <_dtoa_r+0xa0>
 8009048:	ed9d 7b02 	vldr	d7, [sp, #8]
 800904c:	2200      	movs	r2, #0
 800904e:	ec51 0b17 	vmov	r0, r1, d7
 8009052:	2300      	movs	r3, #0
 8009054:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009058:	f7f7 fd36 	bl	8000ac8 <__aeabi_dcmpeq>
 800905c:	4680      	mov	r8, r0
 800905e:	b158      	cbz	r0, 8009078 <_dtoa_r+0xe8>
 8009060:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009062:	2301      	movs	r3, #1
 8009064:	6013      	str	r3, [r2, #0]
 8009066:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009068:	2b00      	cmp	r3, #0
 800906a:	f000 8551 	beq.w	8009b10 <_dtoa_r+0xb80>
 800906e:	488b      	ldr	r0, [pc, #556]	; (800929c <_dtoa_r+0x30c>)
 8009070:	6018      	str	r0, [r3, #0]
 8009072:	1e43      	subs	r3, r0, #1
 8009074:	9300      	str	r3, [sp, #0]
 8009076:	e7dd      	b.n	8009034 <_dtoa_r+0xa4>
 8009078:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800907c:	aa12      	add	r2, sp, #72	; 0x48
 800907e:	a913      	add	r1, sp, #76	; 0x4c
 8009080:	4620      	mov	r0, r4
 8009082:	f001 fcf5 	bl	800aa70 <__d2b>
 8009086:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800908a:	4683      	mov	fp, r0
 800908c:	2d00      	cmp	r5, #0
 800908e:	d07c      	beq.n	800918a <_dtoa_r+0x1fa>
 8009090:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009092:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009096:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800909a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800909e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80090a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80090a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80090aa:	4b7d      	ldr	r3, [pc, #500]	; (80092a0 <_dtoa_r+0x310>)
 80090ac:	2200      	movs	r2, #0
 80090ae:	4630      	mov	r0, r6
 80090b0:	4639      	mov	r1, r7
 80090b2:	f7f7 f8e9 	bl	8000288 <__aeabi_dsub>
 80090b6:	a36e      	add	r3, pc, #440	; (adr r3, 8009270 <_dtoa_r+0x2e0>)
 80090b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090bc:	f7f7 fa9c 	bl	80005f8 <__aeabi_dmul>
 80090c0:	a36d      	add	r3, pc, #436	; (adr r3, 8009278 <_dtoa_r+0x2e8>)
 80090c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c6:	f7f7 f8e1 	bl	800028c <__adddf3>
 80090ca:	4606      	mov	r6, r0
 80090cc:	4628      	mov	r0, r5
 80090ce:	460f      	mov	r7, r1
 80090d0:	f7f7 fa28 	bl	8000524 <__aeabi_i2d>
 80090d4:	a36a      	add	r3, pc, #424	; (adr r3, 8009280 <_dtoa_r+0x2f0>)
 80090d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090da:	f7f7 fa8d 	bl	80005f8 <__aeabi_dmul>
 80090de:	4602      	mov	r2, r0
 80090e0:	460b      	mov	r3, r1
 80090e2:	4630      	mov	r0, r6
 80090e4:	4639      	mov	r1, r7
 80090e6:	f7f7 f8d1 	bl	800028c <__adddf3>
 80090ea:	4606      	mov	r6, r0
 80090ec:	460f      	mov	r7, r1
 80090ee:	f7f7 fd33 	bl	8000b58 <__aeabi_d2iz>
 80090f2:	2200      	movs	r2, #0
 80090f4:	4682      	mov	sl, r0
 80090f6:	2300      	movs	r3, #0
 80090f8:	4630      	mov	r0, r6
 80090fa:	4639      	mov	r1, r7
 80090fc:	f7f7 fcee 	bl	8000adc <__aeabi_dcmplt>
 8009100:	b148      	cbz	r0, 8009116 <_dtoa_r+0x186>
 8009102:	4650      	mov	r0, sl
 8009104:	f7f7 fa0e 	bl	8000524 <__aeabi_i2d>
 8009108:	4632      	mov	r2, r6
 800910a:	463b      	mov	r3, r7
 800910c:	f7f7 fcdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009110:	b908      	cbnz	r0, 8009116 <_dtoa_r+0x186>
 8009112:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009116:	f1ba 0f16 	cmp.w	sl, #22
 800911a:	d854      	bhi.n	80091c6 <_dtoa_r+0x236>
 800911c:	4b61      	ldr	r3, [pc, #388]	; (80092a4 <_dtoa_r+0x314>)
 800911e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009126:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800912a:	f7f7 fcd7 	bl	8000adc <__aeabi_dcmplt>
 800912e:	2800      	cmp	r0, #0
 8009130:	d04b      	beq.n	80091ca <_dtoa_r+0x23a>
 8009132:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009136:	2300      	movs	r3, #0
 8009138:	930e      	str	r3, [sp, #56]	; 0x38
 800913a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800913c:	1b5d      	subs	r5, r3, r5
 800913e:	1e6b      	subs	r3, r5, #1
 8009140:	9304      	str	r3, [sp, #16]
 8009142:	bf43      	ittte	mi
 8009144:	2300      	movmi	r3, #0
 8009146:	f1c5 0801 	rsbmi	r8, r5, #1
 800914a:	9304      	strmi	r3, [sp, #16]
 800914c:	f04f 0800 	movpl.w	r8, #0
 8009150:	f1ba 0f00 	cmp.w	sl, #0
 8009154:	db3b      	blt.n	80091ce <_dtoa_r+0x23e>
 8009156:	9b04      	ldr	r3, [sp, #16]
 8009158:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800915c:	4453      	add	r3, sl
 800915e:	9304      	str	r3, [sp, #16]
 8009160:	2300      	movs	r3, #0
 8009162:	9306      	str	r3, [sp, #24]
 8009164:	9b05      	ldr	r3, [sp, #20]
 8009166:	2b09      	cmp	r3, #9
 8009168:	d869      	bhi.n	800923e <_dtoa_r+0x2ae>
 800916a:	2b05      	cmp	r3, #5
 800916c:	bfc4      	itt	gt
 800916e:	3b04      	subgt	r3, #4
 8009170:	9305      	strgt	r3, [sp, #20]
 8009172:	9b05      	ldr	r3, [sp, #20]
 8009174:	f1a3 0302 	sub.w	r3, r3, #2
 8009178:	bfcc      	ite	gt
 800917a:	2500      	movgt	r5, #0
 800917c:	2501      	movle	r5, #1
 800917e:	2b03      	cmp	r3, #3
 8009180:	d869      	bhi.n	8009256 <_dtoa_r+0x2c6>
 8009182:	e8df f003 	tbb	[pc, r3]
 8009186:	4e2c      	.short	0x4e2c
 8009188:	5a4c      	.short	0x5a4c
 800918a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800918e:	441d      	add	r5, r3
 8009190:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009194:	2b20      	cmp	r3, #32
 8009196:	bfc1      	itttt	gt
 8009198:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800919c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80091a0:	fa09 f303 	lslgt.w	r3, r9, r3
 80091a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80091a8:	bfda      	itte	le
 80091aa:	f1c3 0320 	rsble	r3, r3, #32
 80091ae:	fa06 f003 	lslle.w	r0, r6, r3
 80091b2:	4318      	orrgt	r0, r3
 80091b4:	f7f7 f9a6 	bl	8000504 <__aeabi_ui2d>
 80091b8:	2301      	movs	r3, #1
 80091ba:	4606      	mov	r6, r0
 80091bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80091c0:	3d01      	subs	r5, #1
 80091c2:	9310      	str	r3, [sp, #64]	; 0x40
 80091c4:	e771      	b.n	80090aa <_dtoa_r+0x11a>
 80091c6:	2301      	movs	r3, #1
 80091c8:	e7b6      	b.n	8009138 <_dtoa_r+0x1a8>
 80091ca:	900e      	str	r0, [sp, #56]	; 0x38
 80091cc:	e7b5      	b.n	800913a <_dtoa_r+0x1aa>
 80091ce:	f1ca 0300 	rsb	r3, sl, #0
 80091d2:	9306      	str	r3, [sp, #24]
 80091d4:	2300      	movs	r3, #0
 80091d6:	eba8 080a 	sub.w	r8, r8, sl
 80091da:	930d      	str	r3, [sp, #52]	; 0x34
 80091dc:	e7c2      	b.n	8009164 <_dtoa_r+0x1d4>
 80091de:	2300      	movs	r3, #0
 80091e0:	9308      	str	r3, [sp, #32]
 80091e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	dc39      	bgt.n	800925c <_dtoa_r+0x2cc>
 80091e8:	f04f 0901 	mov.w	r9, #1
 80091ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80091f0:	464b      	mov	r3, r9
 80091f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80091f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80091f8:	2200      	movs	r2, #0
 80091fa:	6042      	str	r2, [r0, #4]
 80091fc:	2204      	movs	r2, #4
 80091fe:	f102 0614 	add.w	r6, r2, #20
 8009202:	429e      	cmp	r6, r3
 8009204:	6841      	ldr	r1, [r0, #4]
 8009206:	d92f      	bls.n	8009268 <_dtoa_r+0x2d8>
 8009208:	4620      	mov	r0, r4
 800920a:	f001 f849 	bl	800a2a0 <_Balloc>
 800920e:	9000      	str	r0, [sp, #0]
 8009210:	2800      	cmp	r0, #0
 8009212:	d14b      	bne.n	80092ac <_dtoa_r+0x31c>
 8009214:	4b24      	ldr	r3, [pc, #144]	; (80092a8 <_dtoa_r+0x318>)
 8009216:	4602      	mov	r2, r0
 8009218:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800921c:	e6d1      	b.n	8008fc2 <_dtoa_r+0x32>
 800921e:	2301      	movs	r3, #1
 8009220:	e7de      	b.n	80091e0 <_dtoa_r+0x250>
 8009222:	2300      	movs	r3, #0
 8009224:	9308      	str	r3, [sp, #32]
 8009226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009228:	eb0a 0903 	add.w	r9, sl, r3
 800922c:	f109 0301 	add.w	r3, r9, #1
 8009230:	2b01      	cmp	r3, #1
 8009232:	9301      	str	r3, [sp, #4]
 8009234:	bfb8      	it	lt
 8009236:	2301      	movlt	r3, #1
 8009238:	e7dd      	b.n	80091f6 <_dtoa_r+0x266>
 800923a:	2301      	movs	r3, #1
 800923c:	e7f2      	b.n	8009224 <_dtoa_r+0x294>
 800923e:	2501      	movs	r5, #1
 8009240:	2300      	movs	r3, #0
 8009242:	9305      	str	r3, [sp, #20]
 8009244:	9508      	str	r5, [sp, #32]
 8009246:	f04f 39ff 	mov.w	r9, #4294967295
 800924a:	2200      	movs	r2, #0
 800924c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009250:	2312      	movs	r3, #18
 8009252:	9209      	str	r2, [sp, #36]	; 0x24
 8009254:	e7cf      	b.n	80091f6 <_dtoa_r+0x266>
 8009256:	2301      	movs	r3, #1
 8009258:	9308      	str	r3, [sp, #32]
 800925a:	e7f4      	b.n	8009246 <_dtoa_r+0x2b6>
 800925c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009260:	f8cd 9004 	str.w	r9, [sp, #4]
 8009264:	464b      	mov	r3, r9
 8009266:	e7c6      	b.n	80091f6 <_dtoa_r+0x266>
 8009268:	3101      	adds	r1, #1
 800926a:	6041      	str	r1, [r0, #4]
 800926c:	0052      	lsls	r2, r2, #1
 800926e:	e7c6      	b.n	80091fe <_dtoa_r+0x26e>
 8009270:	636f4361 	.word	0x636f4361
 8009274:	3fd287a7 	.word	0x3fd287a7
 8009278:	8b60c8b3 	.word	0x8b60c8b3
 800927c:	3fc68a28 	.word	0x3fc68a28
 8009280:	509f79fb 	.word	0x509f79fb
 8009284:	3fd34413 	.word	0x3fd34413
 8009288:	0800bdfe 	.word	0x0800bdfe
 800928c:	0800be15 	.word	0x0800be15
 8009290:	7ff00000 	.word	0x7ff00000
 8009294:	0800bdfa 	.word	0x0800bdfa
 8009298:	0800bdf1 	.word	0x0800bdf1
 800929c:	0800bc75 	.word	0x0800bc75
 80092a0:	3ff80000 	.word	0x3ff80000
 80092a4:	0800bf90 	.word	0x0800bf90
 80092a8:	0800be74 	.word	0x0800be74
 80092ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092ae:	9a00      	ldr	r2, [sp, #0]
 80092b0:	601a      	str	r2, [r3, #0]
 80092b2:	9b01      	ldr	r3, [sp, #4]
 80092b4:	2b0e      	cmp	r3, #14
 80092b6:	f200 80ad 	bhi.w	8009414 <_dtoa_r+0x484>
 80092ba:	2d00      	cmp	r5, #0
 80092bc:	f000 80aa 	beq.w	8009414 <_dtoa_r+0x484>
 80092c0:	f1ba 0f00 	cmp.w	sl, #0
 80092c4:	dd36      	ble.n	8009334 <_dtoa_r+0x3a4>
 80092c6:	4ac3      	ldr	r2, [pc, #780]	; (80095d4 <_dtoa_r+0x644>)
 80092c8:	f00a 030f 	and.w	r3, sl, #15
 80092cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80092d0:	ed93 7b00 	vldr	d7, [r3]
 80092d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80092d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80092dc:	eeb0 8a47 	vmov.f32	s16, s14
 80092e0:	eef0 8a67 	vmov.f32	s17, s15
 80092e4:	d016      	beq.n	8009314 <_dtoa_r+0x384>
 80092e6:	4bbc      	ldr	r3, [pc, #752]	; (80095d8 <_dtoa_r+0x648>)
 80092e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80092ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092f0:	f7f7 faac 	bl	800084c <__aeabi_ddiv>
 80092f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092f8:	f007 070f 	and.w	r7, r7, #15
 80092fc:	2503      	movs	r5, #3
 80092fe:	4eb6      	ldr	r6, [pc, #728]	; (80095d8 <_dtoa_r+0x648>)
 8009300:	b957      	cbnz	r7, 8009318 <_dtoa_r+0x388>
 8009302:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009306:	ec53 2b18 	vmov	r2, r3, d8
 800930a:	f7f7 fa9f 	bl	800084c <__aeabi_ddiv>
 800930e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009312:	e029      	b.n	8009368 <_dtoa_r+0x3d8>
 8009314:	2502      	movs	r5, #2
 8009316:	e7f2      	b.n	80092fe <_dtoa_r+0x36e>
 8009318:	07f9      	lsls	r1, r7, #31
 800931a:	d508      	bpl.n	800932e <_dtoa_r+0x39e>
 800931c:	ec51 0b18 	vmov	r0, r1, d8
 8009320:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009324:	f7f7 f968 	bl	80005f8 <__aeabi_dmul>
 8009328:	ec41 0b18 	vmov	d8, r0, r1
 800932c:	3501      	adds	r5, #1
 800932e:	107f      	asrs	r7, r7, #1
 8009330:	3608      	adds	r6, #8
 8009332:	e7e5      	b.n	8009300 <_dtoa_r+0x370>
 8009334:	f000 80a6 	beq.w	8009484 <_dtoa_r+0x4f4>
 8009338:	f1ca 0600 	rsb	r6, sl, #0
 800933c:	4ba5      	ldr	r3, [pc, #660]	; (80095d4 <_dtoa_r+0x644>)
 800933e:	4fa6      	ldr	r7, [pc, #664]	; (80095d8 <_dtoa_r+0x648>)
 8009340:	f006 020f 	and.w	r2, r6, #15
 8009344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009350:	f7f7 f952 	bl	80005f8 <__aeabi_dmul>
 8009354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009358:	1136      	asrs	r6, r6, #4
 800935a:	2300      	movs	r3, #0
 800935c:	2502      	movs	r5, #2
 800935e:	2e00      	cmp	r6, #0
 8009360:	f040 8085 	bne.w	800946e <_dtoa_r+0x4de>
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1d2      	bne.n	800930e <_dtoa_r+0x37e>
 8009368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800936a:	2b00      	cmp	r3, #0
 800936c:	f000 808c 	beq.w	8009488 <_dtoa_r+0x4f8>
 8009370:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009374:	4b99      	ldr	r3, [pc, #612]	; (80095dc <_dtoa_r+0x64c>)
 8009376:	2200      	movs	r2, #0
 8009378:	4630      	mov	r0, r6
 800937a:	4639      	mov	r1, r7
 800937c:	f7f7 fbae 	bl	8000adc <__aeabi_dcmplt>
 8009380:	2800      	cmp	r0, #0
 8009382:	f000 8081 	beq.w	8009488 <_dtoa_r+0x4f8>
 8009386:	9b01      	ldr	r3, [sp, #4]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d07d      	beq.n	8009488 <_dtoa_r+0x4f8>
 800938c:	f1b9 0f00 	cmp.w	r9, #0
 8009390:	dd3c      	ble.n	800940c <_dtoa_r+0x47c>
 8009392:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009396:	9307      	str	r3, [sp, #28]
 8009398:	2200      	movs	r2, #0
 800939a:	4b91      	ldr	r3, [pc, #580]	; (80095e0 <_dtoa_r+0x650>)
 800939c:	4630      	mov	r0, r6
 800939e:	4639      	mov	r1, r7
 80093a0:	f7f7 f92a 	bl	80005f8 <__aeabi_dmul>
 80093a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093a8:	3501      	adds	r5, #1
 80093aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80093ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80093b2:	4628      	mov	r0, r5
 80093b4:	f7f7 f8b6 	bl	8000524 <__aeabi_i2d>
 80093b8:	4632      	mov	r2, r6
 80093ba:	463b      	mov	r3, r7
 80093bc:	f7f7 f91c 	bl	80005f8 <__aeabi_dmul>
 80093c0:	4b88      	ldr	r3, [pc, #544]	; (80095e4 <_dtoa_r+0x654>)
 80093c2:	2200      	movs	r2, #0
 80093c4:	f7f6 ff62 	bl	800028c <__adddf3>
 80093c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80093cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093d0:	9303      	str	r3, [sp, #12]
 80093d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d15c      	bne.n	8009492 <_dtoa_r+0x502>
 80093d8:	4b83      	ldr	r3, [pc, #524]	; (80095e8 <_dtoa_r+0x658>)
 80093da:	2200      	movs	r2, #0
 80093dc:	4630      	mov	r0, r6
 80093de:	4639      	mov	r1, r7
 80093e0:	f7f6 ff52 	bl	8000288 <__aeabi_dsub>
 80093e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093e8:	4606      	mov	r6, r0
 80093ea:	460f      	mov	r7, r1
 80093ec:	f7f7 fb94 	bl	8000b18 <__aeabi_dcmpgt>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	f040 8296 	bne.w	8009922 <_dtoa_r+0x992>
 80093f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80093fa:	4630      	mov	r0, r6
 80093fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009400:	4639      	mov	r1, r7
 8009402:	f7f7 fb6b 	bl	8000adc <__aeabi_dcmplt>
 8009406:	2800      	cmp	r0, #0
 8009408:	f040 8288 	bne.w	800991c <_dtoa_r+0x98c>
 800940c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009410:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009414:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009416:	2b00      	cmp	r3, #0
 8009418:	f2c0 8158 	blt.w	80096cc <_dtoa_r+0x73c>
 800941c:	f1ba 0f0e 	cmp.w	sl, #14
 8009420:	f300 8154 	bgt.w	80096cc <_dtoa_r+0x73c>
 8009424:	4b6b      	ldr	r3, [pc, #428]	; (80095d4 <_dtoa_r+0x644>)
 8009426:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800942a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800942e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	f280 80e3 	bge.w	80095fc <_dtoa_r+0x66c>
 8009436:	9b01      	ldr	r3, [sp, #4]
 8009438:	2b00      	cmp	r3, #0
 800943a:	f300 80df 	bgt.w	80095fc <_dtoa_r+0x66c>
 800943e:	f040 826d 	bne.w	800991c <_dtoa_r+0x98c>
 8009442:	4b69      	ldr	r3, [pc, #420]	; (80095e8 <_dtoa_r+0x658>)
 8009444:	2200      	movs	r2, #0
 8009446:	4640      	mov	r0, r8
 8009448:	4649      	mov	r1, r9
 800944a:	f7f7 f8d5 	bl	80005f8 <__aeabi_dmul>
 800944e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009452:	f7f7 fb57 	bl	8000b04 <__aeabi_dcmpge>
 8009456:	9e01      	ldr	r6, [sp, #4]
 8009458:	4637      	mov	r7, r6
 800945a:	2800      	cmp	r0, #0
 800945c:	f040 8243 	bne.w	80098e6 <_dtoa_r+0x956>
 8009460:	9d00      	ldr	r5, [sp, #0]
 8009462:	2331      	movs	r3, #49	; 0x31
 8009464:	f805 3b01 	strb.w	r3, [r5], #1
 8009468:	f10a 0a01 	add.w	sl, sl, #1
 800946c:	e23f      	b.n	80098ee <_dtoa_r+0x95e>
 800946e:	07f2      	lsls	r2, r6, #31
 8009470:	d505      	bpl.n	800947e <_dtoa_r+0x4ee>
 8009472:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009476:	f7f7 f8bf 	bl	80005f8 <__aeabi_dmul>
 800947a:	3501      	adds	r5, #1
 800947c:	2301      	movs	r3, #1
 800947e:	1076      	asrs	r6, r6, #1
 8009480:	3708      	adds	r7, #8
 8009482:	e76c      	b.n	800935e <_dtoa_r+0x3ce>
 8009484:	2502      	movs	r5, #2
 8009486:	e76f      	b.n	8009368 <_dtoa_r+0x3d8>
 8009488:	9b01      	ldr	r3, [sp, #4]
 800948a:	f8cd a01c 	str.w	sl, [sp, #28]
 800948e:	930c      	str	r3, [sp, #48]	; 0x30
 8009490:	e78d      	b.n	80093ae <_dtoa_r+0x41e>
 8009492:	9900      	ldr	r1, [sp, #0]
 8009494:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009496:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009498:	4b4e      	ldr	r3, [pc, #312]	; (80095d4 <_dtoa_r+0x644>)
 800949a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800949e:	4401      	add	r1, r0
 80094a0:	9102      	str	r1, [sp, #8]
 80094a2:	9908      	ldr	r1, [sp, #32]
 80094a4:	eeb0 8a47 	vmov.f32	s16, s14
 80094a8:	eef0 8a67 	vmov.f32	s17, s15
 80094ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80094b4:	2900      	cmp	r1, #0
 80094b6:	d045      	beq.n	8009544 <_dtoa_r+0x5b4>
 80094b8:	494c      	ldr	r1, [pc, #304]	; (80095ec <_dtoa_r+0x65c>)
 80094ba:	2000      	movs	r0, #0
 80094bc:	f7f7 f9c6 	bl	800084c <__aeabi_ddiv>
 80094c0:	ec53 2b18 	vmov	r2, r3, d8
 80094c4:	f7f6 fee0 	bl	8000288 <__aeabi_dsub>
 80094c8:	9d00      	ldr	r5, [sp, #0]
 80094ca:	ec41 0b18 	vmov	d8, r0, r1
 80094ce:	4639      	mov	r1, r7
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7f7 fb41 	bl	8000b58 <__aeabi_d2iz>
 80094d6:	900c      	str	r0, [sp, #48]	; 0x30
 80094d8:	f7f7 f824 	bl	8000524 <__aeabi_i2d>
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	4630      	mov	r0, r6
 80094e2:	4639      	mov	r1, r7
 80094e4:	f7f6 fed0 	bl	8000288 <__aeabi_dsub>
 80094e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094ea:	3330      	adds	r3, #48	; 0x30
 80094ec:	f805 3b01 	strb.w	r3, [r5], #1
 80094f0:	ec53 2b18 	vmov	r2, r3, d8
 80094f4:	4606      	mov	r6, r0
 80094f6:	460f      	mov	r7, r1
 80094f8:	f7f7 faf0 	bl	8000adc <__aeabi_dcmplt>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d165      	bne.n	80095cc <_dtoa_r+0x63c>
 8009500:	4632      	mov	r2, r6
 8009502:	463b      	mov	r3, r7
 8009504:	4935      	ldr	r1, [pc, #212]	; (80095dc <_dtoa_r+0x64c>)
 8009506:	2000      	movs	r0, #0
 8009508:	f7f6 febe 	bl	8000288 <__aeabi_dsub>
 800950c:	ec53 2b18 	vmov	r2, r3, d8
 8009510:	f7f7 fae4 	bl	8000adc <__aeabi_dcmplt>
 8009514:	2800      	cmp	r0, #0
 8009516:	f040 80b9 	bne.w	800968c <_dtoa_r+0x6fc>
 800951a:	9b02      	ldr	r3, [sp, #8]
 800951c:	429d      	cmp	r5, r3
 800951e:	f43f af75 	beq.w	800940c <_dtoa_r+0x47c>
 8009522:	4b2f      	ldr	r3, [pc, #188]	; (80095e0 <_dtoa_r+0x650>)
 8009524:	ec51 0b18 	vmov	r0, r1, d8
 8009528:	2200      	movs	r2, #0
 800952a:	f7f7 f865 	bl	80005f8 <__aeabi_dmul>
 800952e:	4b2c      	ldr	r3, [pc, #176]	; (80095e0 <_dtoa_r+0x650>)
 8009530:	ec41 0b18 	vmov	d8, r0, r1
 8009534:	2200      	movs	r2, #0
 8009536:	4630      	mov	r0, r6
 8009538:	4639      	mov	r1, r7
 800953a:	f7f7 f85d 	bl	80005f8 <__aeabi_dmul>
 800953e:	4606      	mov	r6, r0
 8009540:	460f      	mov	r7, r1
 8009542:	e7c4      	b.n	80094ce <_dtoa_r+0x53e>
 8009544:	ec51 0b17 	vmov	r0, r1, d7
 8009548:	f7f7 f856 	bl	80005f8 <__aeabi_dmul>
 800954c:	9b02      	ldr	r3, [sp, #8]
 800954e:	9d00      	ldr	r5, [sp, #0]
 8009550:	930c      	str	r3, [sp, #48]	; 0x30
 8009552:	ec41 0b18 	vmov	d8, r0, r1
 8009556:	4639      	mov	r1, r7
 8009558:	4630      	mov	r0, r6
 800955a:	f7f7 fafd 	bl	8000b58 <__aeabi_d2iz>
 800955e:	9011      	str	r0, [sp, #68]	; 0x44
 8009560:	f7f6 ffe0 	bl	8000524 <__aeabi_i2d>
 8009564:	4602      	mov	r2, r0
 8009566:	460b      	mov	r3, r1
 8009568:	4630      	mov	r0, r6
 800956a:	4639      	mov	r1, r7
 800956c:	f7f6 fe8c 	bl	8000288 <__aeabi_dsub>
 8009570:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009572:	3330      	adds	r3, #48	; 0x30
 8009574:	f805 3b01 	strb.w	r3, [r5], #1
 8009578:	9b02      	ldr	r3, [sp, #8]
 800957a:	429d      	cmp	r5, r3
 800957c:	4606      	mov	r6, r0
 800957e:	460f      	mov	r7, r1
 8009580:	f04f 0200 	mov.w	r2, #0
 8009584:	d134      	bne.n	80095f0 <_dtoa_r+0x660>
 8009586:	4b19      	ldr	r3, [pc, #100]	; (80095ec <_dtoa_r+0x65c>)
 8009588:	ec51 0b18 	vmov	r0, r1, d8
 800958c:	f7f6 fe7e 	bl	800028c <__adddf3>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	4630      	mov	r0, r6
 8009596:	4639      	mov	r1, r7
 8009598:	f7f7 fabe 	bl	8000b18 <__aeabi_dcmpgt>
 800959c:	2800      	cmp	r0, #0
 800959e:	d175      	bne.n	800968c <_dtoa_r+0x6fc>
 80095a0:	ec53 2b18 	vmov	r2, r3, d8
 80095a4:	4911      	ldr	r1, [pc, #68]	; (80095ec <_dtoa_r+0x65c>)
 80095a6:	2000      	movs	r0, #0
 80095a8:	f7f6 fe6e 	bl	8000288 <__aeabi_dsub>
 80095ac:	4602      	mov	r2, r0
 80095ae:	460b      	mov	r3, r1
 80095b0:	4630      	mov	r0, r6
 80095b2:	4639      	mov	r1, r7
 80095b4:	f7f7 fa92 	bl	8000adc <__aeabi_dcmplt>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f43f af27 	beq.w	800940c <_dtoa_r+0x47c>
 80095be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80095c0:	1e6b      	subs	r3, r5, #1
 80095c2:	930c      	str	r3, [sp, #48]	; 0x30
 80095c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80095c8:	2b30      	cmp	r3, #48	; 0x30
 80095ca:	d0f8      	beq.n	80095be <_dtoa_r+0x62e>
 80095cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80095d0:	e04a      	b.n	8009668 <_dtoa_r+0x6d8>
 80095d2:	bf00      	nop
 80095d4:	0800bf90 	.word	0x0800bf90
 80095d8:	0800bf68 	.word	0x0800bf68
 80095dc:	3ff00000 	.word	0x3ff00000
 80095e0:	40240000 	.word	0x40240000
 80095e4:	401c0000 	.word	0x401c0000
 80095e8:	40140000 	.word	0x40140000
 80095ec:	3fe00000 	.word	0x3fe00000
 80095f0:	4baf      	ldr	r3, [pc, #700]	; (80098b0 <_dtoa_r+0x920>)
 80095f2:	f7f7 f801 	bl	80005f8 <__aeabi_dmul>
 80095f6:	4606      	mov	r6, r0
 80095f8:	460f      	mov	r7, r1
 80095fa:	e7ac      	b.n	8009556 <_dtoa_r+0x5c6>
 80095fc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009600:	9d00      	ldr	r5, [sp, #0]
 8009602:	4642      	mov	r2, r8
 8009604:	464b      	mov	r3, r9
 8009606:	4630      	mov	r0, r6
 8009608:	4639      	mov	r1, r7
 800960a:	f7f7 f91f 	bl	800084c <__aeabi_ddiv>
 800960e:	f7f7 faa3 	bl	8000b58 <__aeabi_d2iz>
 8009612:	9002      	str	r0, [sp, #8]
 8009614:	f7f6 ff86 	bl	8000524 <__aeabi_i2d>
 8009618:	4642      	mov	r2, r8
 800961a:	464b      	mov	r3, r9
 800961c:	f7f6 ffec 	bl	80005f8 <__aeabi_dmul>
 8009620:	4602      	mov	r2, r0
 8009622:	460b      	mov	r3, r1
 8009624:	4630      	mov	r0, r6
 8009626:	4639      	mov	r1, r7
 8009628:	f7f6 fe2e 	bl	8000288 <__aeabi_dsub>
 800962c:	9e02      	ldr	r6, [sp, #8]
 800962e:	9f01      	ldr	r7, [sp, #4]
 8009630:	3630      	adds	r6, #48	; 0x30
 8009632:	f805 6b01 	strb.w	r6, [r5], #1
 8009636:	9e00      	ldr	r6, [sp, #0]
 8009638:	1bae      	subs	r6, r5, r6
 800963a:	42b7      	cmp	r7, r6
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	d137      	bne.n	80096b2 <_dtoa_r+0x722>
 8009642:	f7f6 fe23 	bl	800028c <__adddf3>
 8009646:	4642      	mov	r2, r8
 8009648:	464b      	mov	r3, r9
 800964a:	4606      	mov	r6, r0
 800964c:	460f      	mov	r7, r1
 800964e:	f7f7 fa63 	bl	8000b18 <__aeabi_dcmpgt>
 8009652:	b9c8      	cbnz	r0, 8009688 <_dtoa_r+0x6f8>
 8009654:	4642      	mov	r2, r8
 8009656:	464b      	mov	r3, r9
 8009658:	4630      	mov	r0, r6
 800965a:	4639      	mov	r1, r7
 800965c:	f7f7 fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 8009660:	b110      	cbz	r0, 8009668 <_dtoa_r+0x6d8>
 8009662:	9b02      	ldr	r3, [sp, #8]
 8009664:	07d9      	lsls	r1, r3, #31
 8009666:	d40f      	bmi.n	8009688 <_dtoa_r+0x6f8>
 8009668:	4620      	mov	r0, r4
 800966a:	4659      	mov	r1, fp
 800966c:	f000 fe58 	bl	800a320 <_Bfree>
 8009670:	2300      	movs	r3, #0
 8009672:	702b      	strb	r3, [r5, #0]
 8009674:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009676:	f10a 0001 	add.w	r0, sl, #1
 800967a:	6018      	str	r0, [r3, #0]
 800967c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800967e:	2b00      	cmp	r3, #0
 8009680:	f43f acd8 	beq.w	8009034 <_dtoa_r+0xa4>
 8009684:	601d      	str	r5, [r3, #0]
 8009686:	e4d5      	b.n	8009034 <_dtoa_r+0xa4>
 8009688:	f8cd a01c 	str.w	sl, [sp, #28]
 800968c:	462b      	mov	r3, r5
 800968e:	461d      	mov	r5, r3
 8009690:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009694:	2a39      	cmp	r2, #57	; 0x39
 8009696:	d108      	bne.n	80096aa <_dtoa_r+0x71a>
 8009698:	9a00      	ldr	r2, [sp, #0]
 800969a:	429a      	cmp	r2, r3
 800969c:	d1f7      	bne.n	800968e <_dtoa_r+0x6fe>
 800969e:	9a07      	ldr	r2, [sp, #28]
 80096a0:	9900      	ldr	r1, [sp, #0]
 80096a2:	3201      	adds	r2, #1
 80096a4:	9207      	str	r2, [sp, #28]
 80096a6:	2230      	movs	r2, #48	; 0x30
 80096a8:	700a      	strb	r2, [r1, #0]
 80096aa:	781a      	ldrb	r2, [r3, #0]
 80096ac:	3201      	adds	r2, #1
 80096ae:	701a      	strb	r2, [r3, #0]
 80096b0:	e78c      	b.n	80095cc <_dtoa_r+0x63c>
 80096b2:	4b7f      	ldr	r3, [pc, #508]	; (80098b0 <_dtoa_r+0x920>)
 80096b4:	2200      	movs	r2, #0
 80096b6:	f7f6 ff9f 	bl	80005f8 <__aeabi_dmul>
 80096ba:	2200      	movs	r2, #0
 80096bc:	2300      	movs	r3, #0
 80096be:	4606      	mov	r6, r0
 80096c0:	460f      	mov	r7, r1
 80096c2:	f7f7 fa01 	bl	8000ac8 <__aeabi_dcmpeq>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	d09b      	beq.n	8009602 <_dtoa_r+0x672>
 80096ca:	e7cd      	b.n	8009668 <_dtoa_r+0x6d8>
 80096cc:	9a08      	ldr	r2, [sp, #32]
 80096ce:	2a00      	cmp	r2, #0
 80096d0:	f000 80c4 	beq.w	800985c <_dtoa_r+0x8cc>
 80096d4:	9a05      	ldr	r2, [sp, #20]
 80096d6:	2a01      	cmp	r2, #1
 80096d8:	f300 80a8 	bgt.w	800982c <_dtoa_r+0x89c>
 80096dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80096de:	2a00      	cmp	r2, #0
 80096e0:	f000 80a0 	beq.w	8009824 <_dtoa_r+0x894>
 80096e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096e8:	9e06      	ldr	r6, [sp, #24]
 80096ea:	4645      	mov	r5, r8
 80096ec:	9a04      	ldr	r2, [sp, #16]
 80096ee:	2101      	movs	r1, #1
 80096f0:	441a      	add	r2, r3
 80096f2:	4620      	mov	r0, r4
 80096f4:	4498      	add	r8, r3
 80096f6:	9204      	str	r2, [sp, #16]
 80096f8:	f000 ff18 	bl	800a52c <__i2b>
 80096fc:	4607      	mov	r7, r0
 80096fe:	2d00      	cmp	r5, #0
 8009700:	dd0b      	ble.n	800971a <_dtoa_r+0x78a>
 8009702:	9b04      	ldr	r3, [sp, #16]
 8009704:	2b00      	cmp	r3, #0
 8009706:	dd08      	ble.n	800971a <_dtoa_r+0x78a>
 8009708:	42ab      	cmp	r3, r5
 800970a:	9a04      	ldr	r2, [sp, #16]
 800970c:	bfa8      	it	ge
 800970e:	462b      	movge	r3, r5
 8009710:	eba8 0803 	sub.w	r8, r8, r3
 8009714:	1aed      	subs	r5, r5, r3
 8009716:	1ad3      	subs	r3, r2, r3
 8009718:	9304      	str	r3, [sp, #16]
 800971a:	9b06      	ldr	r3, [sp, #24]
 800971c:	b1fb      	cbz	r3, 800975e <_dtoa_r+0x7ce>
 800971e:	9b08      	ldr	r3, [sp, #32]
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 809f 	beq.w	8009864 <_dtoa_r+0x8d4>
 8009726:	2e00      	cmp	r6, #0
 8009728:	dd11      	ble.n	800974e <_dtoa_r+0x7be>
 800972a:	4639      	mov	r1, r7
 800972c:	4632      	mov	r2, r6
 800972e:	4620      	mov	r0, r4
 8009730:	f000 ffb8 	bl	800a6a4 <__pow5mult>
 8009734:	465a      	mov	r2, fp
 8009736:	4601      	mov	r1, r0
 8009738:	4607      	mov	r7, r0
 800973a:	4620      	mov	r0, r4
 800973c:	f000 ff0c 	bl	800a558 <__multiply>
 8009740:	4659      	mov	r1, fp
 8009742:	9007      	str	r0, [sp, #28]
 8009744:	4620      	mov	r0, r4
 8009746:	f000 fdeb 	bl	800a320 <_Bfree>
 800974a:	9b07      	ldr	r3, [sp, #28]
 800974c:	469b      	mov	fp, r3
 800974e:	9b06      	ldr	r3, [sp, #24]
 8009750:	1b9a      	subs	r2, r3, r6
 8009752:	d004      	beq.n	800975e <_dtoa_r+0x7ce>
 8009754:	4659      	mov	r1, fp
 8009756:	4620      	mov	r0, r4
 8009758:	f000 ffa4 	bl	800a6a4 <__pow5mult>
 800975c:	4683      	mov	fp, r0
 800975e:	2101      	movs	r1, #1
 8009760:	4620      	mov	r0, r4
 8009762:	f000 fee3 	bl	800a52c <__i2b>
 8009766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009768:	2b00      	cmp	r3, #0
 800976a:	4606      	mov	r6, r0
 800976c:	dd7c      	ble.n	8009868 <_dtoa_r+0x8d8>
 800976e:	461a      	mov	r2, r3
 8009770:	4601      	mov	r1, r0
 8009772:	4620      	mov	r0, r4
 8009774:	f000 ff96 	bl	800a6a4 <__pow5mult>
 8009778:	9b05      	ldr	r3, [sp, #20]
 800977a:	2b01      	cmp	r3, #1
 800977c:	4606      	mov	r6, r0
 800977e:	dd76      	ble.n	800986e <_dtoa_r+0x8de>
 8009780:	2300      	movs	r3, #0
 8009782:	9306      	str	r3, [sp, #24]
 8009784:	6933      	ldr	r3, [r6, #16]
 8009786:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800978a:	6918      	ldr	r0, [r3, #16]
 800978c:	f000 fe7e 	bl	800a48c <__hi0bits>
 8009790:	f1c0 0020 	rsb	r0, r0, #32
 8009794:	9b04      	ldr	r3, [sp, #16]
 8009796:	4418      	add	r0, r3
 8009798:	f010 001f 	ands.w	r0, r0, #31
 800979c:	f000 8086 	beq.w	80098ac <_dtoa_r+0x91c>
 80097a0:	f1c0 0320 	rsb	r3, r0, #32
 80097a4:	2b04      	cmp	r3, #4
 80097a6:	dd7f      	ble.n	80098a8 <_dtoa_r+0x918>
 80097a8:	f1c0 001c 	rsb	r0, r0, #28
 80097ac:	9b04      	ldr	r3, [sp, #16]
 80097ae:	4403      	add	r3, r0
 80097b0:	4480      	add	r8, r0
 80097b2:	4405      	add	r5, r0
 80097b4:	9304      	str	r3, [sp, #16]
 80097b6:	f1b8 0f00 	cmp.w	r8, #0
 80097ba:	dd05      	ble.n	80097c8 <_dtoa_r+0x838>
 80097bc:	4659      	mov	r1, fp
 80097be:	4642      	mov	r2, r8
 80097c0:	4620      	mov	r0, r4
 80097c2:	f000 ffc9 	bl	800a758 <__lshift>
 80097c6:	4683      	mov	fp, r0
 80097c8:	9b04      	ldr	r3, [sp, #16]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	dd05      	ble.n	80097da <_dtoa_r+0x84a>
 80097ce:	4631      	mov	r1, r6
 80097d0:	461a      	mov	r2, r3
 80097d2:	4620      	mov	r0, r4
 80097d4:	f000 ffc0 	bl	800a758 <__lshift>
 80097d8:	4606      	mov	r6, r0
 80097da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d069      	beq.n	80098b4 <_dtoa_r+0x924>
 80097e0:	4631      	mov	r1, r6
 80097e2:	4658      	mov	r0, fp
 80097e4:	f001 f824 	bl	800a830 <__mcmp>
 80097e8:	2800      	cmp	r0, #0
 80097ea:	da63      	bge.n	80098b4 <_dtoa_r+0x924>
 80097ec:	2300      	movs	r3, #0
 80097ee:	4659      	mov	r1, fp
 80097f0:	220a      	movs	r2, #10
 80097f2:	4620      	mov	r0, r4
 80097f4:	f000 fdb6 	bl	800a364 <__multadd>
 80097f8:	9b08      	ldr	r3, [sp, #32]
 80097fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097fe:	4683      	mov	fp, r0
 8009800:	2b00      	cmp	r3, #0
 8009802:	f000 818f 	beq.w	8009b24 <_dtoa_r+0xb94>
 8009806:	4639      	mov	r1, r7
 8009808:	2300      	movs	r3, #0
 800980a:	220a      	movs	r2, #10
 800980c:	4620      	mov	r0, r4
 800980e:	f000 fda9 	bl	800a364 <__multadd>
 8009812:	f1b9 0f00 	cmp.w	r9, #0
 8009816:	4607      	mov	r7, r0
 8009818:	f300 808e 	bgt.w	8009938 <_dtoa_r+0x9a8>
 800981c:	9b05      	ldr	r3, [sp, #20]
 800981e:	2b02      	cmp	r3, #2
 8009820:	dc50      	bgt.n	80098c4 <_dtoa_r+0x934>
 8009822:	e089      	b.n	8009938 <_dtoa_r+0x9a8>
 8009824:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009826:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800982a:	e75d      	b.n	80096e8 <_dtoa_r+0x758>
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	1e5e      	subs	r6, r3, #1
 8009830:	9b06      	ldr	r3, [sp, #24]
 8009832:	42b3      	cmp	r3, r6
 8009834:	bfbf      	itttt	lt
 8009836:	9b06      	ldrlt	r3, [sp, #24]
 8009838:	9606      	strlt	r6, [sp, #24]
 800983a:	1af2      	sublt	r2, r6, r3
 800983c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800983e:	bfb6      	itet	lt
 8009840:	189b      	addlt	r3, r3, r2
 8009842:	1b9e      	subge	r6, r3, r6
 8009844:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009846:	9b01      	ldr	r3, [sp, #4]
 8009848:	bfb8      	it	lt
 800984a:	2600      	movlt	r6, #0
 800984c:	2b00      	cmp	r3, #0
 800984e:	bfb5      	itete	lt
 8009850:	eba8 0503 	sublt.w	r5, r8, r3
 8009854:	9b01      	ldrge	r3, [sp, #4]
 8009856:	2300      	movlt	r3, #0
 8009858:	4645      	movge	r5, r8
 800985a:	e747      	b.n	80096ec <_dtoa_r+0x75c>
 800985c:	9e06      	ldr	r6, [sp, #24]
 800985e:	9f08      	ldr	r7, [sp, #32]
 8009860:	4645      	mov	r5, r8
 8009862:	e74c      	b.n	80096fe <_dtoa_r+0x76e>
 8009864:	9a06      	ldr	r2, [sp, #24]
 8009866:	e775      	b.n	8009754 <_dtoa_r+0x7c4>
 8009868:	9b05      	ldr	r3, [sp, #20]
 800986a:	2b01      	cmp	r3, #1
 800986c:	dc18      	bgt.n	80098a0 <_dtoa_r+0x910>
 800986e:	9b02      	ldr	r3, [sp, #8]
 8009870:	b9b3      	cbnz	r3, 80098a0 <_dtoa_r+0x910>
 8009872:	9b03      	ldr	r3, [sp, #12]
 8009874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009878:	b9a3      	cbnz	r3, 80098a4 <_dtoa_r+0x914>
 800987a:	9b03      	ldr	r3, [sp, #12]
 800987c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009880:	0d1b      	lsrs	r3, r3, #20
 8009882:	051b      	lsls	r3, r3, #20
 8009884:	b12b      	cbz	r3, 8009892 <_dtoa_r+0x902>
 8009886:	9b04      	ldr	r3, [sp, #16]
 8009888:	3301      	adds	r3, #1
 800988a:	9304      	str	r3, [sp, #16]
 800988c:	f108 0801 	add.w	r8, r8, #1
 8009890:	2301      	movs	r3, #1
 8009892:	9306      	str	r3, [sp, #24]
 8009894:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009896:	2b00      	cmp	r3, #0
 8009898:	f47f af74 	bne.w	8009784 <_dtoa_r+0x7f4>
 800989c:	2001      	movs	r0, #1
 800989e:	e779      	b.n	8009794 <_dtoa_r+0x804>
 80098a0:	2300      	movs	r3, #0
 80098a2:	e7f6      	b.n	8009892 <_dtoa_r+0x902>
 80098a4:	9b02      	ldr	r3, [sp, #8]
 80098a6:	e7f4      	b.n	8009892 <_dtoa_r+0x902>
 80098a8:	d085      	beq.n	80097b6 <_dtoa_r+0x826>
 80098aa:	4618      	mov	r0, r3
 80098ac:	301c      	adds	r0, #28
 80098ae:	e77d      	b.n	80097ac <_dtoa_r+0x81c>
 80098b0:	40240000 	.word	0x40240000
 80098b4:	9b01      	ldr	r3, [sp, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	dc38      	bgt.n	800992c <_dtoa_r+0x99c>
 80098ba:	9b05      	ldr	r3, [sp, #20]
 80098bc:	2b02      	cmp	r3, #2
 80098be:	dd35      	ble.n	800992c <_dtoa_r+0x99c>
 80098c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80098c4:	f1b9 0f00 	cmp.w	r9, #0
 80098c8:	d10d      	bne.n	80098e6 <_dtoa_r+0x956>
 80098ca:	4631      	mov	r1, r6
 80098cc:	464b      	mov	r3, r9
 80098ce:	2205      	movs	r2, #5
 80098d0:	4620      	mov	r0, r4
 80098d2:	f000 fd47 	bl	800a364 <__multadd>
 80098d6:	4601      	mov	r1, r0
 80098d8:	4606      	mov	r6, r0
 80098da:	4658      	mov	r0, fp
 80098dc:	f000 ffa8 	bl	800a830 <__mcmp>
 80098e0:	2800      	cmp	r0, #0
 80098e2:	f73f adbd 	bgt.w	8009460 <_dtoa_r+0x4d0>
 80098e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e8:	9d00      	ldr	r5, [sp, #0]
 80098ea:	ea6f 0a03 	mvn.w	sl, r3
 80098ee:	f04f 0800 	mov.w	r8, #0
 80098f2:	4631      	mov	r1, r6
 80098f4:	4620      	mov	r0, r4
 80098f6:	f000 fd13 	bl	800a320 <_Bfree>
 80098fa:	2f00      	cmp	r7, #0
 80098fc:	f43f aeb4 	beq.w	8009668 <_dtoa_r+0x6d8>
 8009900:	f1b8 0f00 	cmp.w	r8, #0
 8009904:	d005      	beq.n	8009912 <_dtoa_r+0x982>
 8009906:	45b8      	cmp	r8, r7
 8009908:	d003      	beq.n	8009912 <_dtoa_r+0x982>
 800990a:	4641      	mov	r1, r8
 800990c:	4620      	mov	r0, r4
 800990e:	f000 fd07 	bl	800a320 <_Bfree>
 8009912:	4639      	mov	r1, r7
 8009914:	4620      	mov	r0, r4
 8009916:	f000 fd03 	bl	800a320 <_Bfree>
 800991a:	e6a5      	b.n	8009668 <_dtoa_r+0x6d8>
 800991c:	2600      	movs	r6, #0
 800991e:	4637      	mov	r7, r6
 8009920:	e7e1      	b.n	80098e6 <_dtoa_r+0x956>
 8009922:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009924:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009928:	4637      	mov	r7, r6
 800992a:	e599      	b.n	8009460 <_dtoa_r+0x4d0>
 800992c:	9b08      	ldr	r3, [sp, #32]
 800992e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009932:	2b00      	cmp	r3, #0
 8009934:	f000 80fd 	beq.w	8009b32 <_dtoa_r+0xba2>
 8009938:	2d00      	cmp	r5, #0
 800993a:	dd05      	ble.n	8009948 <_dtoa_r+0x9b8>
 800993c:	4639      	mov	r1, r7
 800993e:	462a      	mov	r2, r5
 8009940:	4620      	mov	r0, r4
 8009942:	f000 ff09 	bl	800a758 <__lshift>
 8009946:	4607      	mov	r7, r0
 8009948:	9b06      	ldr	r3, [sp, #24]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d05c      	beq.n	8009a08 <_dtoa_r+0xa78>
 800994e:	6879      	ldr	r1, [r7, #4]
 8009950:	4620      	mov	r0, r4
 8009952:	f000 fca5 	bl	800a2a0 <_Balloc>
 8009956:	4605      	mov	r5, r0
 8009958:	b928      	cbnz	r0, 8009966 <_dtoa_r+0x9d6>
 800995a:	4b80      	ldr	r3, [pc, #512]	; (8009b5c <_dtoa_r+0xbcc>)
 800995c:	4602      	mov	r2, r0
 800995e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009962:	f7ff bb2e 	b.w	8008fc2 <_dtoa_r+0x32>
 8009966:	693a      	ldr	r2, [r7, #16]
 8009968:	3202      	adds	r2, #2
 800996a:	0092      	lsls	r2, r2, #2
 800996c:	f107 010c 	add.w	r1, r7, #12
 8009970:	300c      	adds	r0, #12
 8009972:	f000 fc87 	bl	800a284 <memcpy>
 8009976:	2201      	movs	r2, #1
 8009978:	4629      	mov	r1, r5
 800997a:	4620      	mov	r0, r4
 800997c:	f000 feec 	bl	800a758 <__lshift>
 8009980:	9b00      	ldr	r3, [sp, #0]
 8009982:	3301      	adds	r3, #1
 8009984:	9301      	str	r3, [sp, #4]
 8009986:	9b00      	ldr	r3, [sp, #0]
 8009988:	444b      	add	r3, r9
 800998a:	9307      	str	r3, [sp, #28]
 800998c:	9b02      	ldr	r3, [sp, #8]
 800998e:	f003 0301 	and.w	r3, r3, #1
 8009992:	46b8      	mov	r8, r7
 8009994:	9306      	str	r3, [sp, #24]
 8009996:	4607      	mov	r7, r0
 8009998:	9b01      	ldr	r3, [sp, #4]
 800999a:	4631      	mov	r1, r6
 800999c:	3b01      	subs	r3, #1
 800999e:	4658      	mov	r0, fp
 80099a0:	9302      	str	r3, [sp, #8]
 80099a2:	f7ff fa67 	bl	8008e74 <quorem>
 80099a6:	4603      	mov	r3, r0
 80099a8:	3330      	adds	r3, #48	; 0x30
 80099aa:	9004      	str	r0, [sp, #16]
 80099ac:	4641      	mov	r1, r8
 80099ae:	4658      	mov	r0, fp
 80099b0:	9308      	str	r3, [sp, #32]
 80099b2:	f000 ff3d 	bl	800a830 <__mcmp>
 80099b6:	463a      	mov	r2, r7
 80099b8:	4681      	mov	r9, r0
 80099ba:	4631      	mov	r1, r6
 80099bc:	4620      	mov	r0, r4
 80099be:	f000 ff53 	bl	800a868 <__mdiff>
 80099c2:	68c2      	ldr	r2, [r0, #12]
 80099c4:	9b08      	ldr	r3, [sp, #32]
 80099c6:	4605      	mov	r5, r0
 80099c8:	bb02      	cbnz	r2, 8009a0c <_dtoa_r+0xa7c>
 80099ca:	4601      	mov	r1, r0
 80099cc:	4658      	mov	r0, fp
 80099ce:	f000 ff2f 	bl	800a830 <__mcmp>
 80099d2:	9b08      	ldr	r3, [sp, #32]
 80099d4:	4602      	mov	r2, r0
 80099d6:	4629      	mov	r1, r5
 80099d8:	4620      	mov	r0, r4
 80099da:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80099de:	f000 fc9f 	bl	800a320 <_Bfree>
 80099e2:	9b05      	ldr	r3, [sp, #20]
 80099e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099e6:	9d01      	ldr	r5, [sp, #4]
 80099e8:	ea43 0102 	orr.w	r1, r3, r2
 80099ec:	9b06      	ldr	r3, [sp, #24]
 80099ee:	430b      	orrs	r3, r1
 80099f0:	9b08      	ldr	r3, [sp, #32]
 80099f2:	d10d      	bne.n	8009a10 <_dtoa_r+0xa80>
 80099f4:	2b39      	cmp	r3, #57	; 0x39
 80099f6:	d029      	beq.n	8009a4c <_dtoa_r+0xabc>
 80099f8:	f1b9 0f00 	cmp.w	r9, #0
 80099fc:	dd01      	ble.n	8009a02 <_dtoa_r+0xa72>
 80099fe:	9b04      	ldr	r3, [sp, #16]
 8009a00:	3331      	adds	r3, #49	; 0x31
 8009a02:	9a02      	ldr	r2, [sp, #8]
 8009a04:	7013      	strb	r3, [r2, #0]
 8009a06:	e774      	b.n	80098f2 <_dtoa_r+0x962>
 8009a08:	4638      	mov	r0, r7
 8009a0a:	e7b9      	b.n	8009980 <_dtoa_r+0x9f0>
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	e7e2      	b.n	80099d6 <_dtoa_r+0xa46>
 8009a10:	f1b9 0f00 	cmp.w	r9, #0
 8009a14:	db06      	blt.n	8009a24 <_dtoa_r+0xa94>
 8009a16:	9905      	ldr	r1, [sp, #20]
 8009a18:	ea41 0909 	orr.w	r9, r1, r9
 8009a1c:	9906      	ldr	r1, [sp, #24]
 8009a1e:	ea59 0101 	orrs.w	r1, r9, r1
 8009a22:	d120      	bne.n	8009a66 <_dtoa_r+0xad6>
 8009a24:	2a00      	cmp	r2, #0
 8009a26:	ddec      	ble.n	8009a02 <_dtoa_r+0xa72>
 8009a28:	4659      	mov	r1, fp
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	9301      	str	r3, [sp, #4]
 8009a30:	f000 fe92 	bl	800a758 <__lshift>
 8009a34:	4631      	mov	r1, r6
 8009a36:	4683      	mov	fp, r0
 8009a38:	f000 fefa 	bl	800a830 <__mcmp>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	9b01      	ldr	r3, [sp, #4]
 8009a40:	dc02      	bgt.n	8009a48 <_dtoa_r+0xab8>
 8009a42:	d1de      	bne.n	8009a02 <_dtoa_r+0xa72>
 8009a44:	07da      	lsls	r2, r3, #31
 8009a46:	d5dc      	bpl.n	8009a02 <_dtoa_r+0xa72>
 8009a48:	2b39      	cmp	r3, #57	; 0x39
 8009a4a:	d1d8      	bne.n	80099fe <_dtoa_r+0xa6e>
 8009a4c:	9a02      	ldr	r2, [sp, #8]
 8009a4e:	2339      	movs	r3, #57	; 0x39
 8009a50:	7013      	strb	r3, [r2, #0]
 8009a52:	462b      	mov	r3, r5
 8009a54:	461d      	mov	r5, r3
 8009a56:	3b01      	subs	r3, #1
 8009a58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009a5c:	2a39      	cmp	r2, #57	; 0x39
 8009a5e:	d050      	beq.n	8009b02 <_dtoa_r+0xb72>
 8009a60:	3201      	adds	r2, #1
 8009a62:	701a      	strb	r2, [r3, #0]
 8009a64:	e745      	b.n	80098f2 <_dtoa_r+0x962>
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	dd03      	ble.n	8009a72 <_dtoa_r+0xae2>
 8009a6a:	2b39      	cmp	r3, #57	; 0x39
 8009a6c:	d0ee      	beq.n	8009a4c <_dtoa_r+0xabc>
 8009a6e:	3301      	adds	r3, #1
 8009a70:	e7c7      	b.n	8009a02 <_dtoa_r+0xa72>
 8009a72:	9a01      	ldr	r2, [sp, #4]
 8009a74:	9907      	ldr	r1, [sp, #28]
 8009a76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a7a:	428a      	cmp	r2, r1
 8009a7c:	d02a      	beq.n	8009ad4 <_dtoa_r+0xb44>
 8009a7e:	4659      	mov	r1, fp
 8009a80:	2300      	movs	r3, #0
 8009a82:	220a      	movs	r2, #10
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 fc6d 	bl	800a364 <__multadd>
 8009a8a:	45b8      	cmp	r8, r7
 8009a8c:	4683      	mov	fp, r0
 8009a8e:	f04f 0300 	mov.w	r3, #0
 8009a92:	f04f 020a 	mov.w	r2, #10
 8009a96:	4641      	mov	r1, r8
 8009a98:	4620      	mov	r0, r4
 8009a9a:	d107      	bne.n	8009aac <_dtoa_r+0xb1c>
 8009a9c:	f000 fc62 	bl	800a364 <__multadd>
 8009aa0:	4680      	mov	r8, r0
 8009aa2:	4607      	mov	r7, r0
 8009aa4:	9b01      	ldr	r3, [sp, #4]
 8009aa6:	3301      	adds	r3, #1
 8009aa8:	9301      	str	r3, [sp, #4]
 8009aaa:	e775      	b.n	8009998 <_dtoa_r+0xa08>
 8009aac:	f000 fc5a 	bl	800a364 <__multadd>
 8009ab0:	4639      	mov	r1, r7
 8009ab2:	4680      	mov	r8, r0
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	220a      	movs	r2, #10
 8009ab8:	4620      	mov	r0, r4
 8009aba:	f000 fc53 	bl	800a364 <__multadd>
 8009abe:	4607      	mov	r7, r0
 8009ac0:	e7f0      	b.n	8009aa4 <_dtoa_r+0xb14>
 8009ac2:	f1b9 0f00 	cmp.w	r9, #0
 8009ac6:	9a00      	ldr	r2, [sp, #0]
 8009ac8:	bfcc      	ite	gt
 8009aca:	464d      	movgt	r5, r9
 8009acc:	2501      	movle	r5, #1
 8009ace:	4415      	add	r5, r2
 8009ad0:	f04f 0800 	mov.w	r8, #0
 8009ad4:	4659      	mov	r1, fp
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	4620      	mov	r0, r4
 8009ada:	9301      	str	r3, [sp, #4]
 8009adc:	f000 fe3c 	bl	800a758 <__lshift>
 8009ae0:	4631      	mov	r1, r6
 8009ae2:	4683      	mov	fp, r0
 8009ae4:	f000 fea4 	bl	800a830 <__mcmp>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	dcb2      	bgt.n	8009a52 <_dtoa_r+0xac2>
 8009aec:	d102      	bne.n	8009af4 <_dtoa_r+0xb64>
 8009aee:	9b01      	ldr	r3, [sp, #4]
 8009af0:	07db      	lsls	r3, r3, #31
 8009af2:	d4ae      	bmi.n	8009a52 <_dtoa_r+0xac2>
 8009af4:	462b      	mov	r3, r5
 8009af6:	461d      	mov	r5, r3
 8009af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009afc:	2a30      	cmp	r2, #48	; 0x30
 8009afe:	d0fa      	beq.n	8009af6 <_dtoa_r+0xb66>
 8009b00:	e6f7      	b.n	80098f2 <_dtoa_r+0x962>
 8009b02:	9a00      	ldr	r2, [sp, #0]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d1a5      	bne.n	8009a54 <_dtoa_r+0xac4>
 8009b08:	f10a 0a01 	add.w	sl, sl, #1
 8009b0c:	2331      	movs	r3, #49	; 0x31
 8009b0e:	e779      	b.n	8009a04 <_dtoa_r+0xa74>
 8009b10:	4b13      	ldr	r3, [pc, #76]	; (8009b60 <_dtoa_r+0xbd0>)
 8009b12:	f7ff baaf 	b.w	8009074 <_dtoa_r+0xe4>
 8009b16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f47f aa86 	bne.w	800902a <_dtoa_r+0x9a>
 8009b1e:	4b11      	ldr	r3, [pc, #68]	; (8009b64 <_dtoa_r+0xbd4>)
 8009b20:	f7ff baa8 	b.w	8009074 <_dtoa_r+0xe4>
 8009b24:	f1b9 0f00 	cmp.w	r9, #0
 8009b28:	dc03      	bgt.n	8009b32 <_dtoa_r+0xba2>
 8009b2a:	9b05      	ldr	r3, [sp, #20]
 8009b2c:	2b02      	cmp	r3, #2
 8009b2e:	f73f aec9 	bgt.w	80098c4 <_dtoa_r+0x934>
 8009b32:	9d00      	ldr	r5, [sp, #0]
 8009b34:	4631      	mov	r1, r6
 8009b36:	4658      	mov	r0, fp
 8009b38:	f7ff f99c 	bl	8008e74 <quorem>
 8009b3c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009b40:	f805 3b01 	strb.w	r3, [r5], #1
 8009b44:	9a00      	ldr	r2, [sp, #0]
 8009b46:	1aaa      	subs	r2, r5, r2
 8009b48:	4591      	cmp	r9, r2
 8009b4a:	ddba      	ble.n	8009ac2 <_dtoa_r+0xb32>
 8009b4c:	4659      	mov	r1, fp
 8009b4e:	2300      	movs	r3, #0
 8009b50:	220a      	movs	r2, #10
 8009b52:	4620      	mov	r0, r4
 8009b54:	f000 fc06 	bl	800a364 <__multadd>
 8009b58:	4683      	mov	fp, r0
 8009b5a:	e7eb      	b.n	8009b34 <_dtoa_r+0xba4>
 8009b5c:	0800be74 	.word	0x0800be74
 8009b60:	0800bc74 	.word	0x0800bc74
 8009b64:	0800bdf1 	.word	0x0800bdf1

08009b68 <rshift>:
 8009b68:	6903      	ldr	r3, [r0, #16]
 8009b6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b72:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b76:	f100 0414 	add.w	r4, r0, #20
 8009b7a:	dd45      	ble.n	8009c08 <rshift+0xa0>
 8009b7c:	f011 011f 	ands.w	r1, r1, #31
 8009b80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b88:	d10c      	bne.n	8009ba4 <rshift+0x3c>
 8009b8a:	f100 0710 	add.w	r7, r0, #16
 8009b8e:	4629      	mov	r1, r5
 8009b90:	42b1      	cmp	r1, r6
 8009b92:	d334      	bcc.n	8009bfe <rshift+0x96>
 8009b94:	1a9b      	subs	r3, r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	1eea      	subs	r2, r5, #3
 8009b9a:	4296      	cmp	r6, r2
 8009b9c:	bf38      	it	cc
 8009b9e:	2300      	movcc	r3, #0
 8009ba0:	4423      	add	r3, r4
 8009ba2:	e015      	b.n	8009bd0 <rshift+0x68>
 8009ba4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ba8:	f1c1 0820 	rsb	r8, r1, #32
 8009bac:	40cf      	lsrs	r7, r1
 8009bae:	f105 0e04 	add.w	lr, r5, #4
 8009bb2:	46a1      	mov	r9, r4
 8009bb4:	4576      	cmp	r6, lr
 8009bb6:	46f4      	mov	ip, lr
 8009bb8:	d815      	bhi.n	8009be6 <rshift+0x7e>
 8009bba:	1a9b      	subs	r3, r3, r2
 8009bbc:	009a      	lsls	r2, r3, #2
 8009bbe:	3a04      	subs	r2, #4
 8009bc0:	3501      	adds	r5, #1
 8009bc2:	42ae      	cmp	r6, r5
 8009bc4:	bf38      	it	cc
 8009bc6:	2200      	movcc	r2, #0
 8009bc8:	18a3      	adds	r3, r4, r2
 8009bca:	50a7      	str	r7, [r4, r2]
 8009bcc:	b107      	cbz	r7, 8009bd0 <rshift+0x68>
 8009bce:	3304      	adds	r3, #4
 8009bd0:	1b1a      	subs	r2, r3, r4
 8009bd2:	42a3      	cmp	r3, r4
 8009bd4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bd8:	bf08      	it	eq
 8009bda:	2300      	moveq	r3, #0
 8009bdc:	6102      	str	r2, [r0, #16]
 8009bde:	bf08      	it	eq
 8009be0:	6143      	streq	r3, [r0, #20]
 8009be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009be6:	f8dc c000 	ldr.w	ip, [ip]
 8009bea:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bee:	ea4c 0707 	orr.w	r7, ip, r7
 8009bf2:	f849 7b04 	str.w	r7, [r9], #4
 8009bf6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bfa:	40cf      	lsrs	r7, r1
 8009bfc:	e7da      	b.n	8009bb4 <rshift+0x4c>
 8009bfe:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c02:	f847 cf04 	str.w	ip, [r7, #4]!
 8009c06:	e7c3      	b.n	8009b90 <rshift+0x28>
 8009c08:	4623      	mov	r3, r4
 8009c0a:	e7e1      	b.n	8009bd0 <rshift+0x68>

08009c0c <__hexdig_fun>:
 8009c0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009c10:	2b09      	cmp	r3, #9
 8009c12:	d802      	bhi.n	8009c1a <__hexdig_fun+0xe>
 8009c14:	3820      	subs	r0, #32
 8009c16:	b2c0      	uxtb	r0, r0
 8009c18:	4770      	bx	lr
 8009c1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c1e:	2b05      	cmp	r3, #5
 8009c20:	d801      	bhi.n	8009c26 <__hexdig_fun+0x1a>
 8009c22:	3847      	subs	r0, #71	; 0x47
 8009c24:	e7f7      	b.n	8009c16 <__hexdig_fun+0xa>
 8009c26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c2a:	2b05      	cmp	r3, #5
 8009c2c:	d801      	bhi.n	8009c32 <__hexdig_fun+0x26>
 8009c2e:	3827      	subs	r0, #39	; 0x27
 8009c30:	e7f1      	b.n	8009c16 <__hexdig_fun+0xa>
 8009c32:	2000      	movs	r0, #0
 8009c34:	4770      	bx	lr
	...

08009c38 <__gethex>:
 8009c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3c:	ed2d 8b02 	vpush	{d8}
 8009c40:	b089      	sub	sp, #36	; 0x24
 8009c42:	ee08 0a10 	vmov	s16, r0
 8009c46:	9304      	str	r3, [sp, #16]
 8009c48:	4bbc      	ldr	r3, [pc, #752]	; (8009f3c <__gethex+0x304>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	9301      	str	r3, [sp, #4]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	468b      	mov	fp, r1
 8009c52:	4690      	mov	r8, r2
 8009c54:	f7f6 fabc 	bl	80001d0 <strlen>
 8009c58:	9b01      	ldr	r3, [sp, #4]
 8009c5a:	f8db 2000 	ldr.w	r2, [fp]
 8009c5e:	4403      	add	r3, r0
 8009c60:	4682      	mov	sl, r0
 8009c62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009c66:	9305      	str	r3, [sp, #20]
 8009c68:	1c93      	adds	r3, r2, #2
 8009c6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c6e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c72:	32fe      	adds	r2, #254	; 0xfe
 8009c74:	18d1      	adds	r1, r2, r3
 8009c76:	461f      	mov	r7, r3
 8009c78:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c7c:	9100      	str	r1, [sp, #0]
 8009c7e:	2830      	cmp	r0, #48	; 0x30
 8009c80:	d0f8      	beq.n	8009c74 <__gethex+0x3c>
 8009c82:	f7ff ffc3 	bl	8009c0c <__hexdig_fun>
 8009c86:	4604      	mov	r4, r0
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d13a      	bne.n	8009d02 <__gethex+0xca>
 8009c8c:	9901      	ldr	r1, [sp, #4]
 8009c8e:	4652      	mov	r2, sl
 8009c90:	4638      	mov	r0, r7
 8009c92:	f001 f9ed 	bl	800b070 <strncmp>
 8009c96:	4605      	mov	r5, r0
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	d168      	bne.n	8009d6e <__gethex+0x136>
 8009c9c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009ca0:	eb07 060a 	add.w	r6, r7, sl
 8009ca4:	f7ff ffb2 	bl	8009c0c <__hexdig_fun>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d062      	beq.n	8009d72 <__gethex+0x13a>
 8009cac:	4633      	mov	r3, r6
 8009cae:	7818      	ldrb	r0, [r3, #0]
 8009cb0:	2830      	cmp	r0, #48	; 0x30
 8009cb2:	461f      	mov	r7, r3
 8009cb4:	f103 0301 	add.w	r3, r3, #1
 8009cb8:	d0f9      	beq.n	8009cae <__gethex+0x76>
 8009cba:	f7ff ffa7 	bl	8009c0c <__hexdig_fun>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	fab0 f480 	clz	r4, r0
 8009cc4:	0964      	lsrs	r4, r4, #5
 8009cc6:	4635      	mov	r5, r6
 8009cc8:	9300      	str	r3, [sp, #0]
 8009cca:	463a      	mov	r2, r7
 8009ccc:	4616      	mov	r6, r2
 8009cce:	3201      	adds	r2, #1
 8009cd0:	7830      	ldrb	r0, [r6, #0]
 8009cd2:	f7ff ff9b 	bl	8009c0c <__hexdig_fun>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d1f8      	bne.n	8009ccc <__gethex+0x94>
 8009cda:	9901      	ldr	r1, [sp, #4]
 8009cdc:	4652      	mov	r2, sl
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f001 f9c6 	bl	800b070 <strncmp>
 8009ce4:	b980      	cbnz	r0, 8009d08 <__gethex+0xd0>
 8009ce6:	b94d      	cbnz	r5, 8009cfc <__gethex+0xc4>
 8009ce8:	eb06 050a 	add.w	r5, r6, sl
 8009cec:	462a      	mov	r2, r5
 8009cee:	4616      	mov	r6, r2
 8009cf0:	3201      	adds	r2, #1
 8009cf2:	7830      	ldrb	r0, [r6, #0]
 8009cf4:	f7ff ff8a 	bl	8009c0c <__hexdig_fun>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	d1f8      	bne.n	8009cee <__gethex+0xb6>
 8009cfc:	1bad      	subs	r5, r5, r6
 8009cfe:	00ad      	lsls	r5, r5, #2
 8009d00:	e004      	b.n	8009d0c <__gethex+0xd4>
 8009d02:	2400      	movs	r4, #0
 8009d04:	4625      	mov	r5, r4
 8009d06:	e7e0      	b.n	8009cca <__gethex+0x92>
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	d1f7      	bne.n	8009cfc <__gethex+0xc4>
 8009d0c:	7833      	ldrb	r3, [r6, #0]
 8009d0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009d12:	2b50      	cmp	r3, #80	; 0x50
 8009d14:	d13b      	bne.n	8009d8e <__gethex+0x156>
 8009d16:	7873      	ldrb	r3, [r6, #1]
 8009d18:	2b2b      	cmp	r3, #43	; 0x2b
 8009d1a:	d02c      	beq.n	8009d76 <__gethex+0x13e>
 8009d1c:	2b2d      	cmp	r3, #45	; 0x2d
 8009d1e:	d02e      	beq.n	8009d7e <__gethex+0x146>
 8009d20:	1c71      	adds	r1, r6, #1
 8009d22:	f04f 0900 	mov.w	r9, #0
 8009d26:	7808      	ldrb	r0, [r1, #0]
 8009d28:	f7ff ff70 	bl	8009c0c <__hexdig_fun>
 8009d2c:	1e43      	subs	r3, r0, #1
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	2b18      	cmp	r3, #24
 8009d32:	d82c      	bhi.n	8009d8e <__gethex+0x156>
 8009d34:	f1a0 0210 	sub.w	r2, r0, #16
 8009d38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d3c:	f7ff ff66 	bl	8009c0c <__hexdig_fun>
 8009d40:	1e43      	subs	r3, r0, #1
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b18      	cmp	r3, #24
 8009d46:	d91d      	bls.n	8009d84 <__gethex+0x14c>
 8009d48:	f1b9 0f00 	cmp.w	r9, #0
 8009d4c:	d000      	beq.n	8009d50 <__gethex+0x118>
 8009d4e:	4252      	negs	r2, r2
 8009d50:	4415      	add	r5, r2
 8009d52:	f8cb 1000 	str.w	r1, [fp]
 8009d56:	b1e4      	cbz	r4, 8009d92 <__gethex+0x15a>
 8009d58:	9b00      	ldr	r3, [sp, #0]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	bf14      	ite	ne
 8009d5e:	2700      	movne	r7, #0
 8009d60:	2706      	moveq	r7, #6
 8009d62:	4638      	mov	r0, r7
 8009d64:	b009      	add	sp, #36	; 0x24
 8009d66:	ecbd 8b02 	vpop	{d8}
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d6e:	463e      	mov	r6, r7
 8009d70:	4625      	mov	r5, r4
 8009d72:	2401      	movs	r4, #1
 8009d74:	e7ca      	b.n	8009d0c <__gethex+0xd4>
 8009d76:	f04f 0900 	mov.w	r9, #0
 8009d7a:	1cb1      	adds	r1, r6, #2
 8009d7c:	e7d3      	b.n	8009d26 <__gethex+0xee>
 8009d7e:	f04f 0901 	mov.w	r9, #1
 8009d82:	e7fa      	b.n	8009d7a <__gethex+0x142>
 8009d84:	230a      	movs	r3, #10
 8009d86:	fb03 0202 	mla	r2, r3, r2, r0
 8009d8a:	3a10      	subs	r2, #16
 8009d8c:	e7d4      	b.n	8009d38 <__gethex+0x100>
 8009d8e:	4631      	mov	r1, r6
 8009d90:	e7df      	b.n	8009d52 <__gethex+0x11a>
 8009d92:	1bf3      	subs	r3, r6, r7
 8009d94:	3b01      	subs	r3, #1
 8009d96:	4621      	mov	r1, r4
 8009d98:	2b07      	cmp	r3, #7
 8009d9a:	dc0b      	bgt.n	8009db4 <__gethex+0x17c>
 8009d9c:	ee18 0a10 	vmov	r0, s16
 8009da0:	f000 fa7e 	bl	800a2a0 <_Balloc>
 8009da4:	4604      	mov	r4, r0
 8009da6:	b940      	cbnz	r0, 8009dba <__gethex+0x182>
 8009da8:	4b65      	ldr	r3, [pc, #404]	; (8009f40 <__gethex+0x308>)
 8009daa:	4602      	mov	r2, r0
 8009dac:	21de      	movs	r1, #222	; 0xde
 8009dae:	4865      	ldr	r0, [pc, #404]	; (8009f44 <__gethex+0x30c>)
 8009db0:	f001 f97e 	bl	800b0b0 <__assert_func>
 8009db4:	3101      	adds	r1, #1
 8009db6:	105b      	asrs	r3, r3, #1
 8009db8:	e7ee      	b.n	8009d98 <__gethex+0x160>
 8009dba:	f100 0914 	add.w	r9, r0, #20
 8009dbe:	f04f 0b00 	mov.w	fp, #0
 8009dc2:	f1ca 0301 	rsb	r3, sl, #1
 8009dc6:	f8cd 9008 	str.w	r9, [sp, #8]
 8009dca:	f8cd b000 	str.w	fp, [sp]
 8009dce:	9306      	str	r3, [sp, #24]
 8009dd0:	42b7      	cmp	r7, r6
 8009dd2:	d340      	bcc.n	8009e56 <__gethex+0x21e>
 8009dd4:	9802      	ldr	r0, [sp, #8]
 8009dd6:	9b00      	ldr	r3, [sp, #0]
 8009dd8:	f840 3b04 	str.w	r3, [r0], #4
 8009ddc:	eba0 0009 	sub.w	r0, r0, r9
 8009de0:	1080      	asrs	r0, r0, #2
 8009de2:	0146      	lsls	r6, r0, #5
 8009de4:	6120      	str	r0, [r4, #16]
 8009de6:	4618      	mov	r0, r3
 8009de8:	f000 fb50 	bl	800a48c <__hi0bits>
 8009dec:	1a30      	subs	r0, r6, r0
 8009dee:	f8d8 6000 	ldr.w	r6, [r8]
 8009df2:	42b0      	cmp	r0, r6
 8009df4:	dd63      	ble.n	8009ebe <__gethex+0x286>
 8009df6:	1b87      	subs	r7, r0, r6
 8009df8:	4639      	mov	r1, r7
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	f000 feea 	bl	800abd4 <__any_on>
 8009e00:	4682      	mov	sl, r0
 8009e02:	b1a8      	cbz	r0, 8009e30 <__gethex+0x1f8>
 8009e04:	1e7b      	subs	r3, r7, #1
 8009e06:	1159      	asrs	r1, r3, #5
 8009e08:	f003 021f 	and.w	r2, r3, #31
 8009e0c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009e10:	f04f 0a01 	mov.w	sl, #1
 8009e14:	fa0a f202 	lsl.w	r2, sl, r2
 8009e18:	420a      	tst	r2, r1
 8009e1a:	d009      	beq.n	8009e30 <__gethex+0x1f8>
 8009e1c:	4553      	cmp	r3, sl
 8009e1e:	dd05      	ble.n	8009e2c <__gethex+0x1f4>
 8009e20:	1eb9      	subs	r1, r7, #2
 8009e22:	4620      	mov	r0, r4
 8009e24:	f000 fed6 	bl	800abd4 <__any_on>
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d145      	bne.n	8009eb8 <__gethex+0x280>
 8009e2c:	f04f 0a02 	mov.w	sl, #2
 8009e30:	4639      	mov	r1, r7
 8009e32:	4620      	mov	r0, r4
 8009e34:	f7ff fe98 	bl	8009b68 <rshift>
 8009e38:	443d      	add	r5, r7
 8009e3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e3e:	42ab      	cmp	r3, r5
 8009e40:	da4c      	bge.n	8009edc <__gethex+0x2a4>
 8009e42:	ee18 0a10 	vmov	r0, s16
 8009e46:	4621      	mov	r1, r4
 8009e48:	f000 fa6a 	bl	800a320 <_Bfree>
 8009e4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e4e:	2300      	movs	r3, #0
 8009e50:	6013      	str	r3, [r2, #0]
 8009e52:	27a3      	movs	r7, #163	; 0xa3
 8009e54:	e785      	b.n	8009d62 <__gethex+0x12a>
 8009e56:	1e73      	subs	r3, r6, #1
 8009e58:	9a05      	ldr	r2, [sp, #20]
 8009e5a:	9303      	str	r3, [sp, #12]
 8009e5c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d019      	beq.n	8009e98 <__gethex+0x260>
 8009e64:	f1bb 0f20 	cmp.w	fp, #32
 8009e68:	d107      	bne.n	8009e7a <__gethex+0x242>
 8009e6a:	9b02      	ldr	r3, [sp, #8]
 8009e6c:	9a00      	ldr	r2, [sp, #0]
 8009e6e:	f843 2b04 	str.w	r2, [r3], #4
 8009e72:	9302      	str	r3, [sp, #8]
 8009e74:	2300      	movs	r3, #0
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	469b      	mov	fp, r3
 8009e7a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009e7e:	f7ff fec5 	bl	8009c0c <__hexdig_fun>
 8009e82:	9b00      	ldr	r3, [sp, #0]
 8009e84:	f000 000f 	and.w	r0, r0, #15
 8009e88:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e8c:	4303      	orrs	r3, r0
 8009e8e:	9300      	str	r3, [sp, #0]
 8009e90:	f10b 0b04 	add.w	fp, fp, #4
 8009e94:	9b03      	ldr	r3, [sp, #12]
 8009e96:	e00d      	b.n	8009eb4 <__gethex+0x27c>
 8009e98:	9b03      	ldr	r3, [sp, #12]
 8009e9a:	9a06      	ldr	r2, [sp, #24]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	42bb      	cmp	r3, r7
 8009ea0:	d3e0      	bcc.n	8009e64 <__gethex+0x22c>
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	9901      	ldr	r1, [sp, #4]
 8009ea6:	9307      	str	r3, [sp, #28]
 8009ea8:	4652      	mov	r2, sl
 8009eaa:	f001 f8e1 	bl	800b070 <strncmp>
 8009eae:	9b07      	ldr	r3, [sp, #28]
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d1d7      	bne.n	8009e64 <__gethex+0x22c>
 8009eb4:	461e      	mov	r6, r3
 8009eb6:	e78b      	b.n	8009dd0 <__gethex+0x198>
 8009eb8:	f04f 0a03 	mov.w	sl, #3
 8009ebc:	e7b8      	b.n	8009e30 <__gethex+0x1f8>
 8009ebe:	da0a      	bge.n	8009ed6 <__gethex+0x29e>
 8009ec0:	1a37      	subs	r7, r6, r0
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	ee18 0a10 	vmov	r0, s16
 8009ec8:	463a      	mov	r2, r7
 8009eca:	f000 fc45 	bl	800a758 <__lshift>
 8009ece:	1bed      	subs	r5, r5, r7
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	f100 0914 	add.w	r9, r0, #20
 8009ed6:	f04f 0a00 	mov.w	sl, #0
 8009eda:	e7ae      	b.n	8009e3a <__gethex+0x202>
 8009edc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009ee0:	42a8      	cmp	r0, r5
 8009ee2:	dd72      	ble.n	8009fca <__gethex+0x392>
 8009ee4:	1b45      	subs	r5, r0, r5
 8009ee6:	42ae      	cmp	r6, r5
 8009ee8:	dc36      	bgt.n	8009f58 <__gethex+0x320>
 8009eea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d02a      	beq.n	8009f48 <__gethex+0x310>
 8009ef2:	2b03      	cmp	r3, #3
 8009ef4:	d02c      	beq.n	8009f50 <__gethex+0x318>
 8009ef6:	2b01      	cmp	r3, #1
 8009ef8:	d115      	bne.n	8009f26 <__gethex+0x2ee>
 8009efa:	42ae      	cmp	r6, r5
 8009efc:	d113      	bne.n	8009f26 <__gethex+0x2ee>
 8009efe:	2e01      	cmp	r6, #1
 8009f00:	d10b      	bne.n	8009f1a <__gethex+0x2e2>
 8009f02:	9a04      	ldr	r2, [sp, #16]
 8009f04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f08:	6013      	str	r3, [r2, #0]
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	6123      	str	r3, [r4, #16]
 8009f0e:	f8c9 3000 	str.w	r3, [r9]
 8009f12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f14:	2762      	movs	r7, #98	; 0x62
 8009f16:	601c      	str	r4, [r3, #0]
 8009f18:	e723      	b.n	8009d62 <__gethex+0x12a>
 8009f1a:	1e71      	subs	r1, r6, #1
 8009f1c:	4620      	mov	r0, r4
 8009f1e:	f000 fe59 	bl	800abd4 <__any_on>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d1ed      	bne.n	8009f02 <__gethex+0x2ca>
 8009f26:	ee18 0a10 	vmov	r0, s16
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	f000 f9f8 	bl	800a320 <_Bfree>
 8009f30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009f32:	2300      	movs	r3, #0
 8009f34:	6013      	str	r3, [r2, #0]
 8009f36:	2750      	movs	r7, #80	; 0x50
 8009f38:	e713      	b.n	8009d62 <__gethex+0x12a>
 8009f3a:	bf00      	nop
 8009f3c:	0800bef0 	.word	0x0800bef0
 8009f40:	0800be74 	.word	0x0800be74
 8009f44:	0800be85 	.word	0x0800be85
 8009f48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1eb      	bne.n	8009f26 <__gethex+0x2ee>
 8009f4e:	e7d8      	b.n	8009f02 <__gethex+0x2ca>
 8009f50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1d5      	bne.n	8009f02 <__gethex+0x2ca>
 8009f56:	e7e6      	b.n	8009f26 <__gethex+0x2ee>
 8009f58:	1e6f      	subs	r7, r5, #1
 8009f5a:	f1ba 0f00 	cmp.w	sl, #0
 8009f5e:	d131      	bne.n	8009fc4 <__gethex+0x38c>
 8009f60:	b127      	cbz	r7, 8009f6c <__gethex+0x334>
 8009f62:	4639      	mov	r1, r7
 8009f64:	4620      	mov	r0, r4
 8009f66:	f000 fe35 	bl	800abd4 <__any_on>
 8009f6a:	4682      	mov	sl, r0
 8009f6c:	117b      	asrs	r3, r7, #5
 8009f6e:	2101      	movs	r1, #1
 8009f70:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009f74:	f007 071f 	and.w	r7, r7, #31
 8009f78:	fa01 f707 	lsl.w	r7, r1, r7
 8009f7c:	421f      	tst	r7, r3
 8009f7e:	4629      	mov	r1, r5
 8009f80:	4620      	mov	r0, r4
 8009f82:	bf18      	it	ne
 8009f84:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f88:	1b76      	subs	r6, r6, r5
 8009f8a:	f7ff fded 	bl	8009b68 <rshift>
 8009f8e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f92:	2702      	movs	r7, #2
 8009f94:	f1ba 0f00 	cmp.w	sl, #0
 8009f98:	d048      	beq.n	800a02c <__gethex+0x3f4>
 8009f9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f9e:	2b02      	cmp	r3, #2
 8009fa0:	d015      	beq.n	8009fce <__gethex+0x396>
 8009fa2:	2b03      	cmp	r3, #3
 8009fa4:	d017      	beq.n	8009fd6 <__gethex+0x39e>
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d109      	bne.n	8009fbe <__gethex+0x386>
 8009faa:	f01a 0f02 	tst.w	sl, #2
 8009fae:	d006      	beq.n	8009fbe <__gethex+0x386>
 8009fb0:	f8d9 0000 	ldr.w	r0, [r9]
 8009fb4:	ea4a 0a00 	orr.w	sl, sl, r0
 8009fb8:	f01a 0f01 	tst.w	sl, #1
 8009fbc:	d10e      	bne.n	8009fdc <__gethex+0x3a4>
 8009fbe:	f047 0710 	orr.w	r7, r7, #16
 8009fc2:	e033      	b.n	800a02c <__gethex+0x3f4>
 8009fc4:	f04f 0a01 	mov.w	sl, #1
 8009fc8:	e7d0      	b.n	8009f6c <__gethex+0x334>
 8009fca:	2701      	movs	r7, #1
 8009fcc:	e7e2      	b.n	8009f94 <__gethex+0x35c>
 8009fce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fd0:	f1c3 0301 	rsb	r3, r3, #1
 8009fd4:	9315      	str	r3, [sp, #84]	; 0x54
 8009fd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d0f0      	beq.n	8009fbe <__gethex+0x386>
 8009fdc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009fe0:	f104 0314 	add.w	r3, r4, #20
 8009fe4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009fe8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009fec:	f04f 0c00 	mov.w	ip, #0
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ff6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009ffa:	d01c      	beq.n	800a036 <__gethex+0x3fe>
 8009ffc:	3201      	adds	r2, #1
 8009ffe:	6002      	str	r2, [r0, #0]
 800a000:	2f02      	cmp	r7, #2
 800a002:	f104 0314 	add.w	r3, r4, #20
 800a006:	d13f      	bne.n	800a088 <__gethex+0x450>
 800a008:	f8d8 2000 	ldr.w	r2, [r8]
 800a00c:	3a01      	subs	r2, #1
 800a00e:	42b2      	cmp	r2, r6
 800a010:	d10a      	bne.n	800a028 <__gethex+0x3f0>
 800a012:	1171      	asrs	r1, r6, #5
 800a014:	2201      	movs	r2, #1
 800a016:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a01a:	f006 061f 	and.w	r6, r6, #31
 800a01e:	fa02 f606 	lsl.w	r6, r2, r6
 800a022:	421e      	tst	r6, r3
 800a024:	bf18      	it	ne
 800a026:	4617      	movne	r7, r2
 800a028:	f047 0720 	orr.w	r7, r7, #32
 800a02c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a02e:	601c      	str	r4, [r3, #0]
 800a030:	9b04      	ldr	r3, [sp, #16]
 800a032:	601d      	str	r5, [r3, #0]
 800a034:	e695      	b.n	8009d62 <__gethex+0x12a>
 800a036:	4299      	cmp	r1, r3
 800a038:	f843 cc04 	str.w	ip, [r3, #-4]
 800a03c:	d8d8      	bhi.n	8009ff0 <__gethex+0x3b8>
 800a03e:	68a3      	ldr	r3, [r4, #8]
 800a040:	459b      	cmp	fp, r3
 800a042:	db19      	blt.n	800a078 <__gethex+0x440>
 800a044:	6861      	ldr	r1, [r4, #4]
 800a046:	ee18 0a10 	vmov	r0, s16
 800a04a:	3101      	adds	r1, #1
 800a04c:	f000 f928 	bl	800a2a0 <_Balloc>
 800a050:	4681      	mov	r9, r0
 800a052:	b918      	cbnz	r0, 800a05c <__gethex+0x424>
 800a054:	4b1a      	ldr	r3, [pc, #104]	; (800a0c0 <__gethex+0x488>)
 800a056:	4602      	mov	r2, r0
 800a058:	2184      	movs	r1, #132	; 0x84
 800a05a:	e6a8      	b.n	8009dae <__gethex+0x176>
 800a05c:	6922      	ldr	r2, [r4, #16]
 800a05e:	3202      	adds	r2, #2
 800a060:	f104 010c 	add.w	r1, r4, #12
 800a064:	0092      	lsls	r2, r2, #2
 800a066:	300c      	adds	r0, #12
 800a068:	f000 f90c 	bl	800a284 <memcpy>
 800a06c:	4621      	mov	r1, r4
 800a06e:	ee18 0a10 	vmov	r0, s16
 800a072:	f000 f955 	bl	800a320 <_Bfree>
 800a076:	464c      	mov	r4, r9
 800a078:	6923      	ldr	r3, [r4, #16]
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a080:	6122      	str	r2, [r4, #16]
 800a082:	2201      	movs	r2, #1
 800a084:	615a      	str	r2, [r3, #20]
 800a086:	e7bb      	b.n	800a000 <__gethex+0x3c8>
 800a088:	6922      	ldr	r2, [r4, #16]
 800a08a:	455a      	cmp	r2, fp
 800a08c:	dd0b      	ble.n	800a0a6 <__gethex+0x46e>
 800a08e:	2101      	movs	r1, #1
 800a090:	4620      	mov	r0, r4
 800a092:	f7ff fd69 	bl	8009b68 <rshift>
 800a096:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a09a:	3501      	adds	r5, #1
 800a09c:	42ab      	cmp	r3, r5
 800a09e:	f6ff aed0 	blt.w	8009e42 <__gethex+0x20a>
 800a0a2:	2701      	movs	r7, #1
 800a0a4:	e7c0      	b.n	800a028 <__gethex+0x3f0>
 800a0a6:	f016 061f 	ands.w	r6, r6, #31
 800a0aa:	d0fa      	beq.n	800a0a2 <__gethex+0x46a>
 800a0ac:	449a      	add	sl, r3
 800a0ae:	f1c6 0620 	rsb	r6, r6, #32
 800a0b2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a0b6:	f000 f9e9 	bl	800a48c <__hi0bits>
 800a0ba:	42b0      	cmp	r0, r6
 800a0bc:	dbe7      	blt.n	800a08e <__gethex+0x456>
 800a0be:	e7f0      	b.n	800a0a2 <__gethex+0x46a>
 800a0c0:	0800be74 	.word	0x0800be74

0800a0c4 <L_shift>:
 800a0c4:	f1c2 0208 	rsb	r2, r2, #8
 800a0c8:	0092      	lsls	r2, r2, #2
 800a0ca:	b570      	push	{r4, r5, r6, lr}
 800a0cc:	f1c2 0620 	rsb	r6, r2, #32
 800a0d0:	6843      	ldr	r3, [r0, #4]
 800a0d2:	6804      	ldr	r4, [r0, #0]
 800a0d4:	fa03 f506 	lsl.w	r5, r3, r6
 800a0d8:	432c      	orrs	r4, r5
 800a0da:	40d3      	lsrs	r3, r2
 800a0dc:	6004      	str	r4, [r0, #0]
 800a0de:	f840 3f04 	str.w	r3, [r0, #4]!
 800a0e2:	4288      	cmp	r0, r1
 800a0e4:	d3f4      	bcc.n	800a0d0 <L_shift+0xc>
 800a0e6:	bd70      	pop	{r4, r5, r6, pc}

0800a0e8 <__match>:
 800a0e8:	b530      	push	{r4, r5, lr}
 800a0ea:	6803      	ldr	r3, [r0, #0]
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0f2:	b914      	cbnz	r4, 800a0fa <__match+0x12>
 800a0f4:	6003      	str	r3, [r0, #0]
 800a0f6:	2001      	movs	r0, #1
 800a0f8:	bd30      	pop	{r4, r5, pc}
 800a0fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a102:	2d19      	cmp	r5, #25
 800a104:	bf98      	it	ls
 800a106:	3220      	addls	r2, #32
 800a108:	42a2      	cmp	r2, r4
 800a10a:	d0f0      	beq.n	800a0ee <__match+0x6>
 800a10c:	2000      	movs	r0, #0
 800a10e:	e7f3      	b.n	800a0f8 <__match+0x10>

0800a110 <__hexnan>:
 800a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	680b      	ldr	r3, [r1, #0]
 800a116:	6801      	ldr	r1, [r0, #0]
 800a118:	115e      	asrs	r6, r3, #5
 800a11a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a11e:	f013 031f 	ands.w	r3, r3, #31
 800a122:	b087      	sub	sp, #28
 800a124:	bf18      	it	ne
 800a126:	3604      	addne	r6, #4
 800a128:	2500      	movs	r5, #0
 800a12a:	1f37      	subs	r7, r6, #4
 800a12c:	4682      	mov	sl, r0
 800a12e:	4690      	mov	r8, r2
 800a130:	9301      	str	r3, [sp, #4]
 800a132:	f846 5c04 	str.w	r5, [r6, #-4]
 800a136:	46b9      	mov	r9, r7
 800a138:	463c      	mov	r4, r7
 800a13a:	9502      	str	r5, [sp, #8]
 800a13c:	46ab      	mov	fp, r5
 800a13e:	784a      	ldrb	r2, [r1, #1]
 800a140:	1c4b      	adds	r3, r1, #1
 800a142:	9303      	str	r3, [sp, #12]
 800a144:	b342      	cbz	r2, 800a198 <__hexnan+0x88>
 800a146:	4610      	mov	r0, r2
 800a148:	9105      	str	r1, [sp, #20]
 800a14a:	9204      	str	r2, [sp, #16]
 800a14c:	f7ff fd5e 	bl	8009c0c <__hexdig_fun>
 800a150:	2800      	cmp	r0, #0
 800a152:	d14f      	bne.n	800a1f4 <__hexnan+0xe4>
 800a154:	9a04      	ldr	r2, [sp, #16]
 800a156:	9905      	ldr	r1, [sp, #20]
 800a158:	2a20      	cmp	r2, #32
 800a15a:	d818      	bhi.n	800a18e <__hexnan+0x7e>
 800a15c:	9b02      	ldr	r3, [sp, #8]
 800a15e:	459b      	cmp	fp, r3
 800a160:	dd13      	ble.n	800a18a <__hexnan+0x7a>
 800a162:	454c      	cmp	r4, r9
 800a164:	d206      	bcs.n	800a174 <__hexnan+0x64>
 800a166:	2d07      	cmp	r5, #7
 800a168:	dc04      	bgt.n	800a174 <__hexnan+0x64>
 800a16a:	462a      	mov	r2, r5
 800a16c:	4649      	mov	r1, r9
 800a16e:	4620      	mov	r0, r4
 800a170:	f7ff ffa8 	bl	800a0c4 <L_shift>
 800a174:	4544      	cmp	r4, r8
 800a176:	d950      	bls.n	800a21a <__hexnan+0x10a>
 800a178:	2300      	movs	r3, #0
 800a17a:	f1a4 0904 	sub.w	r9, r4, #4
 800a17e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a182:	f8cd b008 	str.w	fp, [sp, #8]
 800a186:	464c      	mov	r4, r9
 800a188:	461d      	mov	r5, r3
 800a18a:	9903      	ldr	r1, [sp, #12]
 800a18c:	e7d7      	b.n	800a13e <__hexnan+0x2e>
 800a18e:	2a29      	cmp	r2, #41	; 0x29
 800a190:	d156      	bne.n	800a240 <__hexnan+0x130>
 800a192:	3102      	adds	r1, #2
 800a194:	f8ca 1000 	str.w	r1, [sl]
 800a198:	f1bb 0f00 	cmp.w	fp, #0
 800a19c:	d050      	beq.n	800a240 <__hexnan+0x130>
 800a19e:	454c      	cmp	r4, r9
 800a1a0:	d206      	bcs.n	800a1b0 <__hexnan+0xa0>
 800a1a2:	2d07      	cmp	r5, #7
 800a1a4:	dc04      	bgt.n	800a1b0 <__hexnan+0xa0>
 800a1a6:	462a      	mov	r2, r5
 800a1a8:	4649      	mov	r1, r9
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f7ff ff8a 	bl	800a0c4 <L_shift>
 800a1b0:	4544      	cmp	r4, r8
 800a1b2:	d934      	bls.n	800a21e <__hexnan+0x10e>
 800a1b4:	f1a8 0204 	sub.w	r2, r8, #4
 800a1b8:	4623      	mov	r3, r4
 800a1ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800a1be:	f842 1f04 	str.w	r1, [r2, #4]!
 800a1c2:	429f      	cmp	r7, r3
 800a1c4:	d2f9      	bcs.n	800a1ba <__hexnan+0xaa>
 800a1c6:	1b3b      	subs	r3, r7, r4
 800a1c8:	f023 0303 	bic.w	r3, r3, #3
 800a1cc:	3304      	adds	r3, #4
 800a1ce:	3401      	adds	r4, #1
 800a1d0:	3e03      	subs	r6, #3
 800a1d2:	42b4      	cmp	r4, r6
 800a1d4:	bf88      	it	hi
 800a1d6:	2304      	movhi	r3, #4
 800a1d8:	4443      	add	r3, r8
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f843 2b04 	str.w	r2, [r3], #4
 800a1e0:	429f      	cmp	r7, r3
 800a1e2:	d2fb      	bcs.n	800a1dc <__hexnan+0xcc>
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	b91b      	cbnz	r3, 800a1f0 <__hexnan+0xe0>
 800a1e8:	4547      	cmp	r7, r8
 800a1ea:	d127      	bne.n	800a23c <__hexnan+0x12c>
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	603b      	str	r3, [r7, #0]
 800a1f0:	2005      	movs	r0, #5
 800a1f2:	e026      	b.n	800a242 <__hexnan+0x132>
 800a1f4:	3501      	adds	r5, #1
 800a1f6:	2d08      	cmp	r5, #8
 800a1f8:	f10b 0b01 	add.w	fp, fp, #1
 800a1fc:	dd06      	ble.n	800a20c <__hexnan+0xfc>
 800a1fe:	4544      	cmp	r4, r8
 800a200:	d9c3      	bls.n	800a18a <__hexnan+0x7a>
 800a202:	2300      	movs	r3, #0
 800a204:	f844 3c04 	str.w	r3, [r4, #-4]
 800a208:	2501      	movs	r5, #1
 800a20a:	3c04      	subs	r4, #4
 800a20c:	6822      	ldr	r2, [r4, #0]
 800a20e:	f000 000f 	and.w	r0, r0, #15
 800a212:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a216:	6022      	str	r2, [r4, #0]
 800a218:	e7b7      	b.n	800a18a <__hexnan+0x7a>
 800a21a:	2508      	movs	r5, #8
 800a21c:	e7b5      	b.n	800a18a <__hexnan+0x7a>
 800a21e:	9b01      	ldr	r3, [sp, #4]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d0df      	beq.n	800a1e4 <__hexnan+0xd4>
 800a224:	f04f 32ff 	mov.w	r2, #4294967295
 800a228:	f1c3 0320 	rsb	r3, r3, #32
 800a22c:	fa22 f303 	lsr.w	r3, r2, r3
 800a230:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a234:	401a      	ands	r2, r3
 800a236:	f846 2c04 	str.w	r2, [r6, #-4]
 800a23a:	e7d3      	b.n	800a1e4 <__hexnan+0xd4>
 800a23c:	3f04      	subs	r7, #4
 800a23e:	e7d1      	b.n	800a1e4 <__hexnan+0xd4>
 800a240:	2004      	movs	r0, #4
 800a242:	b007      	add	sp, #28
 800a244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a248 <_localeconv_r>:
 800a248:	4800      	ldr	r0, [pc, #0]	; (800a24c <_localeconv_r+0x4>)
 800a24a:	4770      	bx	lr
 800a24c:	20000598 	.word	0x20000598

0800a250 <malloc>:
 800a250:	4b02      	ldr	r3, [pc, #8]	; (800a25c <malloc+0xc>)
 800a252:	4601      	mov	r1, r0
 800a254:	6818      	ldr	r0, [r3, #0]
 800a256:	f000 bd3d 	b.w	800acd4 <_malloc_r>
 800a25a:	bf00      	nop
 800a25c:	20000440 	.word	0x20000440

0800a260 <__ascii_mbtowc>:
 800a260:	b082      	sub	sp, #8
 800a262:	b901      	cbnz	r1, 800a266 <__ascii_mbtowc+0x6>
 800a264:	a901      	add	r1, sp, #4
 800a266:	b142      	cbz	r2, 800a27a <__ascii_mbtowc+0x1a>
 800a268:	b14b      	cbz	r3, 800a27e <__ascii_mbtowc+0x1e>
 800a26a:	7813      	ldrb	r3, [r2, #0]
 800a26c:	600b      	str	r3, [r1, #0]
 800a26e:	7812      	ldrb	r2, [r2, #0]
 800a270:	1e10      	subs	r0, r2, #0
 800a272:	bf18      	it	ne
 800a274:	2001      	movne	r0, #1
 800a276:	b002      	add	sp, #8
 800a278:	4770      	bx	lr
 800a27a:	4610      	mov	r0, r2
 800a27c:	e7fb      	b.n	800a276 <__ascii_mbtowc+0x16>
 800a27e:	f06f 0001 	mvn.w	r0, #1
 800a282:	e7f8      	b.n	800a276 <__ascii_mbtowc+0x16>

0800a284 <memcpy>:
 800a284:	440a      	add	r2, r1
 800a286:	4291      	cmp	r1, r2
 800a288:	f100 33ff 	add.w	r3, r0, #4294967295
 800a28c:	d100      	bne.n	800a290 <memcpy+0xc>
 800a28e:	4770      	bx	lr
 800a290:	b510      	push	{r4, lr}
 800a292:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a296:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a29a:	4291      	cmp	r1, r2
 800a29c:	d1f9      	bne.n	800a292 <memcpy+0xe>
 800a29e:	bd10      	pop	{r4, pc}

0800a2a0 <_Balloc>:
 800a2a0:	b570      	push	{r4, r5, r6, lr}
 800a2a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2a4:	4604      	mov	r4, r0
 800a2a6:	460d      	mov	r5, r1
 800a2a8:	b976      	cbnz	r6, 800a2c8 <_Balloc+0x28>
 800a2aa:	2010      	movs	r0, #16
 800a2ac:	f7ff ffd0 	bl	800a250 <malloc>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	6260      	str	r0, [r4, #36]	; 0x24
 800a2b4:	b920      	cbnz	r0, 800a2c0 <_Balloc+0x20>
 800a2b6:	4b18      	ldr	r3, [pc, #96]	; (800a318 <_Balloc+0x78>)
 800a2b8:	4818      	ldr	r0, [pc, #96]	; (800a31c <_Balloc+0x7c>)
 800a2ba:	2166      	movs	r1, #102	; 0x66
 800a2bc:	f000 fef8 	bl	800b0b0 <__assert_func>
 800a2c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2c4:	6006      	str	r6, [r0, #0]
 800a2c6:	60c6      	str	r6, [r0, #12]
 800a2c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2ca:	68f3      	ldr	r3, [r6, #12]
 800a2cc:	b183      	cbz	r3, 800a2f0 <_Balloc+0x50>
 800a2ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2d6:	b9b8      	cbnz	r0, 800a308 <_Balloc+0x68>
 800a2d8:	2101      	movs	r1, #1
 800a2da:	fa01 f605 	lsl.w	r6, r1, r5
 800a2de:	1d72      	adds	r2, r6, #5
 800a2e0:	0092      	lsls	r2, r2, #2
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	f000 fc97 	bl	800ac16 <_calloc_r>
 800a2e8:	b160      	cbz	r0, 800a304 <_Balloc+0x64>
 800a2ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2ee:	e00e      	b.n	800a30e <_Balloc+0x6e>
 800a2f0:	2221      	movs	r2, #33	; 0x21
 800a2f2:	2104      	movs	r1, #4
 800a2f4:	4620      	mov	r0, r4
 800a2f6:	f000 fc8e 	bl	800ac16 <_calloc_r>
 800a2fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2fc:	60f0      	str	r0, [r6, #12]
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d1e4      	bne.n	800a2ce <_Balloc+0x2e>
 800a304:	2000      	movs	r0, #0
 800a306:	bd70      	pop	{r4, r5, r6, pc}
 800a308:	6802      	ldr	r2, [r0, #0]
 800a30a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a30e:	2300      	movs	r3, #0
 800a310:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a314:	e7f7      	b.n	800a306 <_Balloc+0x66>
 800a316:	bf00      	nop
 800a318:	0800bdfe 	.word	0x0800bdfe
 800a31c:	0800bf04 	.word	0x0800bf04

0800a320 <_Bfree>:
 800a320:	b570      	push	{r4, r5, r6, lr}
 800a322:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a324:	4605      	mov	r5, r0
 800a326:	460c      	mov	r4, r1
 800a328:	b976      	cbnz	r6, 800a348 <_Bfree+0x28>
 800a32a:	2010      	movs	r0, #16
 800a32c:	f7ff ff90 	bl	800a250 <malloc>
 800a330:	4602      	mov	r2, r0
 800a332:	6268      	str	r0, [r5, #36]	; 0x24
 800a334:	b920      	cbnz	r0, 800a340 <_Bfree+0x20>
 800a336:	4b09      	ldr	r3, [pc, #36]	; (800a35c <_Bfree+0x3c>)
 800a338:	4809      	ldr	r0, [pc, #36]	; (800a360 <_Bfree+0x40>)
 800a33a:	218a      	movs	r1, #138	; 0x8a
 800a33c:	f000 feb8 	bl	800b0b0 <__assert_func>
 800a340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a344:	6006      	str	r6, [r0, #0]
 800a346:	60c6      	str	r6, [r0, #12]
 800a348:	b13c      	cbz	r4, 800a35a <_Bfree+0x3a>
 800a34a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a34c:	6862      	ldr	r2, [r4, #4]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a354:	6021      	str	r1, [r4, #0]
 800a356:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a35a:	bd70      	pop	{r4, r5, r6, pc}
 800a35c:	0800bdfe 	.word	0x0800bdfe
 800a360:	0800bf04 	.word	0x0800bf04

0800a364 <__multadd>:
 800a364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a368:	690e      	ldr	r6, [r1, #16]
 800a36a:	4607      	mov	r7, r0
 800a36c:	4698      	mov	r8, r3
 800a36e:	460c      	mov	r4, r1
 800a370:	f101 0014 	add.w	r0, r1, #20
 800a374:	2300      	movs	r3, #0
 800a376:	6805      	ldr	r5, [r0, #0]
 800a378:	b2a9      	uxth	r1, r5
 800a37a:	fb02 8101 	mla	r1, r2, r1, r8
 800a37e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a382:	0c2d      	lsrs	r5, r5, #16
 800a384:	fb02 c505 	mla	r5, r2, r5, ip
 800a388:	b289      	uxth	r1, r1
 800a38a:	3301      	adds	r3, #1
 800a38c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a390:	429e      	cmp	r6, r3
 800a392:	f840 1b04 	str.w	r1, [r0], #4
 800a396:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a39a:	dcec      	bgt.n	800a376 <__multadd+0x12>
 800a39c:	f1b8 0f00 	cmp.w	r8, #0
 800a3a0:	d022      	beq.n	800a3e8 <__multadd+0x84>
 800a3a2:	68a3      	ldr	r3, [r4, #8]
 800a3a4:	42b3      	cmp	r3, r6
 800a3a6:	dc19      	bgt.n	800a3dc <__multadd+0x78>
 800a3a8:	6861      	ldr	r1, [r4, #4]
 800a3aa:	4638      	mov	r0, r7
 800a3ac:	3101      	adds	r1, #1
 800a3ae:	f7ff ff77 	bl	800a2a0 <_Balloc>
 800a3b2:	4605      	mov	r5, r0
 800a3b4:	b928      	cbnz	r0, 800a3c2 <__multadd+0x5e>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	4b0d      	ldr	r3, [pc, #52]	; (800a3f0 <__multadd+0x8c>)
 800a3ba:	480e      	ldr	r0, [pc, #56]	; (800a3f4 <__multadd+0x90>)
 800a3bc:	21b5      	movs	r1, #181	; 0xb5
 800a3be:	f000 fe77 	bl	800b0b0 <__assert_func>
 800a3c2:	6922      	ldr	r2, [r4, #16]
 800a3c4:	3202      	adds	r2, #2
 800a3c6:	f104 010c 	add.w	r1, r4, #12
 800a3ca:	0092      	lsls	r2, r2, #2
 800a3cc:	300c      	adds	r0, #12
 800a3ce:	f7ff ff59 	bl	800a284 <memcpy>
 800a3d2:	4621      	mov	r1, r4
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	f7ff ffa3 	bl	800a320 <_Bfree>
 800a3da:	462c      	mov	r4, r5
 800a3dc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a3e0:	3601      	adds	r6, #1
 800a3e2:	f8c3 8014 	str.w	r8, [r3, #20]
 800a3e6:	6126      	str	r6, [r4, #16]
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3ee:	bf00      	nop
 800a3f0:	0800be74 	.word	0x0800be74
 800a3f4:	0800bf04 	.word	0x0800bf04

0800a3f8 <__s2b>:
 800a3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3fc:	460c      	mov	r4, r1
 800a3fe:	4615      	mov	r5, r2
 800a400:	461f      	mov	r7, r3
 800a402:	2209      	movs	r2, #9
 800a404:	3308      	adds	r3, #8
 800a406:	4606      	mov	r6, r0
 800a408:	fb93 f3f2 	sdiv	r3, r3, r2
 800a40c:	2100      	movs	r1, #0
 800a40e:	2201      	movs	r2, #1
 800a410:	429a      	cmp	r2, r3
 800a412:	db09      	blt.n	800a428 <__s2b+0x30>
 800a414:	4630      	mov	r0, r6
 800a416:	f7ff ff43 	bl	800a2a0 <_Balloc>
 800a41a:	b940      	cbnz	r0, 800a42e <__s2b+0x36>
 800a41c:	4602      	mov	r2, r0
 800a41e:	4b19      	ldr	r3, [pc, #100]	; (800a484 <__s2b+0x8c>)
 800a420:	4819      	ldr	r0, [pc, #100]	; (800a488 <__s2b+0x90>)
 800a422:	21ce      	movs	r1, #206	; 0xce
 800a424:	f000 fe44 	bl	800b0b0 <__assert_func>
 800a428:	0052      	lsls	r2, r2, #1
 800a42a:	3101      	adds	r1, #1
 800a42c:	e7f0      	b.n	800a410 <__s2b+0x18>
 800a42e:	9b08      	ldr	r3, [sp, #32]
 800a430:	6143      	str	r3, [r0, #20]
 800a432:	2d09      	cmp	r5, #9
 800a434:	f04f 0301 	mov.w	r3, #1
 800a438:	6103      	str	r3, [r0, #16]
 800a43a:	dd16      	ble.n	800a46a <__s2b+0x72>
 800a43c:	f104 0909 	add.w	r9, r4, #9
 800a440:	46c8      	mov	r8, r9
 800a442:	442c      	add	r4, r5
 800a444:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a448:	4601      	mov	r1, r0
 800a44a:	3b30      	subs	r3, #48	; 0x30
 800a44c:	220a      	movs	r2, #10
 800a44e:	4630      	mov	r0, r6
 800a450:	f7ff ff88 	bl	800a364 <__multadd>
 800a454:	45a0      	cmp	r8, r4
 800a456:	d1f5      	bne.n	800a444 <__s2b+0x4c>
 800a458:	f1a5 0408 	sub.w	r4, r5, #8
 800a45c:	444c      	add	r4, r9
 800a45e:	1b2d      	subs	r5, r5, r4
 800a460:	1963      	adds	r3, r4, r5
 800a462:	42bb      	cmp	r3, r7
 800a464:	db04      	blt.n	800a470 <__s2b+0x78>
 800a466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a46a:	340a      	adds	r4, #10
 800a46c:	2509      	movs	r5, #9
 800a46e:	e7f6      	b.n	800a45e <__s2b+0x66>
 800a470:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a474:	4601      	mov	r1, r0
 800a476:	3b30      	subs	r3, #48	; 0x30
 800a478:	220a      	movs	r2, #10
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7ff ff72 	bl	800a364 <__multadd>
 800a480:	e7ee      	b.n	800a460 <__s2b+0x68>
 800a482:	bf00      	nop
 800a484:	0800be74 	.word	0x0800be74
 800a488:	0800bf04 	.word	0x0800bf04

0800a48c <__hi0bits>:
 800a48c:	0c03      	lsrs	r3, r0, #16
 800a48e:	041b      	lsls	r3, r3, #16
 800a490:	b9d3      	cbnz	r3, 800a4c8 <__hi0bits+0x3c>
 800a492:	0400      	lsls	r0, r0, #16
 800a494:	2310      	movs	r3, #16
 800a496:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a49a:	bf04      	itt	eq
 800a49c:	0200      	lsleq	r0, r0, #8
 800a49e:	3308      	addeq	r3, #8
 800a4a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a4a4:	bf04      	itt	eq
 800a4a6:	0100      	lsleq	r0, r0, #4
 800a4a8:	3304      	addeq	r3, #4
 800a4aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a4ae:	bf04      	itt	eq
 800a4b0:	0080      	lsleq	r0, r0, #2
 800a4b2:	3302      	addeq	r3, #2
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	db05      	blt.n	800a4c4 <__hi0bits+0x38>
 800a4b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a4bc:	f103 0301 	add.w	r3, r3, #1
 800a4c0:	bf08      	it	eq
 800a4c2:	2320      	moveq	r3, #32
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	4770      	bx	lr
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	e7e4      	b.n	800a496 <__hi0bits+0xa>

0800a4cc <__lo0bits>:
 800a4cc:	6803      	ldr	r3, [r0, #0]
 800a4ce:	f013 0207 	ands.w	r2, r3, #7
 800a4d2:	4601      	mov	r1, r0
 800a4d4:	d00b      	beq.n	800a4ee <__lo0bits+0x22>
 800a4d6:	07da      	lsls	r2, r3, #31
 800a4d8:	d424      	bmi.n	800a524 <__lo0bits+0x58>
 800a4da:	0798      	lsls	r0, r3, #30
 800a4dc:	bf49      	itett	mi
 800a4de:	085b      	lsrmi	r3, r3, #1
 800a4e0:	089b      	lsrpl	r3, r3, #2
 800a4e2:	2001      	movmi	r0, #1
 800a4e4:	600b      	strmi	r3, [r1, #0]
 800a4e6:	bf5c      	itt	pl
 800a4e8:	600b      	strpl	r3, [r1, #0]
 800a4ea:	2002      	movpl	r0, #2
 800a4ec:	4770      	bx	lr
 800a4ee:	b298      	uxth	r0, r3
 800a4f0:	b9b0      	cbnz	r0, 800a520 <__lo0bits+0x54>
 800a4f2:	0c1b      	lsrs	r3, r3, #16
 800a4f4:	2010      	movs	r0, #16
 800a4f6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a4fa:	bf04      	itt	eq
 800a4fc:	0a1b      	lsreq	r3, r3, #8
 800a4fe:	3008      	addeq	r0, #8
 800a500:	071a      	lsls	r2, r3, #28
 800a502:	bf04      	itt	eq
 800a504:	091b      	lsreq	r3, r3, #4
 800a506:	3004      	addeq	r0, #4
 800a508:	079a      	lsls	r2, r3, #30
 800a50a:	bf04      	itt	eq
 800a50c:	089b      	lsreq	r3, r3, #2
 800a50e:	3002      	addeq	r0, #2
 800a510:	07da      	lsls	r2, r3, #31
 800a512:	d403      	bmi.n	800a51c <__lo0bits+0x50>
 800a514:	085b      	lsrs	r3, r3, #1
 800a516:	f100 0001 	add.w	r0, r0, #1
 800a51a:	d005      	beq.n	800a528 <__lo0bits+0x5c>
 800a51c:	600b      	str	r3, [r1, #0]
 800a51e:	4770      	bx	lr
 800a520:	4610      	mov	r0, r2
 800a522:	e7e8      	b.n	800a4f6 <__lo0bits+0x2a>
 800a524:	2000      	movs	r0, #0
 800a526:	4770      	bx	lr
 800a528:	2020      	movs	r0, #32
 800a52a:	4770      	bx	lr

0800a52c <__i2b>:
 800a52c:	b510      	push	{r4, lr}
 800a52e:	460c      	mov	r4, r1
 800a530:	2101      	movs	r1, #1
 800a532:	f7ff feb5 	bl	800a2a0 <_Balloc>
 800a536:	4602      	mov	r2, r0
 800a538:	b928      	cbnz	r0, 800a546 <__i2b+0x1a>
 800a53a:	4b05      	ldr	r3, [pc, #20]	; (800a550 <__i2b+0x24>)
 800a53c:	4805      	ldr	r0, [pc, #20]	; (800a554 <__i2b+0x28>)
 800a53e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a542:	f000 fdb5 	bl	800b0b0 <__assert_func>
 800a546:	2301      	movs	r3, #1
 800a548:	6144      	str	r4, [r0, #20]
 800a54a:	6103      	str	r3, [r0, #16]
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	bf00      	nop
 800a550:	0800be74 	.word	0x0800be74
 800a554:	0800bf04 	.word	0x0800bf04

0800a558 <__multiply>:
 800a558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	4614      	mov	r4, r2
 800a55e:	690a      	ldr	r2, [r1, #16]
 800a560:	6923      	ldr	r3, [r4, #16]
 800a562:	429a      	cmp	r2, r3
 800a564:	bfb8      	it	lt
 800a566:	460b      	movlt	r3, r1
 800a568:	460d      	mov	r5, r1
 800a56a:	bfbc      	itt	lt
 800a56c:	4625      	movlt	r5, r4
 800a56e:	461c      	movlt	r4, r3
 800a570:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a574:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a578:	68ab      	ldr	r3, [r5, #8]
 800a57a:	6869      	ldr	r1, [r5, #4]
 800a57c:	eb0a 0709 	add.w	r7, sl, r9
 800a580:	42bb      	cmp	r3, r7
 800a582:	b085      	sub	sp, #20
 800a584:	bfb8      	it	lt
 800a586:	3101      	addlt	r1, #1
 800a588:	f7ff fe8a 	bl	800a2a0 <_Balloc>
 800a58c:	b930      	cbnz	r0, 800a59c <__multiply+0x44>
 800a58e:	4602      	mov	r2, r0
 800a590:	4b42      	ldr	r3, [pc, #264]	; (800a69c <__multiply+0x144>)
 800a592:	4843      	ldr	r0, [pc, #268]	; (800a6a0 <__multiply+0x148>)
 800a594:	f240 115d 	movw	r1, #349	; 0x15d
 800a598:	f000 fd8a 	bl	800b0b0 <__assert_func>
 800a59c:	f100 0614 	add.w	r6, r0, #20
 800a5a0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a5a4:	4633      	mov	r3, r6
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	4543      	cmp	r3, r8
 800a5aa:	d31e      	bcc.n	800a5ea <__multiply+0x92>
 800a5ac:	f105 0c14 	add.w	ip, r5, #20
 800a5b0:	f104 0314 	add.w	r3, r4, #20
 800a5b4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a5b8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a5bc:	9202      	str	r2, [sp, #8]
 800a5be:	ebac 0205 	sub.w	r2, ip, r5
 800a5c2:	3a15      	subs	r2, #21
 800a5c4:	f022 0203 	bic.w	r2, r2, #3
 800a5c8:	3204      	adds	r2, #4
 800a5ca:	f105 0115 	add.w	r1, r5, #21
 800a5ce:	458c      	cmp	ip, r1
 800a5d0:	bf38      	it	cc
 800a5d2:	2204      	movcc	r2, #4
 800a5d4:	9201      	str	r2, [sp, #4]
 800a5d6:	9a02      	ldr	r2, [sp, #8]
 800a5d8:	9303      	str	r3, [sp, #12]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d808      	bhi.n	800a5f0 <__multiply+0x98>
 800a5de:	2f00      	cmp	r7, #0
 800a5e0:	dc55      	bgt.n	800a68e <__multiply+0x136>
 800a5e2:	6107      	str	r7, [r0, #16]
 800a5e4:	b005      	add	sp, #20
 800a5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ea:	f843 2b04 	str.w	r2, [r3], #4
 800a5ee:	e7db      	b.n	800a5a8 <__multiply+0x50>
 800a5f0:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5f4:	f1ba 0f00 	cmp.w	sl, #0
 800a5f8:	d020      	beq.n	800a63c <__multiply+0xe4>
 800a5fa:	f105 0e14 	add.w	lr, r5, #20
 800a5fe:	46b1      	mov	r9, r6
 800a600:	2200      	movs	r2, #0
 800a602:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a606:	f8d9 b000 	ldr.w	fp, [r9]
 800a60a:	b2a1      	uxth	r1, r4
 800a60c:	fa1f fb8b 	uxth.w	fp, fp
 800a610:	fb0a b101 	mla	r1, sl, r1, fp
 800a614:	4411      	add	r1, r2
 800a616:	f8d9 2000 	ldr.w	r2, [r9]
 800a61a:	0c24      	lsrs	r4, r4, #16
 800a61c:	0c12      	lsrs	r2, r2, #16
 800a61e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a622:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a626:	b289      	uxth	r1, r1
 800a628:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a62c:	45f4      	cmp	ip, lr
 800a62e:	f849 1b04 	str.w	r1, [r9], #4
 800a632:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a636:	d8e4      	bhi.n	800a602 <__multiply+0xaa>
 800a638:	9901      	ldr	r1, [sp, #4]
 800a63a:	5072      	str	r2, [r6, r1]
 800a63c:	9a03      	ldr	r2, [sp, #12]
 800a63e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a642:	3304      	adds	r3, #4
 800a644:	f1b9 0f00 	cmp.w	r9, #0
 800a648:	d01f      	beq.n	800a68a <__multiply+0x132>
 800a64a:	6834      	ldr	r4, [r6, #0]
 800a64c:	f105 0114 	add.w	r1, r5, #20
 800a650:	46b6      	mov	lr, r6
 800a652:	f04f 0a00 	mov.w	sl, #0
 800a656:	880a      	ldrh	r2, [r1, #0]
 800a658:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a65c:	fb09 b202 	mla	r2, r9, r2, fp
 800a660:	4492      	add	sl, r2
 800a662:	b2a4      	uxth	r4, r4
 800a664:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a668:	f84e 4b04 	str.w	r4, [lr], #4
 800a66c:	f851 4b04 	ldr.w	r4, [r1], #4
 800a670:	f8be 2000 	ldrh.w	r2, [lr]
 800a674:	0c24      	lsrs	r4, r4, #16
 800a676:	fb09 2404 	mla	r4, r9, r4, r2
 800a67a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a67e:	458c      	cmp	ip, r1
 800a680:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a684:	d8e7      	bhi.n	800a656 <__multiply+0xfe>
 800a686:	9a01      	ldr	r2, [sp, #4]
 800a688:	50b4      	str	r4, [r6, r2]
 800a68a:	3604      	adds	r6, #4
 800a68c:	e7a3      	b.n	800a5d6 <__multiply+0x7e>
 800a68e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a692:	2b00      	cmp	r3, #0
 800a694:	d1a5      	bne.n	800a5e2 <__multiply+0x8a>
 800a696:	3f01      	subs	r7, #1
 800a698:	e7a1      	b.n	800a5de <__multiply+0x86>
 800a69a:	bf00      	nop
 800a69c:	0800be74 	.word	0x0800be74
 800a6a0:	0800bf04 	.word	0x0800bf04

0800a6a4 <__pow5mult>:
 800a6a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6a8:	4615      	mov	r5, r2
 800a6aa:	f012 0203 	ands.w	r2, r2, #3
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	460f      	mov	r7, r1
 800a6b2:	d007      	beq.n	800a6c4 <__pow5mult+0x20>
 800a6b4:	4c25      	ldr	r4, [pc, #148]	; (800a74c <__pow5mult+0xa8>)
 800a6b6:	3a01      	subs	r2, #1
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6be:	f7ff fe51 	bl	800a364 <__multadd>
 800a6c2:	4607      	mov	r7, r0
 800a6c4:	10ad      	asrs	r5, r5, #2
 800a6c6:	d03d      	beq.n	800a744 <__pow5mult+0xa0>
 800a6c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6ca:	b97c      	cbnz	r4, 800a6ec <__pow5mult+0x48>
 800a6cc:	2010      	movs	r0, #16
 800a6ce:	f7ff fdbf 	bl	800a250 <malloc>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	6270      	str	r0, [r6, #36]	; 0x24
 800a6d6:	b928      	cbnz	r0, 800a6e4 <__pow5mult+0x40>
 800a6d8:	4b1d      	ldr	r3, [pc, #116]	; (800a750 <__pow5mult+0xac>)
 800a6da:	481e      	ldr	r0, [pc, #120]	; (800a754 <__pow5mult+0xb0>)
 800a6dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6e0:	f000 fce6 	bl	800b0b0 <__assert_func>
 800a6e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6e8:	6004      	str	r4, [r0, #0]
 800a6ea:	60c4      	str	r4, [r0, #12]
 800a6ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6f4:	b94c      	cbnz	r4, 800a70a <__pow5mult+0x66>
 800a6f6:	f240 2171 	movw	r1, #625	; 0x271
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7ff ff16 	bl	800a52c <__i2b>
 800a700:	2300      	movs	r3, #0
 800a702:	f8c8 0008 	str.w	r0, [r8, #8]
 800a706:	4604      	mov	r4, r0
 800a708:	6003      	str	r3, [r0, #0]
 800a70a:	f04f 0900 	mov.w	r9, #0
 800a70e:	07eb      	lsls	r3, r5, #31
 800a710:	d50a      	bpl.n	800a728 <__pow5mult+0x84>
 800a712:	4639      	mov	r1, r7
 800a714:	4622      	mov	r2, r4
 800a716:	4630      	mov	r0, r6
 800a718:	f7ff ff1e 	bl	800a558 <__multiply>
 800a71c:	4639      	mov	r1, r7
 800a71e:	4680      	mov	r8, r0
 800a720:	4630      	mov	r0, r6
 800a722:	f7ff fdfd 	bl	800a320 <_Bfree>
 800a726:	4647      	mov	r7, r8
 800a728:	106d      	asrs	r5, r5, #1
 800a72a:	d00b      	beq.n	800a744 <__pow5mult+0xa0>
 800a72c:	6820      	ldr	r0, [r4, #0]
 800a72e:	b938      	cbnz	r0, 800a740 <__pow5mult+0x9c>
 800a730:	4622      	mov	r2, r4
 800a732:	4621      	mov	r1, r4
 800a734:	4630      	mov	r0, r6
 800a736:	f7ff ff0f 	bl	800a558 <__multiply>
 800a73a:	6020      	str	r0, [r4, #0]
 800a73c:	f8c0 9000 	str.w	r9, [r0]
 800a740:	4604      	mov	r4, r0
 800a742:	e7e4      	b.n	800a70e <__pow5mult+0x6a>
 800a744:	4638      	mov	r0, r7
 800a746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a74a:	bf00      	nop
 800a74c:	0800c058 	.word	0x0800c058
 800a750:	0800bdfe 	.word	0x0800bdfe
 800a754:	0800bf04 	.word	0x0800bf04

0800a758 <__lshift>:
 800a758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a75c:	460c      	mov	r4, r1
 800a75e:	6849      	ldr	r1, [r1, #4]
 800a760:	6923      	ldr	r3, [r4, #16]
 800a762:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a766:	68a3      	ldr	r3, [r4, #8]
 800a768:	4607      	mov	r7, r0
 800a76a:	4691      	mov	r9, r2
 800a76c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a770:	f108 0601 	add.w	r6, r8, #1
 800a774:	42b3      	cmp	r3, r6
 800a776:	db0b      	blt.n	800a790 <__lshift+0x38>
 800a778:	4638      	mov	r0, r7
 800a77a:	f7ff fd91 	bl	800a2a0 <_Balloc>
 800a77e:	4605      	mov	r5, r0
 800a780:	b948      	cbnz	r0, 800a796 <__lshift+0x3e>
 800a782:	4602      	mov	r2, r0
 800a784:	4b28      	ldr	r3, [pc, #160]	; (800a828 <__lshift+0xd0>)
 800a786:	4829      	ldr	r0, [pc, #164]	; (800a82c <__lshift+0xd4>)
 800a788:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a78c:	f000 fc90 	bl	800b0b0 <__assert_func>
 800a790:	3101      	adds	r1, #1
 800a792:	005b      	lsls	r3, r3, #1
 800a794:	e7ee      	b.n	800a774 <__lshift+0x1c>
 800a796:	2300      	movs	r3, #0
 800a798:	f100 0114 	add.w	r1, r0, #20
 800a79c:	f100 0210 	add.w	r2, r0, #16
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	4553      	cmp	r3, sl
 800a7a4:	db33      	blt.n	800a80e <__lshift+0xb6>
 800a7a6:	6920      	ldr	r0, [r4, #16]
 800a7a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7ac:	f104 0314 	add.w	r3, r4, #20
 800a7b0:	f019 091f 	ands.w	r9, r9, #31
 800a7b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a7bc:	d02b      	beq.n	800a816 <__lshift+0xbe>
 800a7be:	f1c9 0e20 	rsb	lr, r9, #32
 800a7c2:	468a      	mov	sl, r1
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	6818      	ldr	r0, [r3, #0]
 800a7c8:	fa00 f009 	lsl.w	r0, r0, r9
 800a7cc:	4302      	orrs	r2, r0
 800a7ce:	f84a 2b04 	str.w	r2, [sl], #4
 800a7d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7d6:	459c      	cmp	ip, r3
 800a7d8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7dc:	d8f3      	bhi.n	800a7c6 <__lshift+0x6e>
 800a7de:	ebac 0304 	sub.w	r3, ip, r4
 800a7e2:	3b15      	subs	r3, #21
 800a7e4:	f023 0303 	bic.w	r3, r3, #3
 800a7e8:	3304      	adds	r3, #4
 800a7ea:	f104 0015 	add.w	r0, r4, #21
 800a7ee:	4584      	cmp	ip, r0
 800a7f0:	bf38      	it	cc
 800a7f2:	2304      	movcc	r3, #4
 800a7f4:	50ca      	str	r2, [r1, r3]
 800a7f6:	b10a      	cbz	r2, 800a7fc <__lshift+0xa4>
 800a7f8:	f108 0602 	add.w	r6, r8, #2
 800a7fc:	3e01      	subs	r6, #1
 800a7fe:	4638      	mov	r0, r7
 800a800:	612e      	str	r6, [r5, #16]
 800a802:	4621      	mov	r1, r4
 800a804:	f7ff fd8c 	bl	800a320 <_Bfree>
 800a808:	4628      	mov	r0, r5
 800a80a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a80e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a812:	3301      	adds	r3, #1
 800a814:	e7c5      	b.n	800a7a2 <__lshift+0x4a>
 800a816:	3904      	subs	r1, #4
 800a818:	f853 2b04 	ldr.w	r2, [r3], #4
 800a81c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a820:	459c      	cmp	ip, r3
 800a822:	d8f9      	bhi.n	800a818 <__lshift+0xc0>
 800a824:	e7ea      	b.n	800a7fc <__lshift+0xa4>
 800a826:	bf00      	nop
 800a828:	0800be74 	.word	0x0800be74
 800a82c:	0800bf04 	.word	0x0800bf04

0800a830 <__mcmp>:
 800a830:	b530      	push	{r4, r5, lr}
 800a832:	6902      	ldr	r2, [r0, #16]
 800a834:	690c      	ldr	r4, [r1, #16]
 800a836:	1b12      	subs	r2, r2, r4
 800a838:	d10e      	bne.n	800a858 <__mcmp+0x28>
 800a83a:	f100 0314 	add.w	r3, r0, #20
 800a83e:	3114      	adds	r1, #20
 800a840:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a844:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a848:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a84c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a850:	42a5      	cmp	r5, r4
 800a852:	d003      	beq.n	800a85c <__mcmp+0x2c>
 800a854:	d305      	bcc.n	800a862 <__mcmp+0x32>
 800a856:	2201      	movs	r2, #1
 800a858:	4610      	mov	r0, r2
 800a85a:	bd30      	pop	{r4, r5, pc}
 800a85c:	4283      	cmp	r3, r0
 800a85e:	d3f3      	bcc.n	800a848 <__mcmp+0x18>
 800a860:	e7fa      	b.n	800a858 <__mcmp+0x28>
 800a862:	f04f 32ff 	mov.w	r2, #4294967295
 800a866:	e7f7      	b.n	800a858 <__mcmp+0x28>

0800a868 <__mdiff>:
 800a868:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86c:	460c      	mov	r4, r1
 800a86e:	4606      	mov	r6, r0
 800a870:	4611      	mov	r1, r2
 800a872:	4620      	mov	r0, r4
 800a874:	4617      	mov	r7, r2
 800a876:	f7ff ffdb 	bl	800a830 <__mcmp>
 800a87a:	1e05      	subs	r5, r0, #0
 800a87c:	d110      	bne.n	800a8a0 <__mdiff+0x38>
 800a87e:	4629      	mov	r1, r5
 800a880:	4630      	mov	r0, r6
 800a882:	f7ff fd0d 	bl	800a2a0 <_Balloc>
 800a886:	b930      	cbnz	r0, 800a896 <__mdiff+0x2e>
 800a888:	4b39      	ldr	r3, [pc, #228]	; (800a970 <__mdiff+0x108>)
 800a88a:	4602      	mov	r2, r0
 800a88c:	f240 2132 	movw	r1, #562	; 0x232
 800a890:	4838      	ldr	r0, [pc, #224]	; (800a974 <__mdiff+0x10c>)
 800a892:	f000 fc0d 	bl	800b0b0 <__assert_func>
 800a896:	2301      	movs	r3, #1
 800a898:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a89c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a0:	bfa4      	itt	ge
 800a8a2:	463b      	movge	r3, r7
 800a8a4:	4627      	movge	r7, r4
 800a8a6:	4630      	mov	r0, r6
 800a8a8:	6879      	ldr	r1, [r7, #4]
 800a8aa:	bfa6      	itte	ge
 800a8ac:	461c      	movge	r4, r3
 800a8ae:	2500      	movge	r5, #0
 800a8b0:	2501      	movlt	r5, #1
 800a8b2:	f7ff fcf5 	bl	800a2a0 <_Balloc>
 800a8b6:	b920      	cbnz	r0, 800a8c2 <__mdiff+0x5a>
 800a8b8:	4b2d      	ldr	r3, [pc, #180]	; (800a970 <__mdiff+0x108>)
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8c0:	e7e6      	b.n	800a890 <__mdiff+0x28>
 800a8c2:	693e      	ldr	r6, [r7, #16]
 800a8c4:	60c5      	str	r5, [r0, #12]
 800a8c6:	6925      	ldr	r5, [r4, #16]
 800a8c8:	f107 0114 	add.w	r1, r7, #20
 800a8cc:	f104 0914 	add.w	r9, r4, #20
 800a8d0:	f100 0e14 	add.w	lr, r0, #20
 800a8d4:	f107 0210 	add.w	r2, r7, #16
 800a8d8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a8dc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a8e0:	46f2      	mov	sl, lr
 800a8e2:	2700      	movs	r7, #0
 800a8e4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a8ec:	fa1f f883 	uxth.w	r8, r3
 800a8f0:	fa17 f78b 	uxtah	r7, r7, fp
 800a8f4:	0c1b      	lsrs	r3, r3, #16
 800a8f6:	eba7 0808 	sub.w	r8, r7, r8
 800a8fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a902:	fa1f f888 	uxth.w	r8, r8
 800a906:	141f      	asrs	r7, r3, #16
 800a908:	454d      	cmp	r5, r9
 800a90a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a90e:	f84a 3b04 	str.w	r3, [sl], #4
 800a912:	d8e7      	bhi.n	800a8e4 <__mdiff+0x7c>
 800a914:	1b2b      	subs	r3, r5, r4
 800a916:	3b15      	subs	r3, #21
 800a918:	f023 0303 	bic.w	r3, r3, #3
 800a91c:	3304      	adds	r3, #4
 800a91e:	3415      	adds	r4, #21
 800a920:	42a5      	cmp	r5, r4
 800a922:	bf38      	it	cc
 800a924:	2304      	movcc	r3, #4
 800a926:	4419      	add	r1, r3
 800a928:	4473      	add	r3, lr
 800a92a:	469e      	mov	lr, r3
 800a92c:	460d      	mov	r5, r1
 800a92e:	4565      	cmp	r5, ip
 800a930:	d30e      	bcc.n	800a950 <__mdiff+0xe8>
 800a932:	f10c 0203 	add.w	r2, ip, #3
 800a936:	1a52      	subs	r2, r2, r1
 800a938:	f022 0203 	bic.w	r2, r2, #3
 800a93c:	3903      	subs	r1, #3
 800a93e:	458c      	cmp	ip, r1
 800a940:	bf38      	it	cc
 800a942:	2200      	movcc	r2, #0
 800a944:	441a      	add	r2, r3
 800a946:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a94a:	b17b      	cbz	r3, 800a96c <__mdiff+0x104>
 800a94c:	6106      	str	r6, [r0, #16]
 800a94e:	e7a5      	b.n	800a89c <__mdiff+0x34>
 800a950:	f855 8b04 	ldr.w	r8, [r5], #4
 800a954:	fa17 f488 	uxtah	r4, r7, r8
 800a958:	1422      	asrs	r2, r4, #16
 800a95a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a95e:	b2a4      	uxth	r4, r4
 800a960:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a964:	f84e 4b04 	str.w	r4, [lr], #4
 800a968:	1417      	asrs	r7, r2, #16
 800a96a:	e7e0      	b.n	800a92e <__mdiff+0xc6>
 800a96c:	3e01      	subs	r6, #1
 800a96e:	e7ea      	b.n	800a946 <__mdiff+0xde>
 800a970:	0800be74 	.word	0x0800be74
 800a974:	0800bf04 	.word	0x0800bf04

0800a978 <__ulp>:
 800a978:	b082      	sub	sp, #8
 800a97a:	ed8d 0b00 	vstr	d0, [sp]
 800a97e:	9b01      	ldr	r3, [sp, #4]
 800a980:	4912      	ldr	r1, [pc, #72]	; (800a9cc <__ulp+0x54>)
 800a982:	4019      	ands	r1, r3
 800a984:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a988:	2900      	cmp	r1, #0
 800a98a:	dd05      	ble.n	800a998 <__ulp+0x20>
 800a98c:	2200      	movs	r2, #0
 800a98e:	460b      	mov	r3, r1
 800a990:	ec43 2b10 	vmov	d0, r2, r3
 800a994:	b002      	add	sp, #8
 800a996:	4770      	bx	lr
 800a998:	4249      	negs	r1, r1
 800a99a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a99e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a9a2:	f04f 0200 	mov.w	r2, #0
 800a9a6:	f04f 0300 	mov.w	r3, #0
 800a9aa:	da04      	bge.n	800a9b6 <__ulp+0x3e>
 800a9ac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a9b0:	fa41 f300 	asr.w	r3, r1, r0
 800a9b4:	e7ec      	b.n	800a990 <__ulp+0x18>
 800a9b6:	f1a0 0114 	sub.w	r1, r0, #20
 800a9ba:	291e      	cmp	r1, #30
 800a9bc:	bfda      	itte	le
 800a9be:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a9c2:	fa20 f101 	lsrle.w	r1, r0, r1
 800a9c6:	2101      	movgt	r1, #1
 800a9c8:	460a      	mov	r2, r1
 800a9ca:	e7e1      	b.n	800a990 <__ulp+0x18>
 800a9cc:	7ff00000 	.word	0x7ff00000

0800a9d0 <__b2d>:
 800a9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9d2:	6905      	ldr	r5, [r0, #16]
 800a9d4:	f100 0714 	add.w	r7, r0, #20
 800a9d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a9dc:	1f2e      	subs	r6, r5, #4
 800a9de:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f7ff fd52 	bl	800a48c <__hi0bits>
 800a9e8:	f1c0 0320 	rsb	r3, r0, #32
 800a9ec:	280a      	cmp	r0, #10
 800a9ee:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aa6c <__b2d+0x9c>
 800a9f2:	600b      	str	r3, [r1, #0]
 800a9f4:	dc14      	bgt.n	800aa20 <__b2d+0x50>
 800a9f6:	f1c0 0e0b 	rsb	lr, r0, #11
 800a9fa:	fa24 f10e 	lsr.w	r1, r4, lr
 800a9fe:	42b7      	cmp	r7, r6
 800aa00:	ea41 030c 	orr.w	r3, r1, ip
 800aa04:	bf34      	ite	cc
 800aa06:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa0a:	2100      	movcs	r1, #0
 800aa0c:	3015      	adds	r0, #21
 800aa0e:	fa04 f000 	lsl.w	r0, r4, r0
 800aa12:	fa21 f10e 	lsr.w	r1, r1, lr
 800aa16:	ea40 0201 	orr.w	r2, r0, r1
 800aa1a:	ec43 2b10 	vmov	d0, r2, r3
 800aa1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa20:	42b7      	cmp	r7, r6
 800aa22:	bf3a      	itte	cc
 800aa24:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa28:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa2c:	2100      	movcs	r1, #0
 800aa2e:	380b      	subs	r0, #11
 800aa30:	d017      	beq.n	800aa62 <__b2d+0x92>
 800aa32:	f1c0 0c20 	rsb	ip, r0, #32
 800aa36:	fa04 f500 	lsl.w	r5, r4, r0
 800aa3a:	42be      	cmp	r6, r7
 800aa3c:	fa21 f40c 	lsr.w	r4, r1, ip
 800aa40:	ea45 0504 	orr.w	r5, r5, r4
 800aa44:	bf8c      	ite	hi
 800aa46:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aa4a:	2400      	movls	r4, #0
 800aa4c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800aa50:	fa01 f000 	lsl.w	r0, r1, r0
 800aa54:	fa24 f40c 	lsr.w	r4, r4, ip
 800aa58:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa5c:	ea40 0204 	orr.w	r2, r0, r4
 800aa60:	e7db      	b.n	800aa1a <__b2d+0x4a>
 800aa62:	ea44 030c 	orr.w	r3, r4, ip
 800aa66:	460a      	mov	r2, r1
 800aa68:	e7d7      	b.n	800aa1a <__b2d+0x4a>
 800aa6a:	bf00      	nop
 800aa6c:	3ff00000 	.word	0x3ff00000

0800aa70 <__d2b>:
 800aa70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa74:	4689      	mov	r9, r1
 800aa76:	2101      	movs	r1, #1
 800aa78:	ec57 6b10 	vmov	r6, r7, d0
 800aa7c:	4690      	mov	r8, r2
 800aa7e:	f7ff fc0f 	bl	800a2a0 <_Balloc>
 800aa82:	4604      	mov	r4, r0
 800aa84:	b930      	cbnz	r0, 800aa94 <__d2b+0x24>
 800aa86:	4602      	mov	r2, r0
 800aa88:	4b25      	ldr	r3, [pc, #148]	; (800ab20 <__d2b+0xb0>)
 800aa8a:	4826      	ldr	r0, [pc, #152]	; (800ab24 <__d2b+0xb4>)
 800aa8c:	f240 310a 	movw	r1, #778	; 0x30a
 800aa90:	f000 fb0e 	bl	800b0b0 <__assert_func>
 800aa94:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aa98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa9c:	bb35      	cbnz	r5, 800aaec <__d2b+0x7c>
 800aa9e:	2e00      	cmp	r6, #0
 800aaa0:	9301      	str	r3, [sp, #4]
 800aaa2:	d028      	beq.n	800aaf6 <__d2b+0x86>
 800aaa4:	4668      	mov	r0, sp
 800aaa6:	9600      	str	r6, [sp, #0]
 800aaa8:	f7ff fd10 	bl	800a4cc <__lo0bits>
 800aaac:	9900      	ldr	r1, [sp, #0]
 800aaae:	b300      	cbz	r0, 800aaf2 <__d2b+0x82>
 800aab0:	9a01      	ldr	r2, [sp, #4]
 800aab2:	f1c0 0320 	rsb	r3, r0, #32
 800aab6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaba:	430b      	orrs	r3, r1
 800aabc:	40c2      	lsrs	r2, r0
 800aabe:	6163      	str	r3, [r4, #20]
 800aac0:	9201      	str	r2, [sp, #4]
 800aac2:	9b01      	ldr	r3, [sp, #4]
 800aac4:	61a3      	str	r3, [r4, #24]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	bf14      	ite	ne
 800aaca:	2202      	movne	r2, #2
 800aacc:	2201      	moveq	r2, #1
 800aace:	6122      	str	r2, [r4, #16]
 800aad0:	b1d5      	cbz	r5, 800ab08 <__d2b+0x98>
 800aad2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aad6:	4405      	add	r5, r0
 800aad8:	f8c9 5000 	str.w	r5, [r9]
 800aadc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aae0:	f8c8 0000 	str.w	r0, [r8]
 800aae4:	4620      	mov	r0, r4
 800aae6:	b003      	add	sp, #12
 800aae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aaec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aaf0:	e7d5      	b.n	800aa9e <__d2b+0x2e>
 800aaf2:	6161      	str	r1, [r4, #20]
 800aaf4:	e7e5      	b.n	800aac2 <__d2b+0x52>
 800aaf6:	a801      	add	r0, sp, #4
 800aaf8:	f7ff fce8 	bl	800a4cc <__lo0bits>
 800aafc:	9b01      	ldr	r3, [sp, #4]
 800aafe:	6163      	str	r3, [r4, #20]
 800ab00:	2201      	movs	r2, #1
 800ab02:	6122      	str	r2, [r4, #16]
 800ab04:	3020      	adds	r0, #32
 800ab06:	e7e3      	b.n	800aad0 <__d2b+0x60>
 800ab08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab0c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab10:	f8c9 0000 	str.w	r0, [r9]
 800ab14:	6918      	ldr	r0, [r3, #16]
 800ab16:	f7ff fcb9 	bl	800a48c <__hi0bits>
 800ab1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab1e:	e7df      	b.n	800aae0 <__d2b+0x70>
 800ab20:	0800be74 	.word	0x0800be74
 800ab24:	0800bf04 	.word	0x0800bf04

0800ab28 <__ratio>:
 800ab28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab2c:	4688      	mov	r8, r1
 800ab2e:	4669      	mov	r1, sp
 800ab30:	4681      	mov	r9, r0
 800ab32:	f7ff ff4d 	bl	800a9d0 <__b2d>
 800ab36:	a901      	add	r1, sp, #4
 800ab38:	4640      	mov	r0, r8
 800ab3a:	ec55 4b10 	vmov	r4, r5, d0
 800ab3e:	f7ff ff47 	bl	800a9d0 <__b2d>
 800ab42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab46:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab4a:	eba3 0c02 	sub.w	ip, r3, r2
 800ab4e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab52:	1a9b      	subs	r3, r3, r2
 800ab54:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab58:	ec51 0b10 	vmov	r0, r1, d0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	bfd6      	itet	le
 800ab60:	460a      	movle	r2, r1
 800ab62:	462a      	movgt	r2, r5
 800ab64:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab68:	468b      	mov	fp, r1
 800ab6a:	462f      	mov	r7, r5
 800ab6c:	bfd4      	ite	le
 800ab6e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ab72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab76:	4620      	mov	r0, r4
 800ab78:	ee10 2a10 	vmov	r2, s0
 800ab7c:	465b      	mov	r3, fp
 800ab7e:	4639      	mov	r1, r7
 800ab80:	f7f5 fe64 	bl	800084c <__aeabi_ddiv>
 800ab84:	ec41 0b10 	vmov	d0, r0, r1
 800ab88:	b003      	add	sp, #12
 800ab8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab8e <__copybits>:
 800ab8e:	3901      	subs	r1, #1
 800ab90:	b570      	push	{r4, r5, r6, lr}
 800ab92:	1149      	asrs	r1, r1, #5
 800ab94:	6914      	ldr	r4, [r2, #16]
 800ab96:	3101      	adds	r1, #1
 800ab98:	f102 0314 	add.w	r3, r2, #20
 800ab9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aba0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800aba4:	1f05      	subs	r5, r0, #4
 800aba6:	42a3      	cmp	r3, r4
 800aba8:	d30c      	bcc.n	800abc4 <__copybits+0x36>
 800abaa:	1aa3      	subs	r3, r4, r2
 800abac:	3b11      	subs	r3, #17
 800abae:	f023 0303 	bic.w	r3, r3, #3
 800abb2:	3211      	adds	r2, #17
 800abb4:	42a2      	cmp	r2, r4
 800abb6:	bf88      	it	hi
 800abb8:	2300      	movhi	r3, #0
 800abba:	4418      	add	r0, r3
 800abbc:	2300      	movs	r3, #0
 800abbe:	4288      	cmp	r0, r1
 800abc0:	d305      	bcc.n	800abce <__copybits+0x40>
 800abc2:	bd70      	pop	{r4, r5, r6, pc}
 800abc4:	f853 6b04 	ldr.w	r6, [r3], #4
 800abc8:	f845 6f04 	str.w	r6, [r5, #4]!
 800abcc:	e7eb      	b.n	800aba6 <__copybits+0x18>
 800abce:	f840 3b04 	str.w	r3, [r0], #4
 800abd2:	e7f4      	b.n	800abbe <__copybits+0x30>

0800abd4 <__any_on>:
 800abd4:	f100 0214 	add.w	r2, r0, #20
 800abd8:	6900      	ldr	r0, [r0, #16]
 800abda:	114b      	asrs	r3, r1, #5
 800abdc:	4298      	cmp	r0, r3
 800abde:	b510      	push	{r4, lr}
 800abe0:	db11      	blt.n	800ac06 <__any_on+0x32>
 800abe2:	dd0a      	ble.n	800abfa <__any_on+0x26>
 800abe4:	f011 011f 	ands.w	r1, r1, #31
 800abe8:	d007      	beq.n	800abfa <__any_on+0x26>
 800abea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800abee:	fa24 f001 	lsr.w	r0, r4, r1
 800abf2:	fa00 f101 	lsl.w	r1, r0, r1
 800abf6:	428c      	cmp	r4, r1
 800abf8:	d10b      	bne.n	800ac12 <__any_on+0x3e>
 800abfa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d803      	bhi.n	800ac0a <__any_on+0x36>
 800ac02:	2000      	movs	r0, #0
 800ac04:	bd10      	pop	{r4, pc}
 800ac06:	4603      	mov	r3, r0
 800ac08:	e7f7      	b.n	800abfa <__any_on+0x26>
 800ac0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac0e:	2900      	cmp	r1, #0
 800ac10:	d0f5      	beq.n	800abfe <__any_on+0x2a>
 800ac12:	2001      	movs	r0, #1
 800ac14:	e7f6      	b.n	800ac04 <__any_on+0x30>

0800ac16 <_calloc_r>:
 800ac16:	b513      	push	{r0, r1, r4, lr}
 800ac18:	434a      	muls	r2, r1
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	9201      	str	r2, [sp, #4]
 800ac1e:	f000 f859 	bl	800acd4 <_malloc_r>
 800ac22:	4604      	mov	r4, r0
 800ac24:	b118      	cbz	r0, 800ac2e <_calloc_r+0x18>
 800ac26:	9a01      	ldr	r2, [sp, #4]
 800ac28:	2100      	movs	r1, #0
 800ac2a:	f7fc fbc7 	bl	80073bc <memset>
 800ac2e:	4620      	mov	r0, r4
 800ac30:	b002      	add	sp, #8
 800ac32:	bd10      	pop	{r4, pc}

0800ac34 <_free_r>:
 800ac34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac36:	2900      	cmp	r1, #0
 800ac38:	d048      	beq.n	800accc <_free_r+0x98>
 800ac3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac3e:	9001      	str	r0, [sp, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f1a1 0404 	sub.w	r4, r1, #4
 800ac46:	bfb8      	it	lt
 800ac48:	18e4      	addlt	r4, r4, r3
 800ac4a:	f000 fa7b 	bl	800b144 <__malloc_lock>
 800ac4e:	4a20      	ldr	r2, [pc, #128]	; (800acd0 <_free_r+0x9c>)
 800ac50:	9801      	ldr	r0, [sp, #4]
 800ac52:	6813      	ldr	r3, [r2, #0]
 800ac54:	4615      	mov	r5, r2
 800ac56:	b933      	cbnz	r3, 800ac66 <_free_r+0x32>
 800ac58:	6063      	str	r3, [r4, #4]
 800ac5a:	6014      	str	r4, [r2, #0]
 800ac5c:	b003      	add	sp, #12
 800ac5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac62:	f000 ba75 	b.w	800b150 <__malloc_unlock>
 800ac66:	42a3      	cmp	r3, r4
 800ac68:	d90b      	bls.n	800ac82 <_free_r+0x4e>
 800ac6a:	6821      	ldr	r1, [r4, #0]
 800ac6c:	1862      	adds	r2, r4, r1
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	bf04      	itt	eq
 800ac72:	681a      	ldreq	r2, [r3, #0]
 800ac74:	685b      	ldreq	r3, [r3, #4]
 800ac76:	6063      	str	r3, [r4, #4]
 800ac78:	bf04      	itt	eq
 800ac7a:	1852      	addeq	r2, r2, r1
 800ac7c:	6022      	streq	r2, [r4, #0]
 800ac7e:	602c      	str	r4, [r5, #0]
 800ac80:	e7ec      	b.n	800ac5c <_free_r+0x28>
 800ac82:	461a      	mov	r2, r3
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	b10b      	cbz	r3, 800ac8c <_free_r+0x58>
 800ac88:	42a3      	cmp	r3, r4
 800ac8a:	d9fa      	bls.n	800ac82 <_free_r+0x4e>
 800ac8c:	6811      	ldr	r1, [r2, #0]
 800ac8e:	1855      	adds	r5, r2, r1
 800ac90:	42a5      	cmp	r5, r4
 800ac92:	d10b      	bne.n	800acac <_free_r+0x78>
 800ac94:	6824      	ldr	r4, [r4, #0]
 800ac96:	4421      	add	r1, r4
 800ac98:	1854      	adds	r4, r2, r1
 800ac9a:	42a3      	cmp	r3, r4
 800ac9c:	6011      	str	r1, [r2, #0]
 800ac9e:	d1dd      	bne.n	800ac5c <_free_r+0x28>
 800aca0:	681c      	ldr	r4, [r3, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	6053      	str	r3, [r2, #4]
 800aca6:	4421      	add	r1, r4
 800aca8:	6011      	str	r1, [r2, #0]
 800acaa:	e7d7      	b.n	800ac5c <_free_r+0x28>
 800acac:	d902      	bls.n	800acb4 <_free_r+0x80>
 800acae:	230c      	movs	r3, #12
 800acb0:	6003      	str	r3, [r0, #0]
 800acb2:	e7d3      	b.n	800ac5c <_free_r+0x28>
 800acb4:	6825      	ldr	r5, [r4, #0]
 800acb6:	1961      	adds	r1, r4, r5
 800acb8:	428b      	cmp	r3, r1
 800acba:	bf04      	itt	eq
 800acbc:	6819      	ldreq	r1, [r3, #0]
 800acbe:	685b      	ldreq	r3, [r3, #4]
 800acc0:	6063      	str	r3, [r4, #4]
 800acc2:	bf04      	itt	eq
 800acc4:	1949      	addeq	r1, r1, r5
 800acc6:	6021      	streq	r1, [r4, #0]
 800acc8:	6054      	str	r4, [r2, #4]
 800acca:	e7c7      	b.n	800ac5c <_free_r+0x28>
 800accc:	b003      	add	sp, #12
 800acce:	bd30      	pop	{r4, r5, pc}
 800acd0:	20000648 	.word	0x20000648

0800acd4 <_malloc_r>:
 800acd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acd6:	1ccd      	adds	r5, r1, #3
 800acd8:	f025 0503 	bic.w	r5, r5, #3
 800acdc:	3508      	adds	r5, #8
 800acde:	2d0c      	cmp	r5, #12
 800ace0:	bf38      	it	cc
 800ace2:	250c      	movcc	r5, #12
 800ace4:	2d00      	cmp	r5, #0
 800ace6:	4606      	mov	r6, r0
 800ace8:	db01      	blt.n	800acee <_malloc_r+0x1a>
 800acea:	42a9      	cmp	r1, r5
 800acec:	d903      	bls.n	800acf6 <_malloc_r+0x22>
 800acee:	230c      	movs	r3, #12
 800acf0:	6033      	str	r3, [r6, #0]
 800acf2:	2000      	movs	r0, #0
 800acf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acf6:	f000 fa25 	bl	800b144 <__malloc_lock>
 800acfa:	4921      	ldr	r1, [pc, #132]	; (800ad80 <_malloc_r+0xac>)
 800acfc:	680a      	ldr	r2, [r1, #0]
 800acfe:	4614      	mov	r4, r2
 800ad00:	b99c      	cbnz	r4, 800ad2a <_malloc_r+0x56>
 800ad02:	4f20      	ldr	r7, [pc, #128]	; (800ad84 <_malloc_r+0xb0>)
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	b923      	cbnz	r3, 800ad12 <_malloc_r+0x3e>
 800ad08:	4621      	mov	r1, r4
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	f000 f9a0 	bl	800b050 <_sbrk_r>
 800ad10:	6038      	str	r0, [r7, #0]
 800ad12:	4629      	mov	r1, r5
 800ad14:	4630      	mov	r0, r6
 800ad16:	f000 f99b 	bl	800b050 <_sbrk_r>
 800ad1a:	1c43      	adds	r3, r0, #1
 800ad1c:	d123      	bne.n	800ad66 <_malloc_r+0x92>
 800ad1e:	230c      	movs	r3, #12
 800ad20:	6033      	str	r3, [r6, #0]
 800ad22:	4630      	mov	r0, r6
 800ad24:	f000 fa14 	bl	800b150 <__malloc_unlock>
 800ad28:	e7e3      	b.n	800acf2 <_malloc_r+0x1e>
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	1b5b      	subs	r3, r3, r5
 800ad2e:	d417      	bmi.n	800ad60 <_malloc_r+0x8c>
 800ad30:	2b0b      	cmp	r3, #11
 800ad32:	d903      	bls.n	800ad3c <_malloc_r+0x68>
 800ad34:	6023      	str	r3, [r4, #0]
 800ad36:	441c      	add	r4, r3
 800ad38:	6025      	str	r5, [r4, #0]
 800ad3a:	e004      	b.n	800ad46 <_malloc_r+0x72>
 800ad3c:	6863      	ldr	r3, [r4, #4]
 800ad3e:	42a2      	cmp	r2, r4
 800ad40:	bf0c      	ite	eq
 800ad42:	600b      	streq	r3, [r1, #0]
 800ad44:	6053      	strne	r3, [r2, #4]
 800ad46:	4630      	mov	r0, r6
 800ad48:	f000 fa02 	bl	800b150 <__malloc_unlock>
 800ad4c:	f104 000b 	add.w	r0, r4, #11
 800ad50:	1d23      	adds	r3, r4, #4
 800ad52:	f020 0007 	bic.w	r0, r0, #7
 800ad56:	1ac2      	subs	r2, r0, r3
 800ad58:	d0cc      	beq.n	800acf4 <_malloc_r+0x20>
 800ad5a:	1a1b      	subs	r3, r3, r0
 800ad5c:	50a3      	str	r3, [r4, r2]
 800ad5e:	e7c9      	b.n	800acf4 <_malloc_r+0x20>
 800ad60:	4622      	mov	r2, r4
 800ad62:	6864      	ldr	r4, [r4, #4]
 800ad64:	e7cc      	b.n	800ad00 <_malloc_r+0x2c>
 800ad66:	1cc4      	adds	r4, r0, #3
 800ad68:	f024 0403 	bic.w	r4, r4, #3
 800ad6c:	42a0      	cmp	r0, r4
 800ad6e:	d0e3      	beq.n	800ad38 <_malloc_r+0x64>
 800ad70:	1a21      	subs	r1, r4, r0
 800ad72:	4630      	mov	r0, r6
 800ad74:	f000 f96c 	bl	800b050 <_sbrk_r>
 800ad78:	3001      	adds	r0, #1
 800ad7a:	d1dd      	bne.n	800ad38 <_malloc_r+0x64>
 800ad7c:	e7cf      	b.n	800ad1e <_malloc_r+0x4a>
 800ad7e:	bf00      	nop
 800ad80:	20000648 	.word	0x20000648
 800ad84:	2000064c 	.word	0x2000064c

0800ad88 <__ssputs_r>:
 800ad88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad8c:	688e      	ldr	r6, [r1, #8]
 800ad8e:	429e      	cmp	r6, r3
 800ad90:	4682      	mov	sl, r0
 800ad92:	460c      	mov	r4, r1
 800ad94:	4690      	mov	r8, r2
 800ad96:	461f      	mov	r7, r3
 800ad98:	d838      	bhi.n	800ae0c <__ssputs_r+0x84>
 800ad9a:	898a      	ldrh	r2, [r1, #12]
 800ad9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ada0:	d032      	beq.n	800ae08 <__ssputs_r+0x80>
 800ada2:	6825      	ldr	r5, [r4, #0]
 800ada4:	6909      	ldr	r1, [r1, #16]
 800ada6:	eba5 0901 	sub.w	r9, r5, r1
 800adaa:	6965      	ldr	r5, [r4, #20]
 800adac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800adb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800adb4:	3301      	adds	r3, #1
 800adb6:	444b      	add	r3, r9
 800adb8:	106d      	asrs	r5, r5, #1
 800adba:	429d      	cmp	r5, r3
 800adbc:	bf38      	it	cc
 800adbe:	461d      	movcc	r5, r3
 800adc0:	0553      	lsls	r3, r2, #21
 800adc2:	d531      	bpl.n	800ae28 <__ssputs_r+0xa0>
 800adc4:	4629      	mov	r1, r5
 800adc6:	f7ff ff85 	bl	800acd4 <_malloc_r>
 800adca:	4606      	mov	r6, r0
 800adcc:	b950      	cbnz	r0, 800ade4 <__ssputs_r+0x5c>
 800adce:	230c      	movs	r3, #12
 800add0:	f8ca 3000 	str.w	r3, [sl]
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adda:	81a3      	strh	r3, [r4, #12]
 800addc:	f04f 30ff 	mov.w	r0, #4294967295
 800ade0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ade4:	6921      	ldr	r1, [r4, #16]
 800ade6:	464a      	mov	r2, r9
 800ade8:	f7ff fa4c 	bl	800a284 <memcpy>
 800adec:	89a3      	ldrh	r3, [r4, #12]
 800adee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800adf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adf6:	81a3      	strh	r3, [r4, #12]
 800adf8:	6126      	str	r6, [r4, #16]
 800adfa:	6165      	str	r5, [r4, #20]
 800adfc:	444e      	add	r6, r9
 800adfe:	eba5 0509 	sub.w	r5, r5, r9
 800ae02:	6026      	str	r6, [r4, #0]
 800ae04:	60a5      	str	r5, [r4, #8]
 800ae06:	463e      	mov	r6, r7
 800ae08:	42be      	cmp	r6, r7
 800ae0a:	d900      	bls.n	800ae0e <__ssputs_r+0x86>
 800ae0c:	463e      	mov	r6, r7
 800ae0e:	4632      	mov	r2, r6
 800ae10:	6820      	ldr	r0, [r4, #0]
 800ae12:	4641      	mov	r1, r8
 800ae14:	f000 f97c 	bl	800b110 <memmove>
 800ae18:	68a3      	ldr	r3, [r4, #8]
 800ae1a:	6822      	ldr	r2, [r4, #0]
 800ae1c:	1b9b      	subs	r3, r3, r6
 800ae1e:	4432      	add	r2, r6
 800ae20:	60a3      	str	r3, [r4, #8]
 800ae22:	6022      	str	r2, [r4, #0]
 800ae24:	2000      	movs	r0, #0
 800ae26:	e7db      	b.n	800ade0 <__ssputs_r+0x58>
 800ae28:	462a      	mov	r2, r5
 800ae2a:	f000 f997 	bl	800b15c <_realloc_r>
 800ae2e:	4606      	mov	r6, r0
 800ae30:	2800      	cmp	r0, #0
 800ae32:	d1e1      	bne.n	800adf8 <__ssputs_r+0x70>
 800ae34:	6921      	ldr	r1, [r4, #16]
 800ae36:	4650      	mov	r0, sl
 800ae38:	f7ff fefc 	bl	800ac34 <_free_r>
 800ae3c:	e7c7      	b.n	800adce <__ssputs_r+0x46>
	...

0800ae40 <_svfiprintf_r>:
 800ae40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae44:	4698      	mov	r8, r3
 800ae46:	898b      	ldrh	r3, [r1, #12]
 800ae48:	061b      	lsls	r3, r3, #24
 800ae4a:	b09d      	sub	sp, #116	; 0x74
 800ae4c:	4607      	mov	r7, r0
 800ae4e:	460d      	mov	r5, r1
 800ae50:	4614      	mov	r4, r2
 800ae52:	d50e      	bpl.n	800ae72 <_svfiprintf_r+0x32>
 800ae54:	690b      	ldr	r3, [r1, #16]
 800ae56:	b963      	cbnz	r3, 800ae72 <_svfiprintf_r+0x32>
 800ae58:	2140      	movs	r1, #64	; 0x40
 800ae5a:	f7ff ff3b 	bl	800acd4 <_malloc_r>
 800ae5e:	6028      	str	r0, [r5, #0]
 800ae60:	6128      	str	r0, [r5, #16]
 800ae62:	b920      	cbnz	r0, 800ae6e <_svfiprintf_r+0x2e>
 800ae64:	230c      	movs	r3, #12
 800ae66:	603b      	str	r3, [r7, #0]
 800ae68:	f04f 30ff 	mov.w	r0, #4294967295
 800ae6c:	e0d1      	b.n	800b012 <_svfiprintf_r+0x1d2>
 800ae6e:	2340      	movs	r3, #64	; 0x40
 800ae70:	616b      	str	r3, [r5, #20]
 800ae72:	2300      	movs	r3, #0
 800ae74:	9309      	str	r3, [sp, #36]	; 0x24
 800ae76:	2320      	movs	r3, #32
 800ae78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae80:	2330      	movs	r3, #48	; 0x30
 800ae82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b02c <_svfiprintf_r+0x1ec>
 800ae86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae8a:	f04f 0901 	mov.w	r9, #1
 800ae8e:	4623      	mov	r3, r4
 800ae90:	469a      	mov	sl, r3
 800ae92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae96:	b10a      	cbz	r2, 800ae9c <_svfiprintf_r+0x5c>
 800ae98:	2a25      	cmp	r2, #37	; 0x25
 800ae9a:	d1f9      	bne.n	800ae90 <_svfiprintf_r+0x50>
 800ae9c:	ebba 0b04 	subs.w	fp, sl, r4
 800aea0:	d00b      	beq.n	800aeba <_svfiprintf_r+0x7a>
 800aea2:	465b      	mov	r3, fp
 800aea4:	4622      	mov	r2, r4
 800aea6:	4629      	mov	r1, r5
 800aea8:	4638      	mov	r0, r7
 800aeaa:	f7ff ff6d 	bl	800ad88 <__ssputs_r>
 800aeae:	3001      	adds	r0, #1
 800aeb0:	f000 80aa 	beq.w	800b008 <_svfiprintf_r+0x1c8>
 800aeb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aeb6:	445a      	add	r2, fp
 800aeb8:	9209      	str	r2, [sp, #36]	; 0x24
 800aeba:	f89a 3000 	ldrb.w	r3, [sl]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	f000 80a2 	beq.w	800b008 <_svfiprintf_r+0x1c8>
 800aec4:	2300      	movs	r3, #0
 800aec6:	f04f 32ff 	mov.w	r2, #4294967295
 800aeca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aece:	f10a 0a01 	add.w	sl, sl, #1
 800aed2:	9304      	str	r3, [sp, #16]
 800aed4:	9307      	str	r3, [sp, #28]
 800aed6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aeda:	931a      	str	r3, [sp, #104]	; 0x68
 800aedc:	4654      	mov	r4, sl
 800aede:	2205      	movs	r2, #5
 800aee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aee4:	4851      	ldr	r0, [pc, #324]	; (800b02c <_svfiprintf_r+0x1ec>)
 800aee6:	f7f5 f97b 	bl	80001e0 <memchr>
 800aeea:	9a04      	ldr	r2, [sp, #16]
 800aeec:	b9d8      	cbnz	r0, 800af26 <_svfiprintf_r+0xe6>
 800aeee:	06d0      	lsls	r0, r2, #27
 800aef0:	bf44      	itt	mi
 800aef2:	2320      	movmi	r3, #32
 800aef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aef8:	0711      	lsls	r1, r2, #28
 800aefa:	bf44      	itt	mi
 800aefc:	232b      	movmi	r3, #43	; 0x2b
 800aefe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af02:	f89a 3000 	ldrb.w	r3, [sl]
 800af06:	2b2a      	cmp	r3, #42	; 0x2a
 800af08:	d015      	beq.n	800af36 <_svfiprintf_r+0xf6>
 800af0a:	9a07      	ldr	r2, [sp, #28]
 800af0c:	4654      	mov	r4, sl
 800af0e:	2000      	movs	r0, #0
 800af10:	f04f 0c0a 	mov.w	ip, #10
 800af14:	4621      	mov	r1, r4
 800af16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af1a:	3b30      	subs	r3, #48	; 0x30
 800af1c:	2b09      	cmp	r3, #9
 800af1e:	d94e      	bls.n	800afbe <_svfiprintf_r+0x17e>
 800af20:	b1b0      	cbz	r0, 800af50 <_svfiprintf_r+0x110>
 800af22:	9207      	str	r2, [sp, #28]
 800af24:	e014      	b.n	800af50 <_svfiprintf_r+0x110>
 800af26:	eba0 0308 	sub.w	r3, r0, r8
 800af2a:	fa09 f303 	lsl.w	r3, r9, r3
 800af2e:	4313      	orrs	r3, r2
 800af30:	9304      	str	r3, [sp, #16]
 800af32:	46a2      	mov	sl, r4
 800af34:	e7d2      	b.n	800aedc <_svfiprintf_r+0x9c>
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	1d19      	adds	r1, r3, #4
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	9103      	str	r1, [sp, #12]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	bfbb      	ittet	lt
 800af42:	425b      	neglt	r3, r3
 800af44:	f042 0202 	orrlt.w	r2, r2, #2
 800af48:	9307      	strge	r3, [sp, #28]
 800af4a:	9307      	strlt	r3, [sp, #28]
 800af4c:	bfb8      	it	lt
 800af4e:	9204      	strlt	r2, [sp, #16]
 800af50:	7823      	ldrb	r3, [r4, #0]
 800af52:	2b2e      	cmp	r3, #46	; 0x2e
 800af54:	d10c      	bne.n	800af70 <_svfiprintf_r+0x130>
 800af56:	7863      	ldrb	r3, [r4, #1]
 800af58:	2b2a      	cmp	r3, #42	; 0x2a
 800af5a:	d135      	bne.n	800afc8 <_svfiprintf_r+0x188>
 800af5c:	9b03      	ldr	r3, [sp, #12]
 800af5e:	1d1a      	adds	r2, r3, #4
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	9203      	str	r2, [sp, #12]
 800af64:	2b00      	cmp	r3, #0
 800af66:	bfb8      	it	lt
 800af68:	f04f 33ff 	movlt.w	r3, #4294967295
 800af6c:	3402      	adds	r4, #2
 800af6e:	9305      	str	r3, [sp, #20]
 800af70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b03c <_svfiprintf_r+0x1fc>
 800af74:	7821      	ldrb	r1, [r4, #0]
 800af76:	2203      	movs	r2, #3
 800af78:	4650      	mov	r0, sl
 800af7a:	f7f5 f931 	bl	80001e0 <memchr>
 800af7e:	b140      	cbz	r0, 800af92 <_svfiprintf_r+0x152>
 800af80:	2340      	movs	r3, #64	; 0x40
 800af82:	eba0 000a 	sub.w	r0, r0, sl
 800af86:	fa03 f000 	lsl.w	r0, r3, r0
 800af8a:	9b04      	ldr	r3, [sp, #16]
 800af8c:	4303      	orrs	r3, r0
 800af8e:	3401      	adds	r4, #1
 800af90:	9304      	str	r3, [sp, #16]
 800af92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af96:	4826      	ldr	r0, [pc, #152]	; (800b030 <_svfiprintf_r+0x1f0>)
 800af98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af9c:	2206      	movs	r2, #6
 800af9e:	f7f5 f91f 	bl	80001e0 <memchr>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	d038      	beq.n	800b018 <_svfiprintf_r+0x1d8>
 800afa6:	4b23      	ldr	r3, [pc, #140]	; (800b034 <_svfiprintf_r+0x1f4>)
 800afa8:	bb1b      	cbnz	r3, 800aff2 <_svfiprintf_r+0x1b2>
 800afaa:	9b03      	ldr	r3, [sp, #12]
 800afac:	3307      	adds	r3, #7
 800afae:	f023 0307 	bic.w	r3, r3, #7
 800afb2:	3308      	adds	r3, #8
 800afb4:	9303      	str	r3, [sp, #12]
 800afb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb8:	4433      	add	r3, r6
 800afba:	9309      	str	r3, [sp, #36]	; 0x24
 800afbc:	e767      	b.n	800ae8e <_svfiprintf_r+0x4e>
 800afbe:	fb0c 3202 	mla	r2, ip, r2, r3
 800afc2:	460c      	mov	r4, r1
 800afc4:	2001      	movs	r0, #1
 800afc6:	e7a5      	b.n	800af14 <_svfiprintf_r+0xd4>
 800afc8:	2300      	movs	r3, #0
 800afca:	3401      	adds	r4, #1
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	4619      	mov	r1, r3
 800afd0:	f04f 0c0a 	mov.w	ip, #10
 800afd4:	4620      	mov	r0, r4
 800afd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afda:	3a30      	subs	r2, #48	; 0x30
 800afdc:	2a09      	cmp	r2, #9
 800afde:	d903      	bls.n	800afe8 <_svfiprintf_r+0x1a8>
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0c5      	beq.n	800af70 <_svfiprintf_r+0x130>
 800afe4:	9105      	str	r1, [sp, #20]
 800afe6:	e7c3      	b.n	800af70 <_svfiprintf_r+0x130>
 800afe8:	fb0c 2101 	mla	r1, ip, r1, r2
 800afec:	4604      	mov	r4, r0
 800afee:	2301      	movs	r3, #1
 800aff0:	e7f0      	b.n	800afd4 <_svfiprintf_r+0x194>
 800aff2:	ab03      	add	r3, sp, #12
 800aff4:	9300      	str	r3, [sp, #0]
 800aff6:	462a      	mov	r2, r5
 800aff8:	4b0f      	ldr	r3, [pc, #60]	; (800b038 <_svfiprintf_r+0x1f8>)
 800affa:	a904      	add	r1, sp, #16
 800affc:	4638      	mov	r0, r7
 800affe:	f7fc fa85 	bl	800750c <_printf_float>
 800b002:	1c42      	adds	r2, r0, #1
 800b004:	4606      	mov	r6, r0
 800b006:	d1d6      	bne.n	800afb6 <_svfiprintf_r+0x176>
 800b008:	89ab      	ldrh	r3, [r5, #12]
 800b00a:	065b      	lsls	r3, r3, #25
 800b00c:	f53f af2c 	bmi.w	800ae68 <_svfiprintf_r+0x28>
 800b010:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b012:	b01d      	add	sp, #116	; 0x74
 800b014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b018:	ab03      	add	r3, sp, #12
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	462a      	mov	r2, r5
 800b01e:	4b06      	ldr	r3, [pc, #24]	; (800b038 <_svfiprintf_r+0x1f8>)
 800b020:	a904      	add	r1, sp, #16
 800b022:	4638      	mov	r0, r7
 800b024:	f7fc fd16 	bl	8007a54 <_printf_i>
 800b028:	e7eb      	b.n	800b002 <_svfiprintf_r+0x1c2>
 800b02a:	bf00      	nop
 800b02c:	0800c064 	.word	0x0800c064
 800b030:	0800c06e 	.word	0x0800c06e
 800b034:	0800750d 	.word	0x0800750d
 800b038:	0800ad89 	.word	0x0800ad89
 800b03c:	0800c06a 	.word	0x0800c06a

0800b040 <nan>:
 800b040:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b048 <nan+0x8>
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	00000000 	.word	0x00000000
 800b04c:	7ff80000 	.word	0x7ff80000

0800b050 <_sbrk_r>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4d06      	ldr	r5, [pc, #24]	; (800b06c <_sbrk_r+0x1c>)
 800b054:	2300      	movs	r3, #0
 800b056:	4604      	mov	r4, r0
 800b058:	4608      	mov	r0, r1
 800b05a:	602b      	str	r3, [r5, #0]
 800b05c:	f7f7 fba8 	bl	80027b0 <_sbrk>
 800b060:	1c43      	adds	r3, r0, #1
 800b062:	d102      	bne.n	800b06a <_sbrk_r+0x1a>
 800b064:	682b      	ldr	r3, [r5, #0]
 800b066:	b103      	cbz	r3, 800b06a <_sbrk_r+0x1a>
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	bd38      	pop	{r3, r4, r5, pc}
 800b06c:	20001264 	.word	0x20001264

0800b070 <strncmp>:
 800b070:	b510      	push	{r4, lr}
 800b072:	b16a      	cbz	r2, 800b090 <strncmp+0x20>
 800b074:	3901      	subs	r1, #1
 800b076:	1884      	adds	r4, r0, r2
 800b078:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b07c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b080:	4293      	cmp	r3, r2
 800b082:	d103      	bne.n	800b08c <strncmp+0x1c>
 800b084:	42a0      	cmp	r0, r4
 800b086:	d001      	beq.n	800b08c <strncmp+0x1c>
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d1f5      	bne.n	800b078 <strncmp+0x8>
 800b08c:	1a98      	subs	r0, r3, r2
 800b08e:	bd10      	pop	{r4, pc}
 800b090:	4610      	mov	r0, r2
 800b092:	e7fc      	b.n	800b08e <strncmp+0x1e>

0800b094 <__ascii_wctomb>:
 800b094:	b149      	cbz	r1, 800b0aa <__ascii_wctomb+0x16>
 800b096:	2aff      	cmp	r2, #255	; 0xff
 800b098:	bf85      	ittet	hi
 800b09a:	238a      	movhi	r3, #138	; 0x8a
 800b09c:	6003      	strhi	r3, [r0, #0]
 800b09e:	700a      	strbls	r2, [r1, #0]
 800b0a0:	f04f 30ff 	movhi.w	r0, #4294967295
 800b0a4:	bf98      	it	ls
 800b0a6:	2001      	movls	r0, #1
 800b0a8:	4770      	bx	lr
 800b0aa:	4608      	mov	r0, r1
 800b0ac:	4770      	bx	lr
	...

0800b0b0 <__assert_func>:
 800b0b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0b2:	4614      	mov	r4, r2
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	4b09      	ldr	r3, [pc, #36]	; (800b0dc <__assert_func+0x2c>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4605      	mov	r5, r0
 800b0bc:	68d8      	ldr	r0, [r3, #12]
 800b0be:	b14c      	cbz	r4, 800b0d4 <__assert_func+0x24>
 800b0c0:	4b07      	ldr	r3, [pc, #28]	; (800b0e0 <__assert_func+0x30>)
 800b0c2:	9100      	str	r1, [sp, #0]
 800b0c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0c8:	4906      	ldr	r1, [pc, #24]	; (800b0e4 <__assert_func+0x34>)
 800b0ca:	462b      	mov	r3, r5
 800b0cc:	f000 f80e 	bl	800b0ec <fiprintf>
 800b0d0:	f000 fa84 	bl	800b5dc <abort>
 800b0d4:	4b04      	ldr	r3, [pc, #16]	; (800b0e8 <__assert_func+0x38>)
 800b0d6:	461c      	mov	r4, r3
 800b0d8:	e7f3      	b.n	800b0c2 <__assert_func+0x12>
 800b0da:	bf00      	nop
 800b0dc:	20000440 	.word	0x20000440
 800b0e0:	0800c075 	.word	0x0800c075
 800b0e4:	0800c082 	.word	0x0800c082
 800b0e8:	0800c0b0 	.word	0x0800c0b0

0800b0ec <fiprintf>:
 800b0ec:	b40e      	push	{r1, r2, r3}
 800b0ee:	b503      	push	{r0, r1, lr}
 800b0f0:	4601      	mov	r1, r0
 800b0f2:	ab03      	add	r3, sp, #12
 800b0f4:	4805      	ldr	r0, [pc, #20]	; (800b10c <fiprintf+0x20>)
 800b0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0fa:	6800      	ldr	r0, [r0, #0]
 800b0fc:	9301      	str	r3, [sp, #4]
 800b0fe:	f000 f87d 	bl	800b1fc <_vfiprintf_r>
 800b102:	b002      	add	sp, #8
 800b104:	f85d eb04 	ldr.w	lr, [sp], #4
 800b108:	b003      	add	sp, #12
 800b10a:	4770      	bx	lr
 800b10c:	20000440 	.word	0x20000440

0800b110 <memmove>:
 800b110:	4288      	cmp	r0, r1
 800b112:	b510      	push	{r4, lr}
 800b114:	eb01 0402 	add.w	r4, r1, r2
 800b118:	d902      	bls.n	800b120 <memmove+0x10>
 800b11a:	4284      	cmp	r4, r0
 800b11c:	4623      	mov	r3, r4
 800b11e:	d807      	bhi.n	800b130 <memmove+0x20>
 800b120:	1e43      	subs	r3, r0, #1
 800b122:	42a1      	cmp	r1, r4
 800b124:	d008      	beq.n	800b138 <memmove+0x28>
 800b126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b12a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b12e:	e7f8      	b.n	800b122 <memmove+0x12>
 800b130:	4402      	add	r2, r0
 800b132:	4601      	mov	r1, r0
 800b134:	428a      	cmp	r2, r1
 800b136:	d100      	bne.n	800b13a <memmove+0x2a>
 800b138:	bd10      	pop	{r4, pc}
 800b13a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b13e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b142:	e7f7      	b.n	800b134 <memmove+0x24>

0800b144 <__malloc_lock>:
 800b144:	4801      	ldr	r0, [pc, #4]	; (800b14c <__malloc_lock+0x8>)
 800b146:	f000 bc09 	b.w	800b95c <__retarget_lock_acquire_recursive>
 800b14a:	bf00      	nop
 800b14c:	2000126c 	.word	0x2000126c

0800b150 <__malloc_unlock>:
 800b150:	4801      	ldr	r0, [pc, #4]	; (800b158 <__malloc_unlock+0x8>)
 800b152:	f000 bc04 	b.w	800b95e <__retarget_lock_release_recursive>
 800b156:	bf00      	nop
 800b158:	2000126c 	.word	0x2000126c

0800b15c <_realloc_r>:
 800b15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b15e:	4607      	mov	r7, r0
 800b160:	4614      	mov	r4, r2
 800b162:	460e      	mov	r6, r1
 800b164:	b921      	cbnz	r1, 800b170 <_realloc_r+0x14>
 800b166:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b16a:	4611      	mov	r1, r2
 800b16c:	f7ff bdb2 	b.w	800acd4 <_malloc_r>
 800b170:	b922      	cbnz	r2, 800b17c <_realloc_r+0x20>
 800b172:	f7ff fd5f 	bl	800ac34 <_free_r>
 800b176:	4625      	mov	r5, r4
 800b178:	4628      	mov	r0, r5
 800b17a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b17c:	f000 fc54 	bl	800ba28 <_malloc_usable_size_r>
 800b180:	42a0      	cmp	r0, r4
 800b182:	d20f      	bcs.n	800b1a4 <_realloc_r+0x48>
 800b184:	4621      	mov	r1, r4
 800b186:	4638      	mov	r0, r7
 800b188:	f7ff fda4 	bl	800acd4 <_malloc_r>
 800b18c:	4605      	mov	r5, r0
 800b18e:	2800      	cmp	r0, #0
 800b190:	d0f2      	beq.n	800b178 <_realloc_r+0x1c>
 800b192:	4631      	mov	r1, r6
 800b194:	4622      	mov	r2, r4
 800b196:	f7ff f875 	bl	800a284 <memcpy>
 800b19a:	4631      	mov	r1, r6
 800b19c:	4638      	mov	r0, r7
 800b19e:	f7ff fd49 	bl	800ac34 <_free_r>
 800b1a2:	e7e9      	b.n	800b178 <_realloc_r+0x1c>
 800b1a4:	4635      	mov	r5, r6
 800b1a6:	e7e7      	b.n	800b178 <_realloc_r+0x1c>

0800b1a8 <__sfputc_r>:
 800b1a8:	6893      	ldr	r3, [r2, #8]
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	b410      	push	{r4}
 800b1b0:	6093      	str	r3, [r2, #8]
 800b1b2:	da08      	bge.n	800b1c6 <__sfputc_r+0x1e>
 800b1b4:	6994      	ldr	r4, [r2, #24]
 800b1b6:	42a3      	cmp	r3, r4
 800b1b8:	db01      	blt.n	800b1be <__sfputc_r+0x16>
 800b1ba:	290a      	cmp	r1, #10
 800b1bc:	d103      	bne.n	800b1c6 <__sfputc_r+0x1e>
 800b1be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1c2:	f000 b94b 	b.w	800b45c <__swbuf_r>
 800b1c6:	6813      	ldr	r3, [r2, #0]
 800b1c8:	1c58      	adds	r0, r3, #1
 800b1ca:	6010      	str	r0, [r2, #0]
 800b1cc:	7019      	strb	r1, [r3, #0]
 800b1ce:	4608      	mov	r0, r1
 800b1d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1d4:	4770      	bx	lr

0800b1d6 <__sfputs_r>:
 800b1d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d8:	4606      	mov	r6, r0
 800b1da:	460f      	mov	r7, r1
 800b1dc:	4614      	mov	r4, r2
 800b1de:	18d5      	adds	r5, r2, r3
 800b1e0:	42ac      	cmp	r4, r5
 800b1e2:	d101      	bne.n	800b1e8 <__sfputs_r+0x12>
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	e007      	b.n	800b1f8 <__sfputs_r+0x22>
 800b1e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1ec:	463a      	mov	r2, r7
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	f7ff ffda 	bl	800b1a8 <__sfputc_r>
 800b1f4:	1c43      	adds	r3, r0, #1
 800b1f6:	d1f3      	bne.n	800b1e0 <__sfputs_r+0xa>
 800b1f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1fc <_vfiprintf_r>:
 800b1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b200:	460d      	mov	r5, r1
 800b202:	b09d      	sub	sp, #116	; 0x74
 800b204:	4614      	mov	r4, r2
 800b206:	4698      	mov	r8, r3
 800b208:	4606      	mov	r6, r0
 800b20a:	b118      	cbz	r0, 800b214 <_vfiprintf_r+0x18>
 800b20c:	6983      	ldr	r3, [r0, #24]
 800b20e:	b90b      	cbnz	r3, 800b214 <_vfiprintf_r+0x18>
 800b210:	f000 fb06 	bl	800b820 <__sinit>
 800b214:	4b89      	ldr	r3, [pc, #548]	; (800b43c <_vfiprintf_r+0x240>)
 800b216:	429d      	cmp	r5, r3
 800b218:	d11b      	bne.n	800b252 <_vfiprintf_r+0x56>
 800b21a:	6875      	ldr	r5, [r6, #4]
 800b21c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b21e:	07d9      	lsls	r1, r3, #31
 800b220:	d405      	bmi.n	800b22e <_vfiprintf_r+0x32>
 800b222:	89ab      	ldrh	r3, [r5, #12]
 800b224:	059a      	lsls	r2, r3, #22
 800b226:	d402      	bmi.n	800b22e <_vfiprintf_r+0x32>
 800b228:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b22a:	f000 fb97 	bl	800b95c <__retarget_lock_acquire_recursive>
 800b22e:	89ab      	ldrh	r3, [r5, #12]
 800b230:	071b      	lsls	r3, r3, #28
 800b232:	d501      	bpl.n	800b238 <_vfiprintf_r+0x3c>
 800b234:	692b      	ldr	r3, [r5, #16]
 800b236:	b9eb      	cbnz	r3, 800b274 <_vfiprintf_r+0x78>
 800b238:	4629      	mov	r1, r5
 800b23a:	4630      	mov	r0, r6
 800b23c:	f000 f960 	bl	800b500 <__swsetup_r>
 800b240:	b1c0      	cbz	r0, 800b274 <_vfiprintf_r+0x78>
 800b242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b244:	07dc      	lsls	r4, r3, #31
 800b246:	d50e      	bpl.n	800b266 <_vfiprintf_r+0x6a>
 800b248:	f04f 30ff 	mov.w	r0, #4294967295
 800b24c:	b01d      	add	sp, #116	; 0x74
 800b24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b252:	4b7b      	ldr	r3, [pc, #492]	; (800b440 <_vfiprintf_r+0x244>)
 800b254:	429d      	cmp	r5, r3
 800b256:	d101      	bne.n	800b25c <_vfiprintf_r+0x60>
 800b258:	68b5      	ldr	r5, [r6, #8]
 800b25a:	e7df      	b.n	800b21c <_vfiprintf_r+0x20>
 800b25c:	4b79      	ldr	r3, [pc, #484]	; (800b444 <_vfiprintf_r+0x248>)
 800b25e:	429d      	cmp	r5, r3
 800b260:	bf08      	it	eq
 800b262:	68f5      	ldreq	r5, [r6, #12]
 800b264:	e7da      	b.n	800b21c <_vfiprintf_r+0x20>
 800b266:	89ab      	ldrh	r3, [r5, #12]
 800b268:	0598      	lsls	r0, r3, #22
 800b26a:	d4ed      	bmi.n	800b248 <_vfiprintf_r+0x4c>
 800b26c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b26e:	f000 fb76 	bl	800b95e <__retarget_lock_release_recursive>
 800b272:	e7e9      	b.n	800b248 <_vfiprintf_r+0x4c>
 800b274:	2300      	movs	r3, #0
 800b276:	9309      	str	r3, [sp, #36]	; 0x24
 800b278:	2320      	movs	r3, #32
 800b27a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b27e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b282:	2330      	movs	r3, #48	; 0x30
 800b284:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b448 <_vfiprintf_r+0x24c>
 800b288:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b28c:	f04f 0901 	mov.w	r9, #1
 800b290:	4623      	mov	r3, r4
 800b292:	469a      	mov	sl, r3
 800b294:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b298:	b10a      	cbz	r2, 800b29e <_vfiprintf_r+0xa2>
 800b29a:	2a25      	cmp	r2, #37	; 0x25
 800b29c:	d1f9      	bne.n	800b292 <_vfiprintf_r+0x96>
 800b29e:	ebba 0b04 	subs.w	fp, sl, r4
 800b2a2:	d00b      	beq.n	800b2bc <_vfiprintf_r+0xc0>
 800b2a4:	465b      	mov	r3, fp
 800b2a6:	4622      	mov	r2, r4
 800b2a8:	4629      	mov	r1, r5
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	f7ff ff93 	bl	800b1d6 <__sfputs_r>
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	f000 80aa 	beq.w	800b40a <_vfiprintf_r+0x20e>
 800b2b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b2b8:	445a      	add	r2, fp
 800b2ba:	9209      	str	r2, [sp, #36]	; 0x24
 800b2bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f000 80a2 	beq.w	800b40a <_vfiprintf_r+0x20e>
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b2cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2d0:	f10a 0a01 	add.w	sl, sl, #1
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	9307      	str	r3, [sp, #28]
 800b2d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2dc:	931a      	str	r3, [sp, #104]	; 0x68
 800b2de:	4654      	mov	r4, sl
 800b2e0:	2205      	movs	r2, #5
 800b2e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e6:	4858      	ldr	r0, [pc, #352]	; (800b448 <_vfiprintf_r+0x24c>)
 800b2e8:	f7f4 ff7a 	bl	80001e0 <memchr>
 800b2ec:	9a04      	ldr	r2, [sp, #16]
 800b2ee:	b9d8      	cbnz	r0, 800b328 <_vfiprintf_r+0x12c>
 800b2f0:	06d1      	lsls	r1, r2, #27
 800b2f2:	bf44      	itt	mi
 800b2f4:	2320      	movmi	r3, #32
 800b2f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2fa:	0713      	lsls	r3, r2, #28
 800b2fc:	bf44      	itt	mi
 800b2fe:	232b      	movmi	r3, #43	; 0x2b
 800b300:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b304:	f89a 3000 	ldrb.w	r3, [sl]
 800b308:	2b2a      	cmp	r3, #42	; 0x2a
 800b30a:	d015      	beq.n	800b338 <_vfiprintf_r+0x13c>
 800b30c:	9a07      	ldr	r2, [sp, #28]
 800b30e:	4654      	mov	r4, sl
 800b310:	2000      	movs	r0, #0
 800b312:	f04f 0c0a 	mov.w	ip, #10
 800b316:	4621      	mov	r1, r4
 800b318:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b31c:	3b30      	subs	r3, #48	; 0x30
 800b31e:	2b09      	cmp	r3, #9
 800b320:	d94e      	bls.n	800b3c0 <_vfiprintf_r+0x1c4>
 800b322:	b1b0      	cbz	r0, 800b352 <_vfiprintf_r+0x156>
 800b324:	9207      	str	r2, [sp, #28]
 800b326:	e014      	b.n	800b352 <_vfiprintf_r+0x156>
 800b328:	eba0 0308 	sub.w	r3, r0, r8
 800b32c:	fa09 f303 	lsl.w	r3, r9, r3
 800b330:	4313      	orrs	r3, r2
 800b332:	9304      	str	r3, [sp, #16]
 800b334:	46a2      	mov	sl, r4
 800b336:	e7d2      	b.n	800b2de <_vfiprintf_r+0xe2>
 800b338:	9b03      	ldr	r3, [sp, #12]
 800b33a:	1d19      	adds	r1, r3, #4
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	9103      	str	r1, [sp, #12]
 800b340:	2b00      	cmp	r3, #0
 800b342:	bfbb      	ittet	lt
 800b344:	425b      	neglt	r3, r3
 800b346:	f042 0202 	orrlt.w	r2, r2, #2
 800b34a:	9307      	strge	r3, [sp, #28]
 800b34c:	9307      	strlt	r3, [sp, #28]
 800b34e:	bfb8      	it	lt
 800b350:	9204      	strlt	r2, [sp, #16]
 800b352:	7823      	ldrb	r3, [r4, #0]
 800b354:	2b2e      	cmp	r3, #46	; 0x2e
 800b356:	d10c      	bne.n	800b372 <_vfiprintf_r+0x176>
 800b358:	7863      	ldrb	r3, [r4, #1]
 800b35a:	2b2a      	cmp	r3, #42	; 0x2a
 800b35c:	d135      	bne.n	800b3ca <_vfiprintf_r+0x1ce>
 800b35e:	9b03      	ldr	r3, [sp, #12]
 800b360:	1d1a      	adds	r2, r3, #4
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	9203      	str	r2, [sp, #12]
 800b366:	2b00      	cmp	r3, #0
 800b368:	bfb8      	it	lt
 800b36a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b36e:	3402      	adds	r4, #2
 800b370:	9305      	str	r3, [sp, #20]
 800b372:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b458 <_vfiprintf_r+0x25c>
 800b376:	7821      	ldrb	r1, [r4, #0]
 800b378:	2203      	movs	r2, #3
 800b37a:	4650      	mov	r0, sl
 800b37c:	f7f4 ff30 	bl	80001e0 <memchr>
 800b380:	b140      	cbz	r0, 800b394 <_vfiprintf_r+0x198>
 800b382:	2340      	movs	r3, #64	; 0x40
 800b384:	eba0 000a 	sub.w	r0, r0, sl
 800b388:	fa03 f000 	lsl.w	r0, r3, r0
 800b38c:	9b04      	ldr	r3, [sp, #16]
 800b38e:	4303      	orrs	r3, r0
 800b390:	3401      	adds	r4, #1
 800b392:	9304      	str	r3, [sp, #16]
 800b394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b398:	482c      	ldr	r0, [pc, #176]	; (800b44c <_vfiprintf_r+0x250>)
 800b39a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b39e:	2206      	movs	r2, #6
 800b3a0:	f7f4 ff1e 	bl	80001e0 <memchr>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	d03f      	beq.n	800b428 <_vfiprintf_r+0x22c>
 800b3a8:	4b29      	ldr	r3, [pc, #164]	; (800b450 <_vfiprintf_r+0x254>)
 800b3aa:	bb1b      	cbnz	r3, 800b3f4 <_vfiprintf_r+0x1f8>
 800b3ac:	9b03      	ldr	r3, [sp, #12]
 800b3ae:	3307      	adds	r3, #7
 800b3b0:	f023 0307 	bic.w	r3, r3, #7
 800b3b4:	3308      	adds	r3, #8
 800b3b6:	9303      	str	r3, [sp, #12]
 800b3b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ba:	443b      	add	r3, r7
 800b3bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b3be:	e767      	b.n	800b290 <_vfiprintf_r+0x94>
 800b3c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3c4:	460c      	mov	r4, r1
 800b3c6:	2001      	movs	r0, #1
 800b3c8:	e7a5      	b.n	800b316 <_vfiprintf_r+0x11a>
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	3401      	adds	r4, #1
 800b3ce:	9305      	str	r3, [sp, #20]
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	f04f 0c0a 	mov.w	ip, #10
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3dc:	3a30      	subs	r2, #48	; 0x30
 800b3de:	2a09      	cmp	r2, #9
 800b3e0:	d903      	bls.n	800b3ea <_vfiprintf_r+0x1ee>
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d0c5      	beq.n	800b372 <_vfiprintf_r+0x176>
 800b3e6:	9105      	str	r1, [sp, #20]
 800b3e8:	e7c3      	b.n	800b372 <_vfiprintf_r+0x176>
 800b3ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e7f0      	b.n	800b3d6 <_vfiprintf_r+0x1da>
 800b3f4:	ab03      	add	r3, sp, #12
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	462a      	mov	r2, r5
 800b3fa:	4b16      	ldr	r3, [pc, #88]	; (800b454 <_vfiprintf_r+0x258>)
 800b3fc:	a904      	add	r1, sp, #16
 800b3fe:	4630      	mov	r0, r6
 800b400:	f7fc f884 	bl	800750c <_printf_float>
 800b404:	4607      	mov	r7, r0
 800b406:	1c78      	adds	r0, r7, #1
 800b408:	d1d6      	bne.n	800b3b8 <_vfiprintf_r+0x1bc>
 800b40a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b40c:	07d9      	lsls	r1, r3, #31
 800b40e:	d405      	bmi.n	800b41c <_vfiprintf_r+0x220>
 800b410:	89ab      	ldrh	r3, [r5, #12]
 800b412:	059a      	lsls	r2, r3, #22
 800b414:	d402      	bmi.n	800b41c <_vfiprintf_r+0x220>
 800b416:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b418:	f000 faa1 	bl	800b95e <__retarget_lock_release_recursive>
 800b41c:	89ab      	ldrh	r3, [r5, #12]
 800b41e:	065b      	lsls	r3, r3, #25
 800b420:	f53f af12 	bmi.w	800b248 <_vfiprintf_r+0x4c>
 800b424:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b426:	e711      	b.n	800b24c <_vfiprintf_r+0x50>
 800b428:	ab03      	add	r3, sp, #12
 800b42a:	9300      	str	r3, [sp, #0]
 800b42c:	462a      	mov	r2, r5
 800b42e:	4b09      	ldr	r3, [pc, #36]	; (800b454 <_vfiprintf_r+0x258>)
 800b430:	a904      	add	r1, sp, #16
 800b432:	4630      	mov	r0, r6
 800b434:	f7fc fb0e 	bl	8007a54 <_printf_i>
 800b438:	e7e4      	b.n	800b404 <_vfiprintf_r+0x208>
 800b43a:	bf00      	nop
 800b43c:	0800c0d4 	.word	0x0800c0d4
 800b440:	0800c0f4 	.word	0x0800c0f4
 800b444:	0800c0b4 	.word	0x0800c0b4
 800b448:	0800c064 	.word	0x0800c064
 800b44c:	0800c06e 	.word	0x0800c06e
 800b450:	0800750d 	.word	0x0800750d
 800b454:	0800b1d7 	.word	0x0800b1d7
 800b458:	0800c06a 	.word	0x0800c06a

0800b45c <__swbuf_r>:
 800b45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b45e:	460e      	mov	r6, r1
 800b460:	4614      	mov	r4, r2
 800b462:	4605      	mov	r5, r0
 800b464:	b118      	cbz	r0, 800b46e <__swbuf_r+0x12>
 800b466:	6983      	ldr	r3, [r0, #24]
 800b468:	b90b      	cbnz	r3, 800b46e <__swbuf_r+0x12>
 800b46a:	f000 f9d9 	bl	800b820 <__sinit>
 800b46e:	4b21      	ldr	r3, [pc, #132]	; (800b4f4 <__swbuf_r+0x98>)
 800b470:	429c      	cmp	r4, r3
 800b472:	d12b      	bne.n	800b4cc <__swbuf_r+0x70>
 800b474:	686c      	ldr	r4, [r5, #4]
 800b476:	69a3      	ldr	r3, [r4, #24]
 800b478:	60a3      	str	r3, [r4, #8]
 800b47a:	89a3      	ldrh	r3, [r4, #12]
 800b47c:	071a      	lsls	r2, r3, #28
 800b47e:	d52f      	bpl.n	800b4e0 <__swbuf_r+0x84>
 800b480:	6923      	ldr	r3, [r4, #16]
 800b482:	b36b      	cbz	r3, 800b4e0 <__swbuf_r+0x84>
 800b484:	6923      	ldr	r3, [r4, #16]
 800b486:	6820      	ldr	r0, [r4, #0]
 800b488:	1ac0      	subs	r0, r0, r3
 800b48a:	6963      	ldr	r3, [r4, #20]
 800b48c:	b2f6      	uxtb	r6, r6
 800b48e:	4283      	cmp	r3, r0
 800b490:	4637      	mov	r7, r6
 800b492:	dc04      	bgt.n	800b49e <__swbuf_r+0x42>
 800b494:	4621      	mov	r1, r4
 800b496:	4628      	mov	r0, r5
 800b498:	f000 f92e 	bl	800b6f8 <_fflush_r>
 800b49c:	bb30      	cbnz	r0, 800b4ec <__swbuf_r+0x90>
 800b49e:	68a3      	ldr	r3, [r4, #8]
 800b4a0:	3b01      	subs	r3, #1
 800b4a2:	60a3      	str	r3, [r4, #8]
 800b4a4:	6823      	ldr	r3, [r4, #0]
 800b4a6:	1c5a      	adds	r2, r3, #1
 800b4a8:	6022      	str	r2, [r4, #0]
 800b4aa:	701e      	strb	r6, [r3, #0]
 800b4ac:	6963      	ldr	r3, [r4, #20]
 800b4ae:	3001      	adds	r0, #1
 800b4b0:	4283      	cmp	r3, r0
 800b4b2:	d004      	beq.n	800b4be <__swbuf_r+0x62>
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	07db      	lsls	r3, r3, #31
 800b4b8:	d506      	bpl.n	800b4c8 <__swbuf_r+0x6c>
 800b4ba:	2e0a      	cmp	r6, #10
 800b4bc:	d104      	bne.n	800b4c8 <__swbuf_r+0x6c>
 800b4be:	4621      	mov	r1, r4
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	f000 f919 	bl	800b6f8 <_fflush_r>
 800b4c6:	b988      	cbnz	r0, 800b4ec <__swbuf_r+0x90>
 800b4c8:	4638      	mov	r0, r7
 800b4ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4cc:	4b0a      	ldr	r3, [pc, #40]	; (800b4f8 <__swbuf_r+0x9c>)
 800b4ce:	429c      	cmp	r4, r3
 800b4d0:	d101      	bne.n	800b4d6 <__swbuf_r+0x7a>
 800b4d2:	68ac      	ldr	r4, [r5, #8]
 800b4d4:	e7cf      	b.n	800b476 <__swbuf_r+0x1a>
 800b4d6:	4b09      	ldr	r3, [pc, #36]	; (800b4fc <__swbuf_r+0xa0>)
 800b4d8:	429c      	cmp	r4, r3
 800b4da:	bf08      	it	eq
 800b4dc:	68ec      	ldreq	r4, [r5, #12]
 800b4de:	e7ca      	b.n	800b476 <__swbuf_r+0x1a>
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f000 f80c 	bl	800b500 <__swsetup_r>
 800b4e8:	2800      	cmp	r0, #0
 800b4ea:	d0cb      	beq.n	800b484 <__swbuf_r+0x28>
 800b4ec:	f04f 37ff 	mov.w	r7, #4294967295
 800b4f0:	e7ea      	b.n	800b4c8 <__swbuf_r+0x6c>
 800b4f2:	bf00      	nop
 800b4f4:	0800c0d4 	.word	0x0800c0d4
 800b4f8:	0800c0f4 	.word	0x0800c0f4
 800b4fc:	0800c0b4 	.word	0x0800c0b4

0800b500 <__swsetup_r>:
 800b500:	4b32      	ldr	r3, [pc, #200]	; (800b5cc <__swsetup_r+0xcc>)
 800b502:	b570      	push	{r4, r5, r6, lr}
 800b504:	681d      	ldr	r5, [r3, #0]
 800b506:	4606      	mov	r6, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	b125      	cbz	r5, 800b516 <__swsetup_r+0x16>
 800b50c:	69ab      	ldr	r3, [r5, #24]
 800b50e:	b913      	cbnz	r3, 800b516 <__swsetup_r+0x16>
 800b510:	4628      	mov	r0, r5
 800b512:	f000 f985 	bl	800b820 <__sinit>
 800b516:	4b2e      	ldr	r3, [pc, #184]	; (800b5d0 <__swsetup_r+0xd0>)
 800b518:	429c      	cmp	r4, r3
 800b51a:	d10f      	bne.n	800b53c <__swsetup_r+0x3c>
 800b51c:	686c      	ldr	r4, [r5, #4]
 800b51e:	89a3      	ldrh	r3, [r4, #12]
 800b520:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b524:	0719      	lsls	r1, r3, #28
 800b526:	d42c      	bmi.n	800b582 <__swsetup_r+0x82>
 800b528:	06dd      	lsls	r5, r3, #27
 800b52a:	d411      	bmi.n	800b550 <__swsetup_r+0x50>
 800b52c:	2309      	movs	r3, #9
 800b52e:	6033      	str	r3, [r6, #0]
 800b530:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b534:	81a3      	strh	r3, [r4, #12]
 800b536:	f04f 30ff 	mov.w	r0, #4294967295
 800b53a:	e03e      	b.n	800b5ba <__swsetup_r+0xba>
 800b53c:	4b25      	ldr	r3, [pc, #148]	; (800b5d4 <__swsetup_r+0xd4>)
 800b53e:	429c      	cmp	r4, r3
 800b540:	d101      	bne.n	800b546 <__swsetup_r+0x46>
 800b542:	68ac      	ldr	r4, [r5, #8]
 800b544:	e7eb      	b.n	800b51e <__swsetup_r+0x1e>
 800b546:	4b24      	ldr	r3, [pc, #144]	; (800b5d8 <__swsetup_r+0xd8>)
 800b548:	429c      	cmp	r4, r3
 800b54a:	bf08      	it	eq
 800b54c:	68ec      	ldreq	r4, [r5, #12]
 800b54e:	e7e6      	b.n	800b51e <__swsetup_r+0x1e>
 800b550:	0758      	lsls	r0, r3, #29
 800b552:	d512      	bpl.n	800b57a <__swsetup_r+0x7a>
 800b554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b556:	b141      	cbz	r1, 800b56a <__swsetup_r+0x6a>
 800b558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b55c:	4299      	cmp	r1, r3
 800b55e:	d002      	beq.n	800b566 <__swsetup_r+0x66>
 800b560:	4630      	mov	r0, r6
 800b562:	f7ff fb67 	bl	800ac34 <_free_r>
 800b566:	2300      	movs	r3, #0
 800b568:	6363      	str	r3, [r4, #52]	; 0x34
 800b56a:	89a3      	ldrh	r3, [r4, #12]
 800b56c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b570:	81a3      	strh	r3, [r4, #12]
 800b572:	2300      	movs	r3, #0
 800b574:	6063      	str	r3, [r4, #4]
 800b576:	6923      	ldr	r3, [r4, #16]
 800b578:	6023      	str	r3, [r4, #0]
 800b57a:	89a3      	ldrh	r3, [r4, #12]
 800b57c:	f043 0308 	orr.w	r3, r3, #8
 800b580:	81a3      	strh	r3, [r4, #12]
 800b582:	6923      	ldr	r3, [r4, #16]
 800b584:	b94b      	cbnz	r3, 800b59a <__swsetup_r+0x9a>
 800b586:	89a3      	ldrh	r3, [r4, #12]
 800b588:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b58c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b590:	d003      	beq.n	800b59a <__swsetup_r+0x9a>
 800b592:	4621      	mov	r1, r4
 800b594:	4630      	mov	r0, r6
 800b596:	f000 fa07 	bl	800b9a8 <__smakebuf_r>
 800b59a:	89a0      	ldrh	r0, [r4, #12]
 800b59c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b5a0:	f010 0301 	ands.w	r3, r0, #1
 800b5a4:	d00a      	beq.n	800b5bc <__swsetup_r+0xbc>
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	60a3      	str	r3, [r4, #8]
 800b5aa:	6963      	ldr	r3, [r4, #20]
 800b5ac:	425b      	negs	r3, r3
 800b5ae:	61a3      	str	r3, [r4, #24]
 800b5b0:	6923      	ldr	r3, [r4, #16]
 800b5b2:	b943      	cbnz	r3, 800b5c6 <__swsetup_r+0xc6>
 800b5b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b5b8:	d1ba      	bne.n	800b530 <__swsetup_r+0x30>
 800b5ba:	bd70      	pop	{r4, r5, r6, pc}
 800b5bc:	0781      	lsls	r1, r0, #30
 800b5be:	bf58      	it	pl
 800b5c0:	6963      	ldrpl	r3, [r4, #20]
 800b5c2:	60a3      	str	r3, [r4, #8]
 800b5c4:	e7f4      	b.n	800b5b0 <__swsetup_r+0xb0>
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	e7f7      	b.n	800b5ba <__swsetup_r+0xba>
 800b5ca:	bf00      	nop
 800b5cc:	20000440 	.word	0x20000440
 800b5d0:	0800c0d4 	.word	0x0800c0d4
 800b5d4:	0800c0f4 	.word	0x0800c0f4
 800b5d8:	0800c0b4 	.word	0x0800c0b4

0800b5dc <abort>:
 800b5dc:	b508      	push	{r3, lr}
 800b5de:	2006      	movs	r0, #6
 800b5e0:	f000 fa52 	bl	800ba88 <raise>
 800b5e4:	2001      	movs	r0, #1
 800b5e6:	f7f7 f86b 	bl	80026c0 <_exit>
	...

0800b5ec <__sflush_r>:
 800b5ec:	898a      	ldrh	r2, [r1, #12]
 800b5ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f2:	4605      	mov	r5, r0
 800b5f4:	0710      	lsls	r0, r2, #28
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	d458      	bmi.n	800b6ac <__sflush_r+0xc0>
 800b5fa:	684b      	ldr	r3, [r1, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	dc05      	bgt.n	800b60c <__sflush_r+0x20>
 800b600:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b602:	2b00      	cmp	r3, #0
 800b604:	dc02      	bgt.n	800b60c <__sflush_r+0x20>
 800b606:	2000      	movs	r0, #0
 800b608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b60c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b60e:	2e00      	cmp	r6, #0
 800b610:	d0f9      	beq.n	800b606 <__sflush_r+0x1a>
 800b612:	2300      	movs	r3, #0
 800b614:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b618:	682f      	ldr	r7, [r5, #0]
 800b61a:	602b      	str	r3, [r5, #0]
 800b61c:	d032      	beq.n	800b684 <__sflush_r+0x98>
 800b61e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b620:	89a3      	ldrh	r3, [r4, #12]
 800b622:	075a      	lsls	r2, r3, #29
 800b624:	d505      	bpl.n	800b632 <__sflush_r+0x46>
 800b626:	6863      	ldr	r3, [r4, #4]
 800b628:	1ac0      	subs	r0, r0, r3
 800b62a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b62c:	b10b      	cbz	r3, 800b632 <__sflush_r+0x46>
 800b62e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b630:	1ac0      	subs	r0, r0, r3
 800b632:	2300      	movs	r3, #0
 800b634:	4602      	mov	r2, r0
 800b636:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b638:	6a21      	ldr	r1, [r4, #32]
 800b63a:	4628      	mov	r0, r5
 800b63c:	47b0      	blx	r6
 800b63e:	1c43      	adds	r3, r0, #1
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	d106      	bne.n	800b652 <__sflush_r+0x66>
 800b644:	6829      	ldr	r1, [r5, #0]
 800b646:	291d      	cmp	r1, #29
 800b648:	d82c      	bhi.n	800b6a4 <__sflush_r+0xb8>
 800b64a:	4a2a      	ldr	r2, [pc, #168]	; (800b6f4 <__sflush_r+0x108>)
 800b64c:	40ca      	lsrs	r2, r1
 800b64e:	07d6      	lsls	r6, r2, #31
 800b650:	d528      	bpl.n	800b6a4 <__sflush_r+0xb8>
 800b652:	2200      	movs	r2, #0
 800b654:	6062      	str	r2, [r4, #4]
 800b656:	04d9      	lsls	r1, r3, #19
 800b658:	6922      	ldr	r2, [r4, #16]
 800b65a:	6022      	str	r2, [r4, #0]
 800b65c:	d504      	bpl.n	800b668 <__sflush_r+0x7c>
 800b65e:	1c42      	adds	r2, r0, #1
 800b660:	d101      	bne.n	800b666 <__sflush_r+0x7a>
 800b662:	682b      	ldr	r3, [r5, #0]
 800b664:	b903      	cbnz	r3, 800b668 <__sflush_r+0x7c>
 800b666:	6560      	str	r0, [r4, #84]	; 0x54
 800b668:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b66a:	602f      	str	r7, [r5, #0]
 800b66c:	2900      	cmp	r1, #0
 800b66e:	d0ca      	beq.n	800b606 <__sflush_r+0x1a>
 800b670:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b674:	4299      	cmp	r1, r3
 800b676:	d002      	beq.n	800b67e <__sflush_r+0x92>
 800b678:	4628      	mov	r0, r5
 800b67a:	f7ff fadb 	bl	800ac34 <_free_r>
 800b67e:	2000      	movs	r0, #0
 800b680:	6360      	str	r0, [r4, #52]	; 0x34
 800b682:	e7c1      	b.n	800b608 <__sflush_r+0x1c>
 800b684:	6a21      	ldr	r1, [r4, #32]
 800b686:	2301      	movs	r3, #1
 800b688:	4628      	mov	r0, r5
 800b68a:	47b0      	blx	r6
 800b68c:	1c41      	adds	r1, r0, #1
 800b68e:	d1c7      	bne.n	800b620 <__sflush_r+0x34>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d0c4      	beq.n	800b620 <__sflush_r+0x34>
 800b696:	2b1d      	cmp	r3, #29
 800b698:	d001      	beq.n	800b69e <__sflush_r+0xb2>
 800b69a:	2b16      	cmp	r3, #22
 800b69c:	d101      	bne.n	800b6a2 <__sflush_r+0xb6>
 800b69e:	602f      	str	r7, [r5, #0]
 800b6a0:	e7b1      	b.n	800b606 <__sflush_r+0x1a>
 800b6a2:	89a3      	ldrh	r3, [r4, #12]
 800b6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6a8:	81a3      	strh	r3, [r4, #12]
 800b6aa:	e7ad      	b.n	800b608 <__sflush_r+0x1c>
 800b6ac:	690f      	ldr	r7, [r1, #16]
 800b6ae:	2f00      	cmp	r7, #0
 800b6b0:	d0a9      	beq.n	800b606 <__sflush_r+0x1a>
 800b6b2:	0793      	lsls	r3, r2, #30
 800b6b4:	680e      	ldr	r6, [r1, #0]
 800b6b6:	bf08      	it	eq
 800b6b8:	694b      	ldreq	r3, [r1, #20]
 800b6ba:	600f      	str	r7, [r1, #0]
 800b6bc:	bf18      	it	ne
 800b6be:	2300      	movne	r3, #0
 800b6c0:	eba6 0807 	sub.w	r8, r6, r7
 800b6c4:	608b      	str	r3, [r1, #8]
 800b6c6:	f1b8 0f00 	cmp.w	r8, #0
 800b6ca:	dd9c      	ble.n	800b606 <__sflush_r+0x1a>
 800b6cc:	6a21      	ldr	r1, [r4, #32]
 800b6ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6d0:	4643      	mov	r3, r8
 800b6d2:	463a      	mov	r2, r7
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	47b0      	blx	r6
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	dc06      	bgt.n	800b6ea <__sflush_r+0xfe>
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6e2:	81a3      	strh	r3, [r4, #12]
 800b6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e8:	e78e      	b.n	800b608 <__sflush_r+0x1c>
 800b6ea:	4407      	add	r7, r0
 800b6ec:	eba8 0800 	sub.w	r8, r8, r0
 800b6f0:	e7e9      	b.n	800b6c6 <__sflush_r+0xda>
 800b6f2:	bf00      	nop
 800b6f4:	20400001 	.word	0x20400001

0800b6f8 <_fflush_r>:
 800b6f8:	b538      	push	{r3, r4, r5, lr}
 800b6fa:	690b      	ldr	r3, [r1, #16]
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	460c      	mov	r4, r1
 800b700:	b913      	cbnz	r3, 800b708 <_fflush_r+0x10>
 800b702:	2500      	movs	r5, #0
 800b704:	4628      	mov	r0, r5
 800b706:	bd38      	pop	{r3, r4, r5, pc}
 800b708:	b118      	cbz	r0, 800b712 <_fflush_r+0x1a>
 800b70a:	6983      	ldr	r3, [r0, #24]
 800b70c:	b90b      	cbnz	r3, 800b712 <_fflush_r+0x1a>
 800b70e:	f000 f887 	bl	800b820 <__sinit>
 800b712:	4b14      	ldr	r3, [pc, #80]	; (800b764 <_fflush_r+0x6c>)
 800b714:	429c      	cmp	r4, r3
 800b716:	d11b      	bne.n	800b750 <_fflush_r+0x58>
 800b718:	686c      	ldr	r4, [r5, #4]
 800b71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d0ef      	beq.n	800b702 <_fflush_r+0xa>
 800b722:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b724:	07d0      	lsls	r0, r2, #31
 800b726:	d404      	bmi.n	800b732 <_fflush_r+0x3a>
 800b728:	0599      	lsls	r1, r3, #22
 800b72a:	d402      	bmi.n	800b732 <_fflush_r+0x3a>
 800b72c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b72e:	f000 f915 	bl	800b95c <__retarget_lock_acquire_recursive>
 800b732:	4628      	mov	r0, r5
 800b734:	4621      	mov	r1, r4
 800b736:	f7ff ff59 	bl	800b5ec <__sflush_r>
 800b73a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b73c:	07da      	lsls	r2, r3, #31
 800b73e:	4605      	mov	r5, r0
 800b740:	d4e0      	bmi.n	800b704 <_fflush_r+0xc>
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	059b      	lsls	r3, r3, #22
 800b746:	d4dd      	bmi.n	800b704 <_fflush_r+0xc>
 800b748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b74a:	f000 f908 	bl	800b95e <__retarget_lock_release_recursive>
 800b74e:	e7d9      	b.n	800b704 <_fflush_r+0xc>
 800b750:	4b05      	ldr	r3, [pc, #20]	; (800b768 <_fflush_r+0x70>)
 800b752:	429c      	cmp	r4, r3
 800b754:	d101      	bne.n	800b75a <_fflush_r+0x62>
 800b756:	68ac      	ldr	r4, [r5, #8]
 800b758:	e7df      	b.n	800b71a <_fflush_r+0x22>
 800b75a:	4b04      	ldr	r3, [pc, #16]	; (800b76c <_fflush_r+0x74>)
 800b75c:	429c      	cmp	r4, r3
 800b75e:	bf08      	it	eq
 800b760:	68ec      	ldreq	r4, [r5, #12]
 800b762:	e7da      	b.n	800b71a <_fflush_r+0x22>
 800b764:	0800c0d4 	.word	0x0800c0d4
 800b768:	0800c0f4 	.word	0x0800c0f4
 800b76c:	0800c0b4 	.word	0x0800c0b4

0800b770 <std>:
 800b770:	2300      	movs	r3, #0
 800b772:	b510      	push	{r4, lr}
 800b774:	4604      	mov	r4, r0
 800b776:	e9c0 3300 	strd	r3, r3, [r0]
 800b77a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b77e:	6083      	str	r3, [r0, #8]
 800b780:	8181      	strh	r1, [r0, #12]
 800b782:	6643      	str	r3, [r0, #100]	; 0x64
 800b784:	81c2      	strh	r2, [r0, #14]
 800b786:	6183      	str	r3, [r0, #24]
 800b788:	4619      	mov	r1, r3
 800b78a:	2208      	movs	r2, #8
 800b78c:	305c      	adds	r0, #92	; 0x5c
 800b78e:	f7fb fe15 	bl	80073bc <memset>
 800b792:	4b05      	ldr	r3, [pc, #20]	; (800b7a8 <std+0x38>)
 800b794:	6263      	str	r3, [r4, #36]	; 0x24
 800b796:	4b05      	ldr	r3, [pc, #20]	; (800b7ac <std+0x3c>)
 800b798:	62a3      	str	r3, [r4, #40]	; 0x28
 800b79a:	4b05      	ldr	r3, [pc, #20]	; (800b7b0 <std+0x40>)
 800b79c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b79e:	4b05      	ldr	r3, [pc, #20]	; (800b7b4 <std+0x44>)
 800b7a0:	6224      	str	r4, [r4, #32]
 800b7a2:	6323      	str	r3, [r4, #48]	; 0x30
 800b7a4:	bd10      	pop	{r4, pc}
 800b7a6:	bf00      	nop
 800b7a8:	0800bac1 	.word	0x0800bac1
 800b7ac:	0800bae3 	.word	0x0800bae3
 800b7b0:	0800bb1b 	.word	0x0800bb1b
 800b7b4:	0800bb3f 	.word	0x0800bb3f

0800b7b8 <_cleanup_r>:
 800b7b8:	4901      	ldr	r1, [pc, #4]	; (800b7c0 <_cleanup_r+0x8>)
 800b7ba:	f000 b8af 	b.w	800b91c <_fwalk_reent>
 800b7be:	bf00      	nop
 800b7c0:	0800b6f9 	.word	0x0800b6f9

0800b7c4 <__sfmoreglue>:
 800b7c4:	b570      	push	{r4, r5, r6, lr}
 800b7c6:	1e4a      	subs	r2, r1, #1
 800b7c8:	2568      	movs	r5, #104	; 0x68
 800b7ca:	4355      	muls	r5, r2
 800b7cc:	460e      	mov	r6, r1
 800b7ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7d2:	f7ff fa7f 	bl	800acd4 <_malloc_r>
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	b140      	cbz	r0, 800b7ec <__sfmoreglue+0x28>
 800b7da:	2100      	movs	r1, #0
 800b7dc:	e9c0 1600 	strd	r1, r6, [r0]
 800b7e0:	300c      	adds	r0, #12
 800b7e2:	60a0      	str	r0, [r4, #8]
 800b7e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7e8:	f7fb fde8 	bl	80073bc <memset>
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	bd70      	pop	{r4, r5, r6, pc}

0800b7f0 <__sfp_lock_acquire>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	; (800b7f8 <__sfp_lock_acquire+0x8>)
 800b7f2:	f000 b8b3 	b.w	800b95c <__retarget_lock_acquire_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	20001270 	.word	0x20001270

0800b7fc <__sfp_lock_release>:
 800b7fc:	4801      	ldr	r0, [pc, #4]	; (800b804 <__sfp_lock_release+0x8>)
 800b7fe:	f000 b8ae 	b.w	800b95e <__retarget_lock_release_recursive>
 800b802:	bf00      	nop
 800b804:	20001270 	.word	0x20001270

0800b808 <__sinit_lock_acquire>:
 800b808:	4801      	ldr	r0, [pc, #4]	; (800b810 <__sinit_lock_acquire+0x8>)
 800b80a:	f000 b8a7 	b.w	800b95c <__retarget_lock_acquire_recursive>
 800b80e:	bf00      	nop
 800b810:	2000126b 	.word	0x2000126b

0800b814 <__sinit_lock_release>:
 800b814:	4801      	ldr	r0, [pc, #4]	; (800b81c <__sinit_lock_release+0x8>)
 800b816:	f000 b8a2 	b.w	800b95e <__retarget_lock_release_recursive>
 800b81a:	bf00      	nop
 800b81c:	2000126b 	.word	0x2000126b

0800b820 <__sinit>:
 800b820:	b510      	push	{r4, lr}
 800b822:	4604      	mov	r4, r0
 800b824:	f7ff fff0 	bl	800b808 <__sinit_lock_acquire>
 800b828:	69a3      	ldr	r3, [r4, #24]
 800b82a:	b11b      	cbz	r3, 800b834 <__sinit+0x14>
 800b82c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b830:	f7ff bff0 	b.w	800b814 <__sinit_lock_release>
 800b834:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b838:	6523      	str	r3, [r4, #80]	; 0x50
 800b83a:	4b13      	ldr	r3, [pc, #76]	; (800b888 <__sinit+0x68>)
 800b83c:	4a13      	ldr	r2, [pc, #76]	; (800b88c <__sinit+0x6c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	62a2      	str	r2, [r4, #40]	; 0x28
 800b842:	42a3      	cmp	r3, r4
 800b844:	bf04      	itt	eq
 800b846:	2301      	moveq	r3, #1
 800b848:	61a3      	streq	r3, [r4, #24]
 800b84a:	4620      	mov	r0, r4
 800b84c:	f000 f820 	bl	800b890 <__sfp>
 800b850:	6060      	str	r0, [r4, #4]
 800b852:	4620      	mov	r0, r4
 800b854:	f000 f81c 	bl	800b890 <__sfp>
 800b858:	60a0      	str	r0, [r4, #8]
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 f818 	bl	800b890 <__sfp>
 800b860:	2200      	movs	r2, #0
 800b862:	60e0      	str	r0, [r4, #12]
 800b864:	2104      	movs	r1, #4
 800b866:	6860      	ldr	r0, [r4, #4]
 800b868:	f7ff ff82 	bl	800b770 <std>
 800b86c:	68a0      	ldr	r0, [r4, #8]
 800b86e:	2201      	movs	r2, #1
 800b870:	2109      	movs	r1, #9
 800b872:	f7ff ff7d 	bl	800b770 <std>
 800b876:	68e0      	ldr	r0, [r4, #12]
 800b878:	2202      	movs	r2, #2
 800b87a:	2112      	movs	r1, #18
 800b87c:	f7ff ff78 	bl	800b770 <std>
 800b880:	2301      	movs	r3, #1
 800b882:	61a3      	str	r3, [r4, #24]
 800b884:	e7d2      	b.n	800b82c <__sinit+0xc>
 800b886:	bf00      	nop
 800b888:	0800bc60 	.word	0x0800bc60
 800b88c:	0800b7b9 	.word	0x0800b7b9

0800b890 <__sfp>:
 800b890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b892:	4607      	mov	r7, r0
 800b894:	f7ff ffac 	bl	800b7f0 <__sfp_lock_acquire>
 800b898:	4b1e      	ldr	r3, [pc, #120]	; (800b914 <__sfp+0x84>)
 800b89a:	681e      	ldr	r6, [r3, #0]
 800b89c:	69b3      	ldr	r3, [r6, #24]
 800b89e:	b913      	cbnz	r3, 800b8a6 <__sfp+0x16>
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	f7ff ffbd 	bl	800b820 <__sinit>
 800b8a6:	3648      	adds	r6, #72	; 0x48
 800b8a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	d503      	bpl.n	800b8b8 <__sfp+0x28>
 800b8b0:	6833      	ldr	r3, [r6, #0]
 800b8b2:	b30b      	cbz	r3, 800b8f8 <__sfp+0x68>
 800b8b4:	6836      	ldr	r6, [r6, #0]
 800b8b6:	e7f7      	b.n	800b8a8 <__sfp+0x18>
 800b8b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b8bc:	b9d5      	cbnz	r5, 800b8f4 <__sfp+0x64>
 800b8be:	4b16      	ldr	r3, [pc, #88]	; (800b918 <__sfp+0x88>)
 800b8c0:	60e3      	str	r3, [r4, #12]
 800b8c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8c6:	6665      	str	r5, [r4, #100]	; 0x64
 800b8c8:	f000 f847 	bl	800b95a <__retarget_lock_init_recursive>
 800b8cc:	f7ff ff96 	bl	800b7fc <__sfp_lock_release>
 800b8d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b8d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8d8:	6025      	str	r5, [r4, #0]
 800b8da:	61a5      	str	r5, [r4, #24]
 800b8dc:	2208      	movs	r2, #8
 800b8de:	4629      	mov	r1, r5
 800b8e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8e4:	f7fb fd6a 	bl	80073bc <memset>
 800b8e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f4:	3468      	adds	r4, #104	; 0x68
 800b8f6:	e7d9      	b.n	800b8ac <__sfp+0x1c>
 800b8f8:	2104      	movs	r1, #4
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	f7ff ff62 	bl	800b7c4 <__sfmoreglue>
 800b900:	4604      	mov	r4, r0
 800b902:	6030      	str	r0, [r6, #0]
 800b904:	2800      	cmp	r0, #0
 800b906:	d1d5      	bne.n	800b8b4 <__sfp+0x24>
 800b908:	f7ff ff78 	bl	800b7fc <__sfp_lock_release>
 800b90c:	230c      	movs	r3, #12
 800b90e:	603b      	str	r3, [r7, #0]
 800b910:	e7ee      	b.n	800b8f0 <__sfp+0x60>
 800b912:	bf00      	nop
 800b914:	0800bc60 	.word	0x0800bc60
 800b918:	ffff0001 	.word	0xffff0001

0800b91c <_fwalk_reent>:
 800b91c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b920:	4606      	mov	r6, r0
 800b922:	4688      	mov	r8, r1
 800b924:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b928:	2700      	movs	r7, #0
 800b92a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b92e:	f1b9 0901 	subs.w	r9, r9, #1
 800b932:	d505      	bpl.n	800b940 <_fwalk_reent+0x24>
 800b934:	6824      	ldr	r4, [r4, #0]
 800b936:	2c00      	cmp	r4, #0
 800b938:	d1f7      	bne.n	800b92a <_fwalk_reent+0xe>
 800b93a:	4638      	mov	r0, r7
 800b93c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b940:	89ab      	ldrh	r3, [r5, #12]
 800b942:	2b01      	cmp	r3, #1
 800b944:	d907      	bls.n	800b956 <_fwalk_reent+0x3a>
 800b946:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b94a:	3301      	adds	r3, #1
 800b94c:	d003      	beq.n	800b956 <_fwalk_reent+0x3a>
 800b94e:	4629      	mov	r1, r5
 800b950:	4630      	mov	r0, r6
 800b952:	47c0      	blx	r8
 800b954:	4307      	orrs	r7, r0
 800b956:	3568      	adds	r5, #104	; 0x68
 800b958:	e7e9      	b.n	800b92e <_fwalk_reent+0x12>

0800b95a <__retarget_lock_init_recursive>:
 800b95a:	4770      	bx	lr

0800b95c <__retarget_lock_acquire_recursive>:
 800b95c:	4770      	bx	lr

0800b95e <__retarget_lock_release_recursive>:
 800b95e:	4770      	bx	lr

0800b960 <__swhatbuf_r>:
 800b960:	b570      	push	{r4, r5, r6, lr}
 800b962:	460e      	mov	r6, r1
 800b964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b968:	2900      	cmp	r1, #0
 800b96a:	b096      	sub	sp, #88	; 0x58
 800b96c:	4614      	mov	r4, r2
 800b96e:	461d      	mov	r5, r3
 800b970:	da07      	bge.n	800b982 <__swhatbuf_r+0x22>
 800b972:	2300      	movs	r3, #0
 800b974:	602b      	str	r3, [r5, #0]
 800b976:	89b3      	ldrh	r3, [r6, #12]
 800b978:	061a      	lsls	r2, r3, #24
 800b97a:	d410      	bmi.n	800b99e <__swhatbuf_r+0x3e>
 800b97c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b980:	e00e      	b.n	800b9a0 <__swhatbuf_r+0x40>
 800b982:	466a      	mov	r2, sp
 800b984:	f000 f902 	bl	800bb8c <_fstat_r>
 800b988:	2800      	cmp	r0, #0
 800b98a:	dbf2      	blt.n	800b972 <__swhatbuf_r+0x12>
 800b98c:	9a01      	ldr	r2, [sp, #4]
 800b98e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b992:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b996:	425a      	negs	r2, r3
 800b998:	415a      	adcs	r2, r3
 800b99a:	602a      	str	r2, [r5, #0]
 800b99c:	e7ee      	b.n	800b97c <__swhatbuf_r+0x1c>
 800b99e:	2340      	movs	r3, #64	; 0x40
 800b9a0:	2000      	movs	r0, #0
 800b9a2:	6023      	str	r3, [r4, #0]
 800b9a4:	b016      	add	sp, #88	; 0x58
 800b9a6:	bd70      	pop	{r4, r5, r6, pc}

0800b9a8 <__smakebuf_r>:
 800b9a8:	898b      	ldrh	r3, [r1, #12]
 800b9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b9ac:	079d      	lsls	r5, r3, #30
 800b9ae:	4606      	mov	r6, r0
 800b9b0:	460c      	mov	r4, r1
 800b9b2:	d507      	bpl.n	800b9c4 <__smakebuf_r+0x1c>
 800b9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b9b8:	6023      	str	r3, [r4, #0]
 800b9ba:	6123      	str	r3, [r4, #16]
 800b9bc:	2301      	movs	r3, #1
 800b9be:	6163      	str	r3, [r4, #20]
 800b9c0:	b002      	add	sp, #8
 800b9c2:	bd70      	pop	{r4, r5, r6, pc}
 800b9c4:	ab01      	add	r3, sp, #4
 800b9c6:	466a      	mov	r2, sp
 800b9c8:	f7ff ffca 	bl	800b960 <__swhatbuf_r>
 800b9cc:	9900      	ldr	r1, [sp, #0]
 800b9ce:	4605      	mov	r5, r0
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	f7ff f97f 	bl	800acd4 <_malloc_r>
 800b9d6:	b948      	cbnz	r0, 800b9ec <__smakebuf_r+0x44>
 800b9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9dc:	059a      	lsls	r2, r3, #22
 800b9de:	d4ef      	bmi.n	800b9c0 <__smakebuf_r+0x18>
 800b9e0:	f023 0303 	bic.w	r3, r3, #3
 800b9e4:	f043 0302 	orr.w	r3, r3, #2
 800b9e8:	81a3      	strh	r3, [r4, #12]
 800b9ea:	e7e3      	b.n	800b9b4 <__smakebuf_r+0xc>
 800b9ec:	4b0d      	ldr	r3, [pc, #52]	; (800ba24 <__smakebuf_r+0x7c>)
 800b9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800b9f0:	89a3      	ldrh	r3, [r4, #12]
 800b9f2:	6020      	str	r0, [r4, #0]
 800b9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9f8:	81a3      	strh	r3, [r4, #12]
 800b9fa:	9b00      	ldr	r3, [sp, #0]
 800b9fc:	6163      	str	r3, [r4, #20]
 800b9fe:	9b01      	ldr	r3, [sp, #4]
 800ba00:	6120      	str	r0, [r4, #16]
 800ba02:	b15b      	cbz	r3, 800ba1c <__smakebuf_r+0x74>
 800ba04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba08:	4630      	mov	r0, r6
 800ba0a:	f000 f8d1 	bl	800bbb0 <_isatty_r>
 800ba0e:	b128      	cbz	r0, 800ba1c <__smakebuf_r+0x74>
 800ba10:	89a3      	ldrh	r3, [r4, #12]
 800ba12:	f023 0303 	bic.w	r3, r3, #3
 800ba16:	f043 0301 	orr.w	r3, r3, #1
 800ba1a:	81a3      	strh	r3, [r4, #12]
 800ba1c:	89a0      	ldrh	r0, [r4, #12]
 800ba1e:	4305      	orrs	r5, r0
 800ba20:	81a5      	strh	r5, [r4, #12]
 800ba22:	e7cd      	b.n	800b9c0 <__smakebuf_r+0x18>
 800ba24:	0800b7b9 	.word	0x0800b7b9

0800ba28 <_malloc_usable_size_r>:
 800ba28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba2c:	1f18      	subs	r0, r3, #4
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	bfbc      	itt	lt
 800ba32:	580b      	ldrlt	r3, [r1, r0]
 800ba34:	18c0      	addlt	r0, r0, r3
 800ba36:	4770      	bx	lr

0800ba38 <_raise_r>:
 800ba38:	291f      	cmp	r1, #31
 800ba3a:	b538      	push	{r3, r4, r5, lr}
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	460d      	mov	r5, r1
 800ba40:	d904      	bls.n	800ba4c <_raise_r+0x14>
 800ba42:	2316      	movs	r3, #22
 800ba44:	6003      	str	r3, [r0, #0]
 800ba46:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4a:	bd38      	pop	{r3, r4, r5, pc}
 800ba4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ba4e:	b112      	cbz	r2, 800ba56 <_raise_r+0x1e>
 800ba50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba54:	b94b      	cbnz	r3, 800ba6a <_raise_r+0x32>
 800ba56:	4620      	mov	r0, r4
 800ba58:	f000 f830 	bl	800babc <_getpid_r>
 800ba5c:	462a      	mov	r2, r5
 800ba5e:	4601      	mov	r1, r0
 800ba60:	4620      	mov	r0, r4
 800ba62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba66:	f000 b817 	b.w	800ba98 <_kill_r>
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d00a      	beq.n	800ba84 <_raise_r+0x4c>
 800ba6e:	1c59      	adds	r1, r3, #1
 800ba70:	d103      	bne.n	800ba7a <_raise_r+0x42>
 800ba72:	2316      	movs	r3, #22
 800ba74:	6003      	str	r3, [r0, #0]
 800ba76:	2001      	movs	r0, #1
 800ba78:	e7e7      	b.n	800ba4a <_raise_r+0x12>
 800ba7a:	2400      	movs	r4, #0
 800ba7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ba80:	4628      	mov	r0, r5
 800ba82:	4798      	blx	r3
 800ba84:	2000      	movs	r0, #0
 800ba86:	e7e0      	b.n	800ba4a <_raise_r+0x12>

0800ba88 <raise>:
 800ba88:	4b02      	ldr	r3, [pc, #8]	; (800ba94 <raise+0xc>)
 800ba8a:	4601      	mov	r1, r0
 800ba8c:	6818      	ldr	r0, [r3, #0]
 800ba8e:	f7ff bfd3 	b.w	800ba38 <_raise_r>
 800ba92:	bf00      	nop
 800ba94:	20000440 	.word	0x20000440

0800ba98 <_kill_r>:
 800ba98:	b538      	push	{r3, r4, r5, lr}
 800ba9a:	4d07      	ldr	r5, [pc, #28]	; (800bab8 <_kill_r+0x20>)
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	4604      	mov	r4, r0
 800baa0:	4608      	mov	r0, r1
 800baa2:	4611      	mov	r1, r2
 800baa4:	602b      	str	r3, [r5, #0]
 800baa6:	f7f6 fdfb 	bl	80026a0 <_kill>
 800baaa:	1c43      	adds	r3, r0, #1
 800baac:	d102      	bne.n	800bab4 <_kill_r+0x1c>
 800baae:	682b      	ldr	r3, [r5, #0]
 800bab0:	b103      	cbz	r3, 800bab4 <_kill_r+0x1c>
 800bab2:	6023      	str	r3, [r4, #0]
 800bab4:	bd38      	pop	{r3, r4, r5, pc}
 800bab6:	bf00      	nop
 800bab8:	20001264 	.word	0x20001264

0800babc <_getpid_r>:
 800babc:	f7f6 bde8 	b.w	8002690 <_getpid>

0800bac0 <__sread>:
 800bac0:	b510      	push	{r4, lr}
 800bac2:	460c      	mov	r4, r1
 800bac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bac8:	f000 f894 	bl	800bbf4 <_read_r>
 800bacc:	2800      	cmp	r0, #0
 800bace:	bfab      	itete	ge
 800bad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bad2:	89a3      	ldrhlt	r3, [r4, #12]
 800bad4:	181b      	addge	r3, r3, r0
 800bad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bada:	bfac      	ite	ge
 800badc:	6563      	strge	r3, [r4, #84]	; 0x54
 800bade:	81a3      	strhlt	r3, [r4, #12]
 800bae0:	bd10      	pop	{r4, pc}

0800bae2 <__swrite>:
 800bae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bae6:	461f      	mov	r7, r3
 800bae8:	898b      	ldrh	r3, [r1, #12]
 800baea:	05db      	lsls	r3, r3, #23
 800baec:	4605      	mov	r5, r0
 800baee:	460c      	mov	r4, r1
 800baf0:	4616      	mov	r6, r2
 800baf2:	d505      	bpl.n	800bb00 <__swrite+0x1e>
 800baf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baf8:	2302      	movs	r3, #2
 800bafa:	2200      	movs	r2, #0
 800bafc:	f000 f868 	bl	800bbd0 <_lseek_r>
 800bb00:	89a3      	ldrh	r3, [r4, #12]
 800bb02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb0a:	81a3      	strh	r3, [r4, #12]
 800bb0c:	4632      	mov	r2, r6
 800bb0e:	463b      	mov	r3, r7
 800bb10:	4628      	mov	r0, r5
 800bb12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb16:	f000 b817 	b.w	800bb48 <_write_r>

0800bb1a <__sseek>:
 800bb1a:	b510      	push	{r4, lr}
 800bb1c:	460c      	mov	r4, r1
 800bb1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb22:	f000 f855 	bl	800bbd0 <_lseek_r>
 800bb26:	1c43      	adds	r3, r0, #1
 800bb28:	89a3      	ldrh	r3, [r4, #12]
 800bb2a:	bf15      	itete	ne
 800bb2c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb36:	81a3      	strheq	r3, [r4, #12]
 800bb38:	bf18      	it	ne
 800bb3a:	81a3      	strhne	r3, [r4, #12]
 800bb3c:	bd10      	pop	{r4, pc}

0800bb3e <__sclose>:
 800bb3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb42:	f000 b813 	b.w	800bb6c <_close_r>
	...

0800bb48 <_write_r>:
 800bb48:	b538      	push	{r3, r4, r5, lr}
 800bb4a:	4d07      	ldr	r5, [pc, #28]	; (800bb68 <_write_r+0x20>)
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	4608      	mov	r0, r1
 800bb50:	4611      	mov	r1, r2
 800bb52:	2200      	movs	r2, #0
 800bb54:	602a      	str	r2, [r5, #0]
 800bb56:	461a      	mov	r2, r3
 800bb58:	f7f6 fdd9 	bl	800270e <_write>
 800bb5c:	1c43      	adds	r3, r0, #1
 800bb5e:	d102      	bne.n	800bb66 <_write_r+0x1e>
 800bb60:	682b      	ldr	r3, [r5, #0]
 800bb62:	b103      	cbz	r3, 800bb66 <_write_r+0x1e>
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	bd38      	pop	{r3, r4, r5, pc}
 800bb68:	20001264 	.word	0x20001264

0800bb6c <_close_r>:
 800bb6c:	b538      	push	{r3, r4, r5, lr}
 800bb6e:	4d06      	ldr	r5, [pc, #24]	; (800bb88 <_close_r+0x1c>)
 800bb70:	2300      	movs	r3, #0
 800bb72:	4604      	mov	r4, r0
 800bb74:	4608      	mov	r0, r1
 800bb76:	602b      	str	r3, [r5, #0]
 800bb78:	f7f6 fde5 	bl	8002746 <_close>
 800bb7c:	1c43      	adds	r3, r0, #1
 800bb7e:	d102      	bne.n	800bb86 <_close_r+0x1a>
 800bb80:	682b      	ldr	r3, [r5, #0]
 800bb82:	b103      	cbz	r3, 800bb86 <_close_r+0x1a>
 800bb84:	6023      	str	r3, [r4, #0]
 800bb86:	bd38      	pop	{r3, r4, r5, pc}
 800bb88:	20001264 	.word	0x20001264

0800bb8c <_fstat_r>:
 800bb8c:	b538      	push	{r3, r4, r5, lr}
 800bb8e:	4d07      	ldr	r5, [pc, #28]	; (800bbac <_fstat_r+0x20>)
 800bb90:	2300      	movs	r3, #0
 800bb92:	4604      	mov	r4, r0
 800bb94:	4608      	mov	r0, r1
 800bb96:	4611      	mov	r1, r2
 800bb98:	602b      	str	r3, [r5, #0]
 800bb9a:	f7f6 fde0 	bl	800275e <_fstat>
 800bb9e:	1c43      	adds	r3, r0, #1
 800bba0:	d102      	bne.n	800bba8 <_fstat_r+0x1c>
 800bba2:	682b      	ldr	r3, [r5, #0]
 800bba4:	b103      	cbz	r3, 800bba8 <_fstat_r+0x1c>
 800bba6:	6023      	str	r3, [r4, #0]
 800bba8:	bd38      	pop	{r3, r4, r5, pc}
 800bbaa:	bf00      	nop
 800bbac:	20001264 	.word	0x20001264

0800bbb0 <_isatty_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	4d06      	ldr	r5, [pc, #24]	; (800bbcc <_isatty_r+0x1c>)
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	602b      	str	r3, [r5, #0]
 800bbbc:	f7f6 fddf 	bl	800277e <_isatty>
 800bbc0:	1c43      	adds	r3, r0, #1
 800bbc2:	d102      	bne.n	800bbca <_isatty_r+0x1a>
 800bbc4:	682b      	ldr	r3, [r5, #0]
 800bbc6:	b103      	cbz	r3, 800bbca <_isatty_r+0x1a>
 800bbc8:	6023      	str	r3, [r4, #0]
 800bbca:	bd38      	pop	{r3, r4, r5, pc}
 800bbcc:	20001264 	.word	0x20001264

0800bbd0 <_lseek_r>:
 800bbd0:	b538      	push	{r3, r4, r5, lr}
 800bbd2:	4d07      	ldr	r5, [pc, #28]	; (800bbf0 <_lseek_r+0x20>)
 800bbd4:	4604      	mov	r4, r0
 800bbd6:	4608      	mov	r0, r1
 800bbd8:	4611      	mov	r1, r2
 800bbda:	2200      	movs	r2, #0
 800bbdc:	602a      	str	r2, [r5, #0]
 800bbde:	461a      	mov	r2, r3
 800bbe0:	f7f6 fdd8 	bl	8002794 <_lseek>
 800bbe4:	1c43      	adds	r3, r0, #1
 800bbe6:	d102      	bne.n	800bbee <_lseek_r+0x1e>
 800bbe8:	682b      	ldr	r3, [r5, #0]
 800bbea:	b103      	cbz	r3, 800bbee <_lseek_r+0x1e>
 800bbec:	6023      	str	r3, [r4, #0]
 800bbee:	bd38      	pop	{r3, r4, r5, pc}
 800bbf0:	20001264 	.word	0x20001264

0800bbf4 <_read_r>:
 800bbf4:	b538      	push	{r3, r4, r5, lr}
 800bbf6:	4d07      	ldr	r5, [pc, #28]	; (800bc14 <_read_r+0x20>)
 800bbf8:	4604      	mov	r4, r0
 800bbfa:	4608      	mov	r0, r1
 800bbfc:	4611      	mov	r1, r2
 800bbfe:	2200      	movs	r2, #0
 800bc00:	602a      	str	r2, [r5, #0]
 800bc02:	461a      	mov	r2, r3
 800bc04:	f7f6 fd66 	bl	80026d4 <_read>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d102      	bne.n	800bc12 <_read_r+0x1e>
 800bc0c:	682b      	ldr	r3, [r5, #0]
 800bc0e:	b103      	cbz	r3, 800bc12 <_read_r+0x1e>
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	20001264 	.word	0x20001264

0800bc18 <_init>:
 800bc18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc1a:	bf00      	nop
 800bc1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc1e:	bc08      	pop	{r3}
 800bc20:	469e      	mov	lr, r3
 800bc22:	4770      	bx	lr

0800bc24 <_fini>:
 800bc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc26:	bf00      	nop
 800bc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc2a:	bc08      	pop	{r3}
 800bc2c:	469e      	mov	lr, r3
 800bc2e:	4770      	bx	lr
