--------------------------------------------------------------------------------
Release 8.1i Trace I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:\Xilinx\bin\nt\trce.exe -ise EXA-5b.ise -intstyle ise -e 3 -l 3 -s 5 -xml
object_co object_co.ncd -o object_co.twr object_co.pcf


Design file:              object_co.ncd
Physical constraint file: object_co.pcf
Device,speed:             xc3s200,-5 (PRODUCTION 1.37 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
reset       |    6.289(R)|    0.765(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
sel<0>      |    9.630(R)|clk_BUFGP         |   0.000|
sel<1>      |    9.581(R)|clk_BUFGP         |   0.000|
sel<2>      |    9.578(R)|clk_BUFGP         |   0.000|
sel<3>      |    9.256(R)|clk_BUFGP         |   0.000|
y<0>        |    8.847(R)|clk_BUFGP         |   0.000|
y<1>        |    8.405(R)|clk_BUFGP         |   0.000|
y<2>        |    8.646(R)|clk_BUFGP         |   0.000|
y<3>        |    8.703(R)|clk_BUFGP         |   0.000|
y<4>        |    8.354(R)|clk_BUFGP         |   0.000|
y<5>        |    8.077(R)|clk_BUFGP         |   0.000|
y<6>        |    8.043(R)|clk_BUFGP         |   0.000|
y<7>        |    8.687(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.910|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Tue Jan 16 16:43:16 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 106 MB
