# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart {C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart" C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 01:32:32 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db {C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db" C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 01:32:32 on Nov 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart {C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:32 on Nov 06,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart" C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv 
# -- Compiling package conf_t
# -- Compiling module uart
# -- Importing package conf_t
# 
# Top level modules:
# 	uart
# End time: 01:32:33 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# reading C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
# Loading project tb_uart_sim
