{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686927116490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686927116490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 15:51:56 2023 " "Processing started: Fri Jun 16 15:51:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686927116490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927116490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccessControlSystem -c AccessControlSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccessControlSystem -c AccessControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927116490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686927117195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686927117195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/dispatcher/dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/dispatcher/dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher_tb-Dispatcher_tb_arch " "Found design unit 1: Dispatcher_tb-Dispatcher_tb_arch" {  } { { "../Dispatcher/Dispatcher_tb.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher_tb " "Found entity 1: Dispatcher_tb" {  } { { "../Dispatcher/Dispatcher_tb.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/dispatcher/dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/dispatcher/dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dispatcher-behavioral " "Found design unit 1: Dispatcher-behavioral" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dispatcher " "Found entity 1: Dispatcher" {  } { { "../Dispatcher/Dispatcher.vhd" "" { Text "C:/ISEL/LIC/Dispatcher/Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/slcdc/slcdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/slcdc/slcdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLCDC-logic " "Found design unit 1: SLCDC-logic" {  } { { "../SLCDC/SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLCDC " "Found entity 1: SLCDC" {  } { { "../SLCDC/SLCDC.vhd" "" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/counterupdown3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/counterupdown3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorUpDown3_tb-ContadorUpDown3_tb_arch " "Found design unit 1: ContadorUpDown3_tb-ContadorUpDown3_tb_arch" {  } { { "../Serial Receiver/CounterUpDown3_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorUpDown3_tb " "Found entity 1: ContadorUpDown3_tb" {  } { { "../Serial Receiver/CounterUpDown3_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/counterupdown3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/counterupdown3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorUpDown3-logic " "Found design unit 1: ContadorUpDown3-logic" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorUpDown3 " "Found entity 1: ContadorUpDown3" {  } { { "../Serial Receiver/CounterUpDown3.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/CounterUpDown3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/shiftreg5_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/shiftreg5_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg5_tb-shiftReg5_tb_arch " "Found design unit 1: shiftReg5_tb-shiftReg5_tb_arch" {  } { { "../Serial Receiver/shiftReg5_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg5_tb " "Found entity 1: shiftReg5_tb" {  } { { "../Serial Receiver/shiftReg5_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/shiftreg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/shiftreg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg5-logic " "Found design unit 1: shiftReg5-logic" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg5 " "Found entity 1: shiftReg5" {  } { { "../Serial Receiver/shiftReg5.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/shiftReg5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialreceiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialreceiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiver_tb-serialReceiver_tb_arch " "Found design unit 1: serialReceiver_tb-serialReceiver_tb_arch" {  } { { "../Serial Receiver/SerialReceiver_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiver_tb " "Found entity 1: serialReceiver_tb" {  } { { "../Serial Receiver/SerialReceiver_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialreceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialreceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReceiver-logic " "Found design unit 1: SerialReceiver-logic" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReceiver " "Found entity 1: SerialReceiver" {  } { { "../Serial Receiver/SerialReceiver.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialcontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialcontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialControl_tb-serialControl_tb_arch " "Found design unit 1: serialControl_tb-serialControl_tb_arch" {  } { { "../Serial Receiver/SerialControl_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialControl_tb " "Found entity 1: serialControl_tb" {  } { { "../Serial Receiver/SerialControl_tb.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/serial receiver/serialcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/serial receiver/serialcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialControl-behavioral " "Found design unit 1: SerialControl-behavioral" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialControl " "Found entity 1: SerialControl" {  } { { "../Serial Receiver/SerialControl.vhd" "" { Text "C:/ISEL/LIC/Serial Receiver/SerialControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/shiftregister_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/shiftregister_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_lr-Structural " "Found design unit 1: ShiftRegister_lr-Structural" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_lr " "Found entity 1: ShiftRegister_lr" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/register_d_e_r_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/register_d_e_r_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_D_E_R_value-Behavioral " "Found design unit 1: register_D_E_R_value-Behavioral" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_D_E_R_value " "Found entity 1: register_D_E_R_value" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "../DoorMechanism/DoorMechanism/full_adder.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/full_adder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../DoorMechanism/DoorMechanism/full_adder.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/full_adder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/door_mecanism.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/door_mecanism.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_mecanism-behavioral " "Found design unit 1: door_mecanism-behavioral" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_mecanism " "Found entity 1: door_mecanism" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/door_emulation_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/door_emulation_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 door_emulation_seg-behavioral " "Found design unit 1: door_emulation_seg-behavioral" {  } { { "../DoorMechanism/DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_emulation_seg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""} { "Info" "ISGN_ENTITY_NAME" "1 door_emulation_seg " "Found entity 1: door_emulation_seg" {  } { { "../DoorMechanism/DoorMechanism/door_emulation_seg.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_emulation_seg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/counter_pl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/counter_pl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_pl-Structural " "Found design unit 1: counter_pl-Structural" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_pl " "Found entity 1: counter_pl" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doormechanism/doormechanism/adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doormechanism/doormechanism/adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structural " "Found design unit 1: adder_rc-Structural" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doorcontroller/doorcontroller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doorcontroller/doorcontroller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController_tb-DoorController_tb_arch " "Found design unit 1: DoorController_tb-DoorController_tb_arch" {  } { { "../DoorController/DoorController_tb.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController_tb " "Found entity 1: DoorController_tb" {  } { { "../DoorController/DoorController_tb.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/doorcontroller/doorcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/doorcontroller/doorcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoorController-behavioral " "Found design unit 1: DoorController-behavioral" {  } { { "../DoorController/DoorController.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoorController " "Found entity 1: DoorController" {  } { { "../DoorController/DoorController.vhd" "" { Text "C:/ISEL/LIC/DoorController/DoorController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/serialreceiverdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/serialreceiverdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiverDC_tb-serialReceiverDC_tb_arch " "Found design unit 1: serialReceiverDC_tb-serialReceiverDC_tb_arch" {  } { { "../SDC/serialReceiverDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiverDC_tb " "Found entity 1: serialReceiverDC_tb" {  } { { "../SDC/serialReceiverDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/serialreceiverdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/serialreceiverdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialReceiverDC-serialReceiver_arch " "Found design unit 1: serialReceiverDC-serialReceiver_arch" {  } { { "../SDC/serialReceiverDC.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialReceiverDC " "Found entity 1: serialReceiverDC" {  } { { "../SDC/serialReceiverDC.vhd" "" { Text "C:/ISEL/LIC/SDC/serialReceiverDC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/sdc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/sdc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC_tb-SDC_tb_arch " "Found design unit 1: SDC_tb-SDC_tb_arch" {  } { { "../SDC/SDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC_tb " "Found entity 1: SDC_tb" {  } { { "../SDC/SDC_tb.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/sdc/sdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/sdc/sdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDC-logic " "Found design unit 1: SDC-logic" {  } { { "../SDC/SDC.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDC " "Found entity 1: SDC" {  } { { "../SDC/SDC.vhd" "" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/registo4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/registo4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo4-logic " "Found design unit 1: Registo4-logic" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130228 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo4 " "Found entity 1: Registo4" {  } { { "../OutputBuffer/Registo4.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/Registo4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/outputbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/outputbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer_tb-behavioral " "Found design unit 1: OutputBuffer_tb-behavioral" {  } { { "../OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer_tb " "Found entity 1: OutputBuffer_tb" {  } { { "../OutputBuffer/OutputBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/outputbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/outputbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputBuffer-OutputBuffer_arq " "Found design unit 1: OutputBuffer-OutputBuffer_arq" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputBuffer " "Found entity 1: OutputBuffer" {  } { { "../OutputBuffer/OutputBuffer.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/buffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/buffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl_tb-behavioral " "Found design unit 1: BufferControl_tb-behavioral" {  } { { "../OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl_tb " "Found entity 1: BufferControl_tb" {  } { { "../OutputBuffer/BufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/outputbuffer/buffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/outputbuffer/buffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BufferControl-behavioral " "Found design unit 1: BufferControl-behavioral" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""} { "Info" "ISGN_ENTITY_NAME" "1 BufferControl " "Found entity 1: BufferControl" {  } { { "../OutputBuffer/BufferControl.vhd" "" { Text "C:/ISEL/LIC/OutputBuffer/BufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl_tb-RingBufferControl_tb_arch " "Found design unit 1: RingBufferControl_tb-RingBufferControl_tb_arch" {  } { { "../RingBuffer/RingBufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl_tb " "Found entity 1: RingBufferControl_tb" {  } { { "../RingBuffer/RingBufferControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-behavioral " "Found design unit 1: RingBufferControl-behavioral" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "../RingBuffer/RingBufferControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBufferControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer_tb-RingBuffer_tb_arch " "Found design unit 1: RingBuffer_tb-RingBuffer_tb_arch" {  } { { "../RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer_tb " "Found entity 1: RingBuffer_tb" {  } { { "../RingBuffer/RingBuffer_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringBuffer-logic " "Found design unit 1: ringBuffer-logic" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringBuffer " "Found entity 1: ringBuffer" {  } { { "../RingBuffer/RingBuffer.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/registo3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/registo3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo3_tb-behavioral " "Found design unit 1: Registo3_tb-behavioral" {  } { { "../RingBuffer/registo3_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/registo3_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo3_tb " "Found entity 1: Registo3_tb" {  } { { "../RingBuffer/registo3_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/registo3_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/registo3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/registo3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo3-logic " "Found design unit 1: Registo3-logic" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo3 " "Found entity 1: Registo3" {  } { { "../RingBuffer/Registo3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Registo3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/mux21_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/mux21_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21_tb-behavioral " "Found design unit 1: mux21_tb-behavioral" {  } { { "../RingBuffer/mux21_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21_tb " "Found entity 1: mux21_tb" {  } { { "../RingBuffer/mux21_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-arq_mux21 " "Found design unit 1: mux21-arq_mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../RingBuffer/mux21.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/memoryadresscontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/memoryadresscontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryAdressControl_tb-behavioral " "Found design unit 1: memoryAdressControl_tb-behavioral" {  } { { "../RingBuffer/memoryAdressControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryAdressControl_tb " "Found entity 1: memoryAdressControl_tb" {  } { { "../RingBuffer/memoryAdressControl_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/memoryadresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/memoryadresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryAdressControl-arq_memoryAdressControl " "Found design unit 1: memoryAdressControl-arq_memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryAdressControl " "Found entity 1: memoryAdressControl" {  } { { "../RingBuffer/memoryAdressControl.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-logic " "Found design unit 1: HA-logic" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../RingBuffer/HA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-logic " "Found design unit 1: FA-logic" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../RingBuffer/FA.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/contador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/contador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_tb-Contador_tb_arch " "Found design unit 1: Contador_tb-Contador_tb_arch" {  } { { "../RingBuffer/Contador_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_tb " "Found entity 1: Contador_tb" {  } { { "../RingBuffer/Contador_tb.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-logic " "Found design unit 1: Contador-logic" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "../RingBuffer/Contador.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/addsub3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/addsub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub3-logic " "Found design unit 1: AddSub3-logic" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub3 " "Found entity 1: AddSub3" {  } { { "../RingBuffer/AddSub3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/ringbuffer/adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/ringbuffer/adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder3-logic " "Found design unit 1: Adder3-logic" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder3 " "Found entity 1: Adder3" {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/usbport/usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/usbport/usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../KeyScan/FFD.vhd" "" { Text "C:/ISEL/LIC/KeyScan/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC-arq_DEC " "Found design unit 1: DEC-arq_DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "../KeyScan/DEC.vhd" "" { Text "C:/ISEL/LIC/KeyScan/DEC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-logic " "Found design unit 1: Counter-logic" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../KeyScan/Counter.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux41 ../KeyScan/Mux41.vhd " "Entity \"Mux41\" obtained from \"../KeyScan/Mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41-logic " "Found design unit 1: Mux41-logic" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41 " "Found entity 1: Mux41" {  } { { "../KeyScan/Mux41.vhd" "" { Text "C:/ISEL/LIC/KeyScan/Mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/keyscan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/keyscan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan_tb-behavioral " "Found design unit 1: KeyScan_tb-behavioral" {  } { { "../KeyScan/KeyScan_tb.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130322 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan_tb " "Found entity 1: KeyScan_tb" {  } { { "../KeyScan/KeyScan_tb.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyscan/keyscan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyscan/keyscan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyScan-logic " "Found design unit 1: KeyScan-logic" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130322 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyScan " "Found entity 1: KeyScan" {  } { { "../KeyScan/KeyScan.vhd" "" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keydecoder/keydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keydecoder/keydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecoder-logic " "Found design unit 1: KeyDecoder-logic" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130330 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "../KeyDecoder/KeyDecoder.vhd" "" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keycontrol/keycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keycontrol/keycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyControl-behavioral " "Found design unit 1: KeyControl-behavioral" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130330 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyControl " "Found entity 1: KeyControl" {  } { { "../KeyControl/KeyControl.vhd" "" { Text "C:/ISEL/LIC/KeyControl/KeyControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyboardreader/keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyboardreader/keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyBoardReader-logic " "Found design unit 1: KeyBoardReader-logic" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyBoardReader " "Found entity 1: KeyBoardReader" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/isel/lic/keyboardreader/clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /isel/lic/keyboardreader/clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "../KeyBoardReader/CLKDIV.vhd" "" { Text "C:/ISEL/LIC/KeyBoardReader/CLKDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontrolsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accesscontrolsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccessControlSystem-logic " "Found design unit 1: AccessControlSystem-logic" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccessControlSystem " "Found entity 1: AccessControlSystem" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927130338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccessControlSystem " "Elaborating entity \"AccessControlSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686927130464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoardReader KeyBoardReader:UKeyBoardReader " "Elaborating entity \"KeyBoardReader\" for hierarchy \"KeyBoardReader:UKeyBoardReader\"" {  } { { "AccessControlSystem.vhd" "UKeyBoardReader" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDecoder KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder " "Elaborating entity \"KeyDecoder\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UKeyDecoder" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyScan KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan " "Elaborating entity \"KeyScan\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyScan" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter " "Elaborating entity \"Counter\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\"" {  } { { "../KeyScan/KeyScan.vhd" "UCounter" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0 " "Elaborating entity \"FFD\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Counter:UCounter\|FFD:FF0\"" {  } { { "../KeyScan/Counter.vhd" "FF0" { Text "C:/ISEL/LIC/KeyScan/Counter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC " "Elaborating entity \"DEC\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|DEC:UDEC\"" {  } { { "../KeyScan/KeyScan.vhd" "UDEC" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux41 KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux " "Elaborating entity \"Mux41\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyScan:UKeyScan\|Mux41:UMux\"" {  } { { "../KeyScan/KeyScan.vhd" "UMux" { Text "C:/ISEL/LIC/KeyScan/KeyScan.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyControl KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl " "Elaborating entity \"KeyControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|KeyDecoder:UKeyDecoder\|KeyControl:UKeyControl\"" {  } { { "../KeyDecoder/KeyDecoder.vhd" "UKeyControl" { Text "C:/ISEL/LIC/KeyDecoder/KeyDecoder.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringBuffer KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer " "Elaborating entity \"ringBuffer\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "URingBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RingBufferControl KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl " "Elaborating entity \"RingBufferControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RingBufferControl:URingBufferControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "URingBufferControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAdressControl KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl " "Elaborating entity \"memoryAdressControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\"" {  } { { "../RingBuffer/RingBuffer.vhd" "UmemoryAdressControl" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3 " "Elaborating entity \"Registo3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Registo3:URegisto3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "URegisto3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3 " "Elaborating entity \"AddSub3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UAddSub3" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3 " "Elaborating entity \"Adder3\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\"" {  } { { "../RingBuffer/AddSub3.vhd" "UAdder3" { Text "C:/ISEL/LIC/RingBuffer/AddSub3.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130652 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CO Adder3.vhd(10) " "VHDL Signal Declaration warning at Adder3.vhd(10): used implicit default value for signal \"CO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../RingBuffer/Adder3.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686927130652 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|memoryAdressControl:UmemoryAdressControl|AddSub3:UAddSub3|Adder3:UAdder3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0 " "Elaborating entity \"FA\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\"" {  } { { "../RingBuffer/Adder3.vhd" "FA0" { Text "C:/ISEL/LIC/RingBuffer/Adder3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0 " "Elaborating entity \"HA\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|AddSub3:UAddSub3\|Adder3:UAdder3\|FA:FA0\|HA:HA0\"" {  } { { "../RingBuffer/FA.vhd" "HA0" { Text "C:/ISEL/LIC/RingBuffer/FA.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET " "Elaborating entity \"Contador\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|Contador:UIDXGET\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "UIDXGET" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21 " "Elaborating entity \"mux21\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|memoryAdressControl:UmemoryAdressControl\|mux21:Umux21\"" {  } { { "../RingBuffer/memoryAdressControl.vhd" "Umux21" { Text "C:/ISEL/LIC/RingBuffer/memoryAdressControl.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram " "Elaborating entity \"RAM\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|ringBuffer:URingBuffer\|RAM:Uram\"" {  } { { "../RingBuffer/RingBuffer.vhd" "Uram" { Text "C:/ISEL/LIC/RingBuffer/RingBuffer.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram Ram.vhd(43) " "VHDL Process Statement warning at Ram.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686927130746 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din Ram.vhd(46) " "VHDL Process Statement warning at Ram.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RingBuffer/Ram.vhd" "" { Text "C:/ISEL/LIC/RingBuffer/Ram.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686927130746 "|AccessControlSystem|KeyBoardReader:UKeyBoardReader|ringBuffer:URingBuffer|RAM:Uram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputBuffer KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer " "Elaborating entity \"OutputBuffer\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UOutputBuffer" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferControl KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl " "Elaborating entity \"BufferControl\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|BufferControl:UBufferControl\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UBufferControl" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo4 KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister " "Elaborating entity \"Registo4\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|OutputBuffer:UOutputBuffer\|Registo4:UOutputRegister\"" {  } { { "../OutputBuffer/OutputBuffer.vhd" "UOutputRegister" { Text "C:/ISEL/LIC/OutputBuffer/OutputBuffer.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"KeyBoardReader:UKeyBoardReader\|CLKDIV:UCLKDIV\"" {  } { { "../KeyBoardReader/KeyBoardReader.vhd" "UCLKDIV" { Text "C:/ISEL/LIC/KeyBoardReader/KeyBoardReader.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLCDC SLCDC:USLCDC " "Elaborating entity \"SLCDC\" for hierarchy \"SLCDC:USLCDC\"" {  } { { "AccessControlSystem.vhd" "USLCDC" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReceiver SLCDC:USLCDC\|SerialReceiver:USerialReceiver " "Elaborating entity \"SerialReceiver\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\"" {  } { { "../SLCDC/SLCDC.vhd" "USerialReceiver" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorUpDown3 SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter " "Elaborating entity \"ContadorUpDown3\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|ContadorUpDown3:UCounter\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UCounter" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg5 SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5 " "Elaborating entity \"shiftReg5\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|shiftReg5:UshiftReg5\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "UshiftReg5" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialControl SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl " "Elaborating entity \"SerialControl\" for hierarchy \"SLCDC:USLCDC\|SerialReceiver:USerialReceiver\|SerialControl:USerialControl\"" {  } { { "../Serial Receiver/SerialReceiver.vhd" "USerialControl" { Text "C:/ISEL/LIC/Serial Receiver/SerialReceiver.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV SLCDC:USLCDC\|CLKDIV:UCLKDIV " "Elaborating entity \"CLKDIV\" for hierarchy \"SLCDC:USLCDC\|CLKDIV:UCLKDIV\"" {  } { { "../SLCDC/SLCDC.vhd" "UCLKDIV" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dispatcher SLCDC:USLCDC\|Dispatcher:UDispatcher " "Elaborating entity \"Dispatcher\" for hierarchy \"SLCDC:USLCDC\|Dispatcher:UDispatcher\"" {  } { { "../SLCDC/SLCDC.vhd" "UDispatcher" { Text "C:/ISEL/LIC/SLCDC/SLCDC.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDC SDC:USDC " "Elaborating entity \"SDC\" for hierarchy \"SDC:USDC\"" {  } { { "AccessControlSystem.vhd" "USDC" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialReceiverDC SDC:USDC\|serialReceiverDC:USerialReceiver " "Elaborating entity \"serialReceiverDC\" for hierarchy \"SDC:USDC\|serialReceiverDC:USerialReceiver\"" {  } { { "../SDC/SDC.vhd" "USerialReceiver" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoorController SDC:USDC\|DoorController:UDispatcher " "Elaborating entity \"DoorController\" for hierarchy \"SDC:USDC\|DoorController:UDispatcher\"" {  } { { "../SDC/SDC.vhd" "UDispatcher" { Text "C:/ISEL/LIC/SDC/SDC.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_mecanism door_mecanism:UDoor_mecanism " "Elaborating entity \"door_mecanism\" for hierarchy \"door_mecanism:UDoor_mecanism\"" {  } { { "AccessControlSystem.vhd" "UDoor_mecanism" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV door_mecanism:UDoor_mecanism\|CLKDIV:UCLK " "Elaborating entity \"CLKDIV\" for hierarchy \"door_mecanism:UDoor_mecanism\|CLKDIV:UCLK\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "UCLK" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_pl door_mecanism:UDoor_mecanism\|counter_pl:U6 " "Elaborating entity \"counter_pl\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U6" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927130997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1 " "Elaborating entity \"adder_rc\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\"" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1 " "Elaborating entity \"full_adder\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|adder_rc:U1\|full_adder:\\SC:0:U1\"" {  } { { "../DoorMechanism/DoorMechanism/adder_rc.vhd" "\\SC:0:U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/adder_rc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:UDoor_mecanism\|counter_pl:U6\|register_D_E_R_value:U2\"" {  } { { "../DoorMechanism/DoorMechanism/counter_pl.vhd" "U2" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/counter_pl.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131044 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686927131044 "|AccessControlSystem|door_mecanism:UDoor_mecanism|counter_pl:U6|register_D_E_R_value:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_lr door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7 " "Elaborating entity \"ShiftRegister_lr\" for hierarchy \"door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U7" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_D_E_R_value door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1 " "Elaborating entity \"register_D_E_R_value\" for hierarchy \"door_mecanism:UDoor_mecanism\|ShiftRegister_lr:U7\|register_D_E_R_value:U1\"" {  } { { "../DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" "U1" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/ShiftRegister_lr.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_value register_D_E_R_value.vhd(41) " "VHDL Process Statement warning at register_D_E_R_value.vhd(41): signal \"RST_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686927131076 "|AccessControlSystem|door_mecanism:UDoor_mecanism|ShiftRegister_lr:U7|register_D_E_R_value:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_emulation_seg door_mecanism:UDoor_mecanism\|door_emulation_seg:U0 " "Elaborating entity \"door_emulation_seg\" for hierarchy \"door_mecanism:UDoor_mecanism\|door_emulation_seg:U0\"" {  } { { "../DoorMechanism/DoorMechanism/door_mecanism.vhd" "U0" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/door_mecanism.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:Uusbport " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:Uusbport\"" {  } { { "AccessControlSystem.vhd" "Uusbport" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "b2v_inst" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686927131170 ""}  } { { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686927131170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131201 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../UsbPort/usbport.vhd" "" { Text "C:/ISEL/LIC/UsbPort/usbport.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:Uusbport\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927131563 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686927131892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.16.15:52:17 Progress: Loading sld88bceea9/alt_sld_fab_wrapper_hw.tcl " "2023.06.16.15:52:17 Progress: Loading sld88bceea9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927137107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927140756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927140928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144411 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927144862 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686927145600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld88bceea9/alt_sld_fab.v" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927145930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927145930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927146056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927146062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927146135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927146262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ISEL/LIC/AccessControlSystem/db/ip/sld88bceea9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686927146363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927146363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686927148459 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" "" { Text "C:/ISEL/LIC/DoorMechanism/DoorMechanism/register_D_E_R_value.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686927148585 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686927148585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "AccessControlSystem.vhd" "" { Text "C:/ISEL/LIC/AccessControlSystem/AccessControlSystem.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686927148727 "|AccessControlSystem|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686927148727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927148857 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686927149533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686927150811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686927150811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "556 " "Implemented 556 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686927150974 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686927150974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Implemented 476 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686927150974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686927150974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686927151025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 15:52:31 2023 " "Processing ended: Fri Jun 16 15:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686927151025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686927151025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686927151025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686927151025 ""}
