sim:
  path: /work/iss/build/qemu-system-rv64im
  args: "-bios"

ref:
  path: /work/iss/build/qemu-system-riscv64 
  args: "-M spike -bios"

compiler:
  path: "/work/code/open-vadl/vadl/test/resources/scripts/iss_qemu/compilers/riscv_compiler.py"
  args: "-march=rv64im -mabi=lp64"

stateplugin: /work/iss/build/tests/tcg/plugins/libendstate.so

tests:
- id: BEQ
  debug: true
  asm_core: |-  
    li x5, 3684
    li x31, 0
    add x30, x5, x31

# maps our registers to reference registers
gdbregmap:
  x0: zero
  x1: ra
  x2: sp
  x3: gp
  x4: tp
  x5: t0
  x6: t1
  x7: t2
  x8: fp
  x9: s1
  x10: a0
  x11: a1
  x12: a2
  x13: a3
  x14: a4
  x15: a5
  x16: a6
  x17: a7
  x18: s2
  x19: s3
  x20: s4
  x21: s5
  x22: s6
  x23: s7
  x24: s8
  x25: s9
  x26: s10
  x27: s11
  x28: t3
  x29: t4
  x30: t5
  x31: t6
  pc: pc
