# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Main.srcs/sources_1/imports/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new/LevelDetector.vhd" \
"../../../../Main.srcs/sources_1/new/componentPackage.vhd" \
"../../../../Main.srcs/sources_1/new/Main.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/FlagsReg/FlagsReg.srcs/sources_1/new/RegFlags.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/CtrlUnit/CtrlUnit.srcs/sources_1/new/UC.vhd" \
"../../../../Main.srcs/sources_1/imports/Practica14/Condition/Condition.srcs/sources_1/new/VerifCond.vhd" \
"../../../../Main.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
