// Seed: 1552290650
program module_0 (
    output wor  id_0,
    output wor  id_1,
    input  wire id_2
);
  assign id_1 = 1;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_1, id_2, id_0, id_2
  );
endprogram
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 sample,
    input tri1 id_4,
    output tri1 id_5,
    input wire id_6,
    output uwire id_7,
    output tri id_8,
    output uwire module_1
);
  wire id_11;
  module_0(
      id_7, id_8, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    output wand id_7,
    input wire id_8
);
  tri1 id_10 = 1'b0;
  wire id_11;
  wire id_12;
endmodule
