Return-Path: <SRS0=w5fC=RE=vger.kernel.org=linux-renesas-soc-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.0 required=3.0 tests=HEADER_FROM_DIFFERENT_DOMAINS,
	INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED
	autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id 1B964C10F03
	for <linux-renesas-soc@archiver.kernel.org>; Fri,  1 Mar 2019 12:38:57 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id E70C620850
	for <linux-renesas-soc@archiver.kernel.org>; Fri,  1 Mar 2019 12:38:56 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728098AbfCAMi4 (ORCPT
        <rfc822;linux-renesas-soc@archiver.kernel.org>);
        Fri, 1 Mar 2019 07:38:56 -0500
Received: from mail-ua1-f68.google.com ([209.85.222.68]:46180 "EHLO
        mail-ua1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726036AbfCAMi4 (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Fri, 1 Mar 2019 07:38:56 -0500
Received: by mail-ua1-f68.google.com with SMTP id j8so22242509uae.13;
        Fri, 01 Mar 2019 04:38:55 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=GwlHWa4yVuQdDfvidPPxz6sdXB3svew3if79i358ynY=;
        b=S50O08LkRNv6WB6f20avmo9EUeipg01Z6BKFnQB/Yr2A+V8LoAFkMqxIbH6KrUelrn
         LzP6dyXJcDQ1npvnGrZSpvTFUqcYJauvikHDboF8afmYC1B03DrbocfBJd8Te2TM59C5
         B50EFem7XCzcG3X0aZfDLakiGl9mD1TyFo0J4ZK9j4zdOkI9Ch52DO+rr2IhixiqfHYf
         6hp/BH4DHSINuOSABF6rmCufVEM2O/4Qqxln5H9oCct+ONTPlsX4NyCZ3WLbkaKH43dZ
         dIVGH3WwzvW0tjD6I16n76Dm/FWipa8rTbyuiRej0ENNPAHtJuUFZ8zoq4N9MHr7MW/J
         w1PA==
X-Gm-Message-State: APjAAAWsPKSYRiqqR4p8P29Wr1Yy01cxnJEAi84MS8x+0YnXGpyPS5Mz
        0K2AiDnnQEa7rJqOJlMnX53Rb4qYpglKevP0fbw=
X-Google-Smtp-Source: APXvYqw0YcpxSjdb9rIkORPg/6xW5xNiWlpebqMMIGVTOAW7tNvIKNrnIWgx1DeArT2xSnRjYnhgOaNU/oQLoHpauZY=
X-Received: by 2002:ab0:6950:: with SMTP id c16mr2471181uas.0.1551443934875;
 Fri, 01 Mar 2019 04:38:54 -0800 (PST)
MIME-Version: 1.0
References: <20190228135246.31714-1-horms+renesas@verge.net.au> <20190228135246.31714-2-horms+renesas@verge.net.au>
In-Reply-To: <20190228135246.31714-2-horms+renesas@verge.net.au>
From:   Geert Uytterhoeven <geert@linux-m68k.org>
Date:   Fri, 1 Mar 2019 13:38:43 +0100
Message-ID: <CAMuHMdUyE6qADd_QAAKBW8LJSHHB8T1nLUS=6bNtv+bjAO+juA@mail.gmail.com>
Subject: Re: [PATCH 1/4] clk: renesas: rcar-gen3: Parameterise Z and Z2 clock
 register offset
To:     Simon Horman <horms+renesas@verge.net.au>
Cc:     Geert Uytterhoeven <geert+renesas@glider.be>,
        Magnus Damm <magnus.damm@gmail.com>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
        linux-clk <linux-clk@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-renesas-soc-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-renesas-soc.vger.kernel.org>
X-Mailing-List: linux-renesas-soc@vger.kernel.org

Hi Simon,

Thanks for your patch!

On Thu, Feb 28, 2019 at 2:53 PM Simon Horman <horms+renesas@verge.net.au> wrote:
> Parameterise the offset of the control register for
> for Z and Z2 clocks.

double "for"

> This is in preparation for supporting the ZG clock on the R-Car E3
> (r8a77990), D3 (r8a7795) and RZ/G2E (r8a774c0) SoCs which uses a different

D3 (r8a77995) ... use

> control register to existing support for Z and Z2 clocks.
>
> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>

> --- a/drivers/clk/renesas/r8a774a1-cpg-mssr.c
> +++ b/drivers/clk/renesas/r8a774a1-cpg-mssr.c
> @@ -71,8 +71,10 @@ static const struct cpg_core_clk r8a774a1_core_clks[] __initconst = {
>         DEF_GEN3_OSC(".r",      CLK_RINT,          CLK_EXTAL,      32),
>
>         /* Core Clock Outputs */
> -       DEF_GEN3_Z("z",         R8A774A1_CLK_Z,     CLK_TYPE_GEN3_Z,  CLK_PLL0, 2, 8),
> -       DEF_GEN3_Z("z2",        R8A774A1_CLK_Z2,    CLK_TYPE_GEN3_Z,  CLK_PLL2, 2, 0),

Given "[PATCH v5 0/6] clk: renesas: r8a77990, r8a774c0: Add Z2 clock"
still used CLK_TYPE_GEN3_Z2, this patch does not apply.
Have you forgotten to send out v6?

> +       DEF_GEN3_Z("z",         R8A774A1_CLK_Z,     CLK_TYPE_GEN3_Z,
> +                  CLK_PLL0, 2, CPG_FRQCRC, 8),
> +       DEF_GEN3_Z("z2",        R8A774A1_CLK_Z2,    CLK_TYPE_GEN3_Z,
> +                  CLK_PLL2, 2, CPG_FRQCRC, 0),
>         DEF_FIXED("ztr",        R8A774A1_CLK_ZTR,   CLK_PLL1_DIV2,  6, 1),
>         DEF_FIXED("ztrd2",      R8A774A1_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),
>         DEF_FIXED("zt",         R8A774A1_CLK_ZT,    CLK_PLL1_DIV2,  4, 1),

> --- a/drivers/clk/renesas/rcar-gen3-cpg.c
> +++ b/drivers/clk/renesas/rcar-gen3-cpg.c

> @@ -166,7 +165,7 @@ static const struct clk_ops cpg_z_clk_ops = {
>
>  static struct clk * __init cpg_z_clk_register(const char *name,
>                                               const char *parent_name,
> -                                             void __iomem *reg,
> +                                             void __iomem *base,
>                                               unsigned int div,
>                                               unsigned int offset)
>  {
> @@ -184,10 +183,11 @@ static struct clk * __init cpg_z_clk_register(const char *name,
>         init.parent_names = &parent_name;
>         init.num_parents = 1;
>
> -       zclk->reg = reg + CPG_FRQCRC;
> -       zclk->kick_reg = reg + CPG_FRQCRB;
> +       zclk->reg = base + GEN3_Z_REG_OFFSET(offset);
> +       zclk->kick_reg = base + CPG_FRQCRB;
>         zclk->hw.init = &init;
> -       zclk->mask = GENMASK(offset + 4, offset);
> +       zclk->mask = GENMASK(GEN3_Z_BIT_OFFSET(offset) + 4,
> +                            GEN3_Z_BIT_OFFSET(offset));

I think the code would be easier to read if you would move the splitting
of offset to the caller, and thus pass separate reg_offset and bit_offset
parameters.

>         zclk->fixed_div = div; /* PLLVCO x 1/div x SYS-CPU divider */
>
>         clk = clk_register(NULL, &zclk->hw);
> diff --git a/drivers/clk/renesas/rcar-gen3-cpg.h b/drivers/clk/renesas/rcar-gen3-cpg.h
> index a0535341b5da..02bf3785263c 100644
> --- a/drivers/clk/renesas/rcar-gen3-cpg.h
> +++ b/drivers/clk/renesas/rcar-gen3-cpg.h
> @@ -48,8 +48,16 @@ enum rcar_gen3_clk_types {
>         DEF_BASE(_name, _id, CLK_TYPE_GEN3_RCKSEL,      \
>                  (_parent0) << 16 | (_parent1), .div = (_div0) << 16 | (_div1))
>
> -#define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset)  \
> -       DEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)
> +#define DEF_GEN3_Z_OFFSET(_reg_offset, _bit_offset) \
> +       ((_reg_offset) << 16 | (_bit_offset) )
> +
> +#define GEN3_Z_REG_OFFSET(_offset) ((_offset) >> 16)
> +
> +#define GEN3_Z_BIT_OFFSET(_offset) ((_offset) & 0xffff)

Do you think these 3 (un)marshalling macros add much value, given they're
used in a single place only?

> +
> +#define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _reg_offset, _bit_offset)\
> +       DEF_BASE(_name, _id, _type, _parent, .div = _div, \
> +                .offset = DEF_GEN3_Z_OFFSET(_reg_offset, _bit_offset))
>
>  struct rcar_gen3_cpg_pll_config {
>         u8 extal_div;

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds
