Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/packages/xilinx_2016/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto e3e59b3241c34ecdadffb6547e4fc922 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mac_behav xil_defaultlib.tb_mac xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port led [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sim_1/new/tb_mac.v:42]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port total [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/new/mac.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 9 for port D [/home/ecelrc/students/cjanecka/EE316L/Lab6/MultiplyAccumulate/MultiplyAccumulate.srcs/sources_1/imports/new/rca.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.loadreg
Compiling module xil_defaultlib.rca
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.tb_mac
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mac_behav
