Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_2.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_2
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4356
Number of terminals:      108
Number of snets:          2
Number of nets:           1517

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 331.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 77358.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 14773.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 673.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 669.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1272 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 325 unique inst patterns.
[INFO DRT-0084]   Complete 1326 groups.
#scanned instances     = 4356
#unique  instances     = 331
#stdCellGenAp          = 10906
#stdCellValidPlanarAp  = 439
#stdCellValidViaAp     = 7730
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5097
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:05, memory = 131.08 (MB), peak = 131.08 (MB)

Number of guides:     16235

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5276.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4741.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2649.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 182.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 29.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7954 vertical wires in 1 frboxes and 4924 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 646 vertical wires in 1 frboxes and 1551 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.83 (MB), peak = 161.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.81 (MB), peak = 161.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 203.06 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 218.67 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 257.20 (MB).
    Completing 40% with 270 violations.
    elapsed time = 00:00:01, memory = 301.44 (MB).
    Completing 50% with 270 violations.
    elapsed time = 00:00:01, memory = 321.97 (MB).
    Completing 60% with 573 violations.
    elapsed time = 00:00:02, memory = 324.84 (MB).
    Completing 70% with 573 violations.
    elapsed time = 00:00:02, memory = 348.64 (MB).
    Completing 80% with 573 violations.
    elapsed time = 00:00:04, memory = 365.02 (MB).
    Completing 90% with 826 violations.
    elapsed time = 00:00:05, memory = 426.95 (MB).
    Completing 100% with 1149 violations.
    elapsed time = 00:00:06, memory = 424.80 (MB).
[INFO DRT-0199]   Number of violations = 1710.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        6    178     50      7
Min Hole             0      3      0      0
Recheck              0    407    146      8
Short                0    830     75      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:06, memory = 452.47 (MB), peak = 684.25 (MB)
Total wire length = 86087 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39285 um.
Total wire length on LAYER met2 = 39913 um.
Total wire length on LAYER met3 = 4927 um.
Total wire length on LAYER met4 = 1890 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14570.
Up-via summary (total 14570):.

------------------------
 FR_MASTERSLICE        0
            li1     6474
           met1     7749
           met2      290
           met3       55
           met4        2
------------------------
                   14570


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1710 violations.
    elapsed time = 00:00:00, memory = 464.45 (MB).
    Completing 20% with 1710 violations.
    elapsed time = 00:00:00, memory = 477.30 (MB).
    Completing 30% with 1710 violations.
    elapsed time = 00:00:00, memory = 478.53 (MB).
    Completing 40% with 1414 violations.
    elapsed time = 00:00:00, memory = 481.50 (MB).
    Completing 50% with 1414 violations.
    elapsed time = 00:00:01, memory = 484.98 (MB).
    Completing 60% with 1045 violations.
    elapsed time = 00:00:01, memory = 483.83 (MB).
    Completing 70% with 1045 violations.
    elapsed time = 00:00:01, memory = 483.84 (MB).
    Completing 80% with 1045 violations.
    elapsed time = 00:00:02, memory = 484.16 (MB).
    Completing 90% with 775 violations.
    elapsed time = 00:00:03, memory = 512.83 (MB).
    Completing 100% with 374 violations.
    elapsed time = 00:00:04, memory = 513.02 (MB).
[INFO DRT-0199]   Number of violations = 374.
Viol/Layer        met1   met2   met3
Metal Spacing       71     25      6
Short              261     11      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 535.62 (MB), peak = 766.62 (MB)
Total wire length = 85427 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39035 um.
Total wire length on LAYER met2 = 39449 um.
Total wire length on LAYER met3 = 5025 um.
Total wire length on LAYER met4 = 1847 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14656.
Up-via summary (total 14656):.

------------------------
 FR_MASTERSLICE        0
            li1     6469
           met1     7820
           met2      313
           met3       52
           met4        2
------------------------
                   14656


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 374 violations.
    elapsed time = 00:00:00, memory = 535.62 (MB).
    Completing 20% with 374 violations.
    elapsed time = 00:00:00, memory = 535.62 (MB).
    Completing 30% with 374 violations.
    elapsed time = 00:00:00, memory = 549.30 (MB).
    Completing 40% with 355 violations.
    elapsed time = 00:00:01, memory = 540.95 (MB).
    Completing 50% with 355 violations.
    elapsed time = 00:00:01, memory = 540.98 (MB).
    Completing 60% with 384 violations.
    elapsed time = 00:00:02, memory = 541.17 (MB).
    Completing 70% with 384 violations.
    elapsed time = 00:00:03, memory = 548.34 (MB).
    Completing 80% with 384 violations.
    elapsed time = 00:00:03, memory = 548.34 (MB).
    Completing 90% with 319 violations.
    elapsed time = 00:00:04, memory = 549.06 (MB).
    Completing 100% with 282 violations.
    elapsed time = 00:00:05, memory = 549.08 (MB).
[INFO DRT-0199]   Number of violations = 282.
Viol/Layer        met1   met2
Metal Spacing       46     31
Short              189     16
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:05, memory = 551.23 (MB), peak = 781.36 (MB)
Total wire length = 85099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39110 um.
Total wire length on LAYER met2 = 39115 um.
Total wire length on LAYER met3 = 4944 um.
Total wire length on LAYER met4 = 1859 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14577.
Up-via summary (total 14577):.

------------------------
 FR_MASTERSLICE        0
            li1     6469
           met1     7749
           met2      305
           met3       52
           met4        2
------------------------
                   14577


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 282 violations.
    elapsed time = 00:00:00, memory = 551.23 (MB).
    Completing 20% with 282 violations.
    elapsed time = 00:00:00, memory = 551.23 (MB).
    Completing 30% with 282 violations.
    elapsed time = 00:00:00, memory = 557.31 (MB).
    Completing 40% with 207 violations.
    elapsed time = 00:00:00, memory = 557.31 (MB).
    Completing 50% with 207 violations.
    elapsed time = 00:00:00, memory = 557.52 (MB).
    Completing 60% with 146 violations.
    elapsed time = 00:00:01, memory = 557.52 (MB).
    Completing 70% with 146 violations.
    elapsed time = 00:00:01, memory = 557.52 (MB).
    Completing 80% with 146 violations.
    elapsed time = 00:00:02, memory = 557.55 (MB).
    Completing 90% with 78 violations.
    elapsed time = 00:00:02, memory = 557.78 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:02, memory = 557.78 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        4      3
Short                2      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 557.81 (MB), peak = 786.98 (MB)
Total wire length = 84988 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38150 um.
Total wire length on LAYER met2 = 39116 um.
Total wire length on LAYER met3 = 5791 um.
Total wire length on LAYER met4 = 1861 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14759.
Up-via summary (total 14759):.

------------------------
 FR_MASTERSLICE        0
            li1     6469
           met1     7766
           met2      470
           met3       52
           met4        2
------------------------
                   14759


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 565.20 (MB), peak = 795.20 (MB)
Total wire length = 84981 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38129 um.
Total wire length on LAYER met2 = 39119 um.
Total wire length on LAYER met3 = 5801 um.
Total wire length on LAYER met4 = 1861 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14758.
Up-via summary (total 14758):.

------------------------
 FR_MASTERSLICE        0
            li1     6469
           met1     7766
           met2      469
           met3       52
           met4        2
------------------------
                   14758


[INFO DRT-0198] Complete detail routing.
Total wire length = 84981 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 38129 um.
Total wire length on LAYER met2 = 39119 um.
Total wire length on LAYER met3 = 5801 um.
Total wire length on LAYER met4 = 1861 um.
Total wire length on LAYER met5 = 69 um.
Total number of vias = 14758.
Up-via summary (total 14758):.

------------------------
 FR_MASTERSLICE        0
            li1     6469
           met1     7766
           met2      469
           met3       52
           met4        2
------------------------
                   14758


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:18, memory = 565.20 (MB), peak = 795.20 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ato_min/src/netlist_2/runs/physical_design/36-openroad-detailedrouting/netlist_2.sdc'…
