
*** Running vivado
    with args -log ibert_bank_all.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ibert_bank_all.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ibert_bank_all.tcl -notrace
Command: synth_design -top ibert_bank_all -part xcku5p-ffvb676-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24178 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1569.723 ; gain = 0.000 ; free physical = 3423 ; free virtual = 29210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ibert_bank_all' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:67]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' (1#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' (2#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gte4_drp_arb' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gte4_drp_arb' (4#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' (12#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' (13#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtye4_delay_powergood' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtye4_delay_powergood' (15#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (61#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (64#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (65#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:12774]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (66#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:12774]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (114#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (115#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (115#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (116#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (117#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (118#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (118#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:569]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:597]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask' (121#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:628]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' (121#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:92' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (122#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:744]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:759]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:774]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:804]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (123#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:834]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:864]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:894]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:913]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (124#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:925]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:937]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (125#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:979]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:994]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1009]
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:91' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (126#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (127#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (128#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:13935]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (133#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:13935]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0' (135#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
WARNING: [Synth 8-350] instance 'inst' of module 'ibert_ultrascale_gty_v1_2_10_ibert_ultrascale_gty' requires 411 connections, but only 63 given [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:135]
WARNING: [Synth 8-3848] Net sl_iport1 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:136]
WARNING: [Synth 8-3848] Net sl_iport2 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:137]
WARNING: [Synth 8-3848] Net sl_iport3 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:138]
WARNING: [Synth 8-3848] Net sl_iport4 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:139]
WARNING: [Synth 8-3848] Net sl_iport5 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:140]
WARNING: [Synth 8-3848] Net sl_iport6 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:141]
WARNING: [Synth 8-3848] Net sl_iport7 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:142]
WARNING: [Synth 8-3848] Net sl_iport8 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:143]
WARNING: [Synth 8-3848] Net sl_iport9 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:144]
WARNING: [Synth 8-3848] Net sl_iport10 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:145]
WARNING: [Synth 8-3848] Net sl_iport11 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:146]
WARNING: [Synth 8-3848] Net sl_iport12 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:147]
WARNING: [Synth 8-3848] Net sl_iport13 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:148]
WARNING: [Synth 8-3848] Net sl_iport14 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:149]
WARNING: [Synth 8-3848] Net sl_iport15 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:150]
WARNING: [Synth 8-3848] Net sl_iport16 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:151]
WARNING: [Synth 8-3848] Net sl_iport17 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:152]
WARNING: [Synth 8-3848] Net sl_iport18 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:153]
WARNING: [Synth 8-3848] Net sl_iport19 in module/entity ibert_bank_all does not have driver. [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:154]
INFO: [Synth 8-6155] done synthesizing module 'ibert_bank_all' (137#1) [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:67]
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port WR_ACK
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design dmem has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port RAM_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port SFT_RST
WARNING: [Synth 8-3331] design memory has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SLEEP
WARNING: [Synth 8-3331] design memory has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design memory has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design input_blk has unconnected port CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port INT_CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 1828.086 ; gain = 258.363 ; free physical = 3244 ; free virtual = 29036
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[36] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[35] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[34] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[33] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[32] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[31] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[30] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[29] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[28] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[27] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[26] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[25] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[24] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[23] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[22] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[21] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[20] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[19] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[18] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[17] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[16] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[15] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[14] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[13] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[12] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[11] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[10] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[9] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[8] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[7] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[6] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[5] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[4] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[3] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[2] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[1] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport1[0] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[36] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[35] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[34] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[33] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[32] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[31] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[30] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[29] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[28] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[27] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[26] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[25] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[24] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[23] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[22] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[21] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[20] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[19] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[18] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[17] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[16] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[15] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[14] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[13] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[12] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport2[11] to constant 0 [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.v:1232]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1828.086 ; gain = 258.363 ; free physical = 3302 ; free virtual = 29094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1828.086 ; gain = 258.363 ; free physical = 3302 ; free virtual = 29094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1792 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all_ooc.xdc]
Finished Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all_ooc.xdc]
Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.xdc]
Finished Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/ibert_bank_all.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_bank_all_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_bank_all_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/sw_mcs_all.xdc]
Finished Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/sw_mcs_all.xdc]
Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/attributes.xdc]
Finished Parsing XDC File [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/attributes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/synth/attributes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_bank_all_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_bank_all_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1468 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FD => FDRE: 128 instances
  FDE => FDRE: 184 instances
  FDR => FDRE: 132 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 20 instances
  FDS => FDSE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 324 instances
  MULT_AND => LUT2: 12 instances
  MUXCY_L => MUXCY: 296 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 256 instances
  RAMB36E1 => RAMB36E2: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2964.891 ; gain = 7.004 ; free physical = 2042 ; free virtual = 27835
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 2964.891 ; gain = 1395.168 ; free physical = 2532 ; free virtual = 28325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 2964.891 ; gain = 1395.168 ; free physical = 2532 ; free virtual = 28325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2964.891 ; gain = 1395.168 ; free physical = 2511 ; free virtual = 28306
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ibert_lib_v1_0_5_rxcdr_reset'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
*
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
         ASSERT_CDRRESET |                               01 |                               01
                    WAIT |                               10 |                               10
        WAIT_RXRESETDONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ibert_lib_v1_0_5_rxcdr_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
*
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:56 . Memory (MB): peak = 2964.891 ; gain = 1395.168 ; free physical = 2495 ; free virtual = 28303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                          |Replication |Instances |
+------+-----------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_5_pattern_handler                                       |          16|      7295|
|2     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__GC0                  |           1|     12422|
|3     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized0__GC0  |           1|     12422|
|4     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized1__GC0  |           1|     12422|
|5     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized2__GC0  |           1|     12422|
|6     |ibert_ultrascale_gty_v1_2_10_gtye4_quad__GC0                           |           1|     10532|
|7     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized3__GC0  |           1|     12422|
|8     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized4__GC0  |           1|     12422|
|9     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized5__GC0  |           1|     12422|
|10    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized6__GC0  |           1|     12422|
|11    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized0__GC0           |           1|     10532|
|12    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized7__GC0  |           1|     12419|
|13    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized8__GC0  |           1|     12419|
|14    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized9__GC0  |           1|     12419|
|15    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized10__GC0 |           1|     12419|
|16    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized1__GC0           |           1|     10532|
|17    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized11__GC0 |           1|     12419|
|18    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized12__GC0 |           1|     12419|
|19    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized13__GC0 |           1|     12419|
|20    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized14__GC0 |           1|     12419|
|21    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized2__GC0           |           1|     10532|
+------+-----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[60]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[40]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[60]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[79]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[79]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[63]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[43]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[63]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[61]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[41]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[61]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[62]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[42]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[62]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[69]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[49]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[69]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[67]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[47]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[67]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[68]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[48]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[68]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[66]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[46]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[66]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[64]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[44]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[64]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[65]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[45]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[65]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[72]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[52]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[72]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[70]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[50]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[70]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[71]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[51]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[71]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[78]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[76]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[76]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[76]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[74]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[77]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[75]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[75]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[55]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[75]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[73]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[73]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[73]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[74]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[54]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[74]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[40]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[40]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[59]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[39]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[59]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[43]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[43]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[41]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[41]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[42]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[42]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[49]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[49]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[47]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[47]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[48]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[48]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[46]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[46]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[44]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[44]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[45]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[45]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[52]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[52]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[50]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[50]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[51]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[51]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[58]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[56]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[36]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[56]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[54]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[57]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[55]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[55]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[55]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[53]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[53]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[39]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[54]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[54]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[20]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[20]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[39]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[39]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[23]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[23]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[21]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[21]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[22]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[22]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[29]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[29]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[27]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[27]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[28]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[28]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[26]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[26]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[24]' (FDE) to 'ibert_lib_v1_0_5_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/seed_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/seed_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/pattern_clk20/div10.data_o_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/pattern_clk2/data_o_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/pattern_clk20/div10.data_o_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_5_pattern_handler:/\gen80.patgen80/pattern_clk2/data_o_reg[79] )
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[8]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[7]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[6]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[5]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[4]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[3]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[2]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[1]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (chk80.patchk80/genseed80.seed_r2_reg[0]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/pattern_clk2/data_o_reg[79]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/pattern_clk2/data_o_reg[78]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/pattern_clk20/div10.data_o_reg[79]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/pattern_clk20/div10.data_o_reg[78]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/seed_r1_reg[8]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen80.patgen80/seed_r1_reg[0]) is unused and will be removed from module ibert_lib_v1_0_5_pattern_handler.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/en_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/idx_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_471/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
WARNING: [Synth 8-3332] Sequential element (reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]) is unused and will be removed from module ibert_ultrascale_gty_v1_2_10_gtye4_channel_regs.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_dynamic_instr_Address.Interrupt_Ack_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:35550]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37007]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Has_Inhibit_EX_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37232]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Dbg_Clean_Stop_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37951]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Valid_Instr_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:39103]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.interrupt_taken_no_fsl_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:39118]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Trace_Delay_Slot_early_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37584]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/EX_delayslot_Instr_I_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37250]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36759]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36818]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36819]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36817]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79644]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_pc_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79623]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79631]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79629]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79645]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79646]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_jump_taken_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79625]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_delay_slot_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79649]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_address_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79639]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79638]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_byte_enable_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79637]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_access_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79643]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_read_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79641]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_write_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79642]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_of_piperun_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79619]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/LOCKSTEP_Out_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:92318]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/iomodule_0/Using_IO_Bus.IO_Byte_Enable_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:646]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element reg_45d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_dynamic_instr_Address.Interrupt_Ack_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:35550]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37007]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Has_Inhibit_EX_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37232]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Dbg_Clean_Stop_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37951]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Valid_Instr_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:39103]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.interrupt_taken_no_fsl_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:39118]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Trace_Delay_Slot_early_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37584]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/EX_delayslot_Instr_I_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:37250]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36759]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36818]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36819]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:36817]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79644]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_pc_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79623]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79631]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79629]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79645]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79646]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_jump_taken_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79625]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_delay_slot_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79649]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_address_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79639]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79638]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_byte_enable_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79637]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_access_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79643]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_read_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79641]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_data_write_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79642]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/trace_of_piperun_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:79619]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/LOCKSTEP_Out_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:92318]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/iomodule_0/Using_IO_Bus.IO_Byte_Enable_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:646]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element reg_45e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:10506]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:14891]
WARNING: [Synth 8-6014] Unused sequential element U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:16670]
INFO: [Synth 8-4471] merging register 'reg_10034/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' into 'reg_10030/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15:0]' [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element reg_10034/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/xsdbs_v1_0_vl_rfs.v:46]
WARNING: [Synth 8-6014] Unused sequential element INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_dynamic_instr_Address.Interrupt_Ack_reg was removed.  [/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.srcs/sources_1/ip/ibert_bank_all/hdl/microblaze_v9_5_vh_rfs.vhd:35550]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:03:03 . Memory (MB): peak = 2964.891 ; gain = 1395.168 ; free physical = 412 ; free virtual = 24070
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[0].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[1].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[2].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[3].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[0].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[1].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[2].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[3].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[0].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[1].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[2].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[3].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[0].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[1].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[2].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[3].u_ch/i_5057_0/U_CHANNEL_REGS/i_5057_11/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                          |Replication |Instances |
+------+-----------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_5_pattern_handler                                       |          16|      7943|
|2     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__GC0                  |           1|      7470|
|3     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized0__GC0  |           1|      7471|
|4     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized1__GC0  |           1|      7471|
|5     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized2__GC0  |           1|      7472|
|6     |ibert_ultrascale_gty_v1_2_10_gtye4_quad__GC0                           |           1|      4187|
|7     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized3__GC0  |           1|      7471|
|8     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized4__GC0  |           1|      7471|
|9     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized5__GC0  |           1|      7472|
|10    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized6__GC0  |           1|      7472|
|11    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized0__GC0           |           1|      4180|
|12    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized7__GC0  |           1|      7473|
|13    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized8__GC0  |           1|      7595|
|14    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized9__GC0  |           1|      7473|
|15    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized10__GC0 |           1|      7473|
|16    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized1__GC0           |           1|      4176|
|17    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized11__GC0 |           1|      7473|
|18    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized12__GC0 |           1|      7473|
|19    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized13__GC0 |           1|      7473|
|20    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized14__GC0 |           1|      7472|
|21    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized2__GC0           |           1|      4180|
+------+-----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:03:47 . Memory (MB): peak = 3146.824 ; gain = 1577.102 ; free physical = 222 ; free virtual = 23451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:51 . Memory (MB): peak = 3176.832 ; gain = 1607.109 ; free physical = 227 ; free virtual = 23418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                          |Replication |Instances |
+------+-----------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_5_pattern_handler                                       |          16|      7943|
|2     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__GC0                  |           1|      7470|
|3     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized0__GC0  |           1|      7471|
|4     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized1__GC0  |           1|      7471|
|5     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized2__GC0  |           1|      7472|
|6     |ibert_ultrascale_gty_v1_2_10_gtye4_quad__GC0                           |           1|      4187|
|7     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized3__GC0  |           1|      7471|
|8     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized4__GC0  |           1|      7471|
|9     |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized5__GC0  |           1|      7472|
|10    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized6__GC0  |           1|      7472|
|11    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized0__GC0           |           1|      4180|
|12    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized7__GC0  |           1|      7473|
|13    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized8__GC0  |           1|      7595|
|14    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized9__GC0  |           1|      7473|
|15    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized10__GC0 |           1|      7473|
|16    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized1__GC0           |           1|      4176|
|17    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized11__GC0 |           1|      7473|
|18    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized12__GC0 |           1|      7473|
|19    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized13__GC0 |           1|      7473|
|20    |ibert_ultrascale_gty_v1_2_10_gtye4_channel_slave__parameterized14__GC0 |           1|      7472|
|21    |ibert_ultrascale_gty_v1_2_10_gtye4_quad__parameterized2__GC0           |           1|      4180|
+------+-----------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[2].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/QUAD[3].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:04:12 . Memory (MB): peak = 3230.832 ; gain = 1661.109 ; free physical = 250 ; free virtual = 23389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:04:16 . Memory (MB): peak = 3230.836 ; gain = 1661.113 ; free physical = 248 ; free virtual = 23387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:04:16 . Memory (MB): peak = 3230.836 ; gain = 1661.113 ; free physical = 246 ; free virtual = 23385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:04:21 . Memory (MB): peak = 3270.684 ; gain = 1700.961 ; free physical = 232 ; free virtual = 23335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:04:21 . Memory (MB): peak = 3270.684 ; gain = 1700.961 ; free physical = 232 ; free virtual = 23335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:04:24 . Memory (MB): peak = 3285.684 ; gain = 1715.961 ; free physical = 214 ; free virtual = 23317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:04:24 . Memory (MB): peak = 3285.684 ; gain = 1715.961 ; free physical = 214 ; free virtual = 23317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        32|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP48E_bbox_0     |     1|
|2     |DSP48E_bbox_0__1  |     1|
|3     |DSP48E_bbox_0__10 |     1|
|4     |DSP48E_bbox_0__11 |     1|
|5     |DSP48E_bbox_0__12 |     1|
|6     |DSP48E_bbox_0__13 |     1|
|7     |DSP48E_bbox_0__14 |     1|
|8     |DSP48E_bbox_0__15 |     1|
|9     |DSP48E_bbox_0__16 |     1|
|10    |DSP48E_bbox_0__17 |     1|
|11    |DSP48E_bbox_0__18 |     1|
|12    |DSP48E_bbox_0__19 |     1|
|13    |DSP48E_bbox_0__2  |     1|
|14    |DSP48E_bbox_0__20 |     1|
|15    |DSP48E_bbox_0__21 |     1|
|16    |DSP48E_bbox_0__22 |     1|
|17    |DSP48E_bbox_0__23 |     1|
|18    |DSP48E_bbox_0__24 |     1|
|19    |DSP48E_bbox_0__25 |     1|
|20    |DSP48E_bbox_0__26 |     1|
|21    |DSP48E_bbox_0__27 |     1|
|22    |DSP48E_bbox_0__28 |     1|
|23    |DSP48E_bbox_0__29 |     1|
|24    |DSP48E_bbox_0__3  |     1|
|25    |DSP48E_bbox_0__30 |     1|
|26    |DSP48E_bbox_0__31 |     1|
|27    |DSP48E_bbox_0__4  |     1|
|28    |DSP48E_bbox_0__5  |     1|
|29    |DSP48E_bbox_0__6  |     1|
|30    |DSP48E_bbox_0__7  |     1|
|31    |DSP48E_bbox_0__8  |     1|
|32    |DSP48E_bbox_0__9  |     1|
|33    |BUFG_GT           |    80|
|34    |CARRY8            |   808|
|35    |GTYE4_CHANNEL     |    16|
|36    |GTYE4_COMMON      |     4|
|37    |LUT1              |  2160|
|38    |LUT2              |  8822|
|39    |LUT3              |  6574|
|40    |LUT4              |  9367|
|41    |LUT5              | 11227|
|42    |LUT6              | 18502|
|43    |LUT6_2            |   324|
|44    |MULT_AND          |     8|
|45    |MUXCY_L           |   284|
|46    |MUXF7             |  2056|
|47    |MUXF8             |   734|
|48    |RAM32M16          |    32|
|49    |RAM32X1D          |   256|
|50    |RAMB36E1          |    64|
|51    |RAMB36E2          |    16|
|52    |SRL16E            |  1480|
|53    |XORCY             |   196|
|54    |FDCE              |  1904|
|55    |FDE               |   128|
|56    |FDPE              |  1088|
|57    |FDR               |     4|
|58    |FDRE              | 77255|
|59    |FDS               |    20|
|60    |FDSE              |  1113|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:04:24 . Memory (MB): peak = 3285.684 ; gain = 1715.961 ; free physical = 214 ; free virtual = 23317
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15764 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:45 . Memory (MB): peak = 3289.594 ; gain = 583.066 ; free physical = 4500 ; free virtual = 27603
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:04:25 . Memory (MB): peak = 3289.594 ; gain = 1719.871 ; free physical = 4511 ; free virtual = 27603
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/CH[0].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[0].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/CH[1].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[1].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/CH[2].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[2].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/CH[3].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[3].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[2].u_q/CH[0].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[0].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[2].u_q/CH[1].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[1].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[2].u_q/CH[2].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[2].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[2].u_q/CH[3].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[2].u_q/CH[3].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[2].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[3].u_q/CH[0].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[0].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[3].u_q/CH[1].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[1].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[3].u_q/CH[2].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[2].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[3].u_q/CH[3].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[3].u_q/CH[3].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[3].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 912 instances were transformed.
  (CARRY4) => CARRY8: 44 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FDE => FDRE: 128 instances
  FDR => FDRE: 4 instances
  FDS => FDSE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 324 instances
  MULT_AND => LUT2: 8 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 256 instances
  RAMB36E1 => RAMB36E2: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
640 Infos, 421 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:04:46 . Memory (MB): peak = 3586.402 ; gain = 2024.684 ; free physical = 4422 ; free virtual = 27513
INFO: [Coretcl 2-1174] Renamed 7949 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all_ex/ibert_bank_all_ex.runs/ibert_bank_all_synth_1/ibert_bank_all.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3610.422 ; gain = 24.016 ; free physical = 4401 ; free virtual = 27517
INFO: [runtcl-4] Executing : report_utilization -file ibert_bank_all_utilization_synth.rpt -pb ibert_bank_all_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3610.422 ; gain = 0.000 ; free physical = 4401 ; free virtual = 27517
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3610.422 ; gain = 0.000 ; free physical = 4267 ; free virtual = 27518
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 13:08:33 2018...
