// Seed: 2427008759
module module_0 #(
    parameter id_1 = 32'd61
);
  parameter id_1 = -1'd0;
  wire [id_1 : -1 'h0] module_0;
  reg [-1 : 1] id_2;
  assign module_1.id_0 = 0;
  always @(posedge id_2 - -1) id_2 = id_2;
  localparam time id_3 = id_1;
  assign {-1, id_2, id_3, 1, ~id_1, id_3, -1, id_3, id_3} = 1;
  logic id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output logic id_3,
    input supply0 id_4
);
  always id_3 = @(1) id_1 <= 1;
  buf primCall (id_3, id_4);
  module_0 modCall_1 ();
endmodule
