#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e4a43b3980 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 5;
 .timescale -9 -9;
v000001e4a4413640_0 .var "clk", 0 0;
v000001e4a44136e0_0 .var "reset", 0 0;
S_000001e4a4344640 .scope module, "RISCV" "RISC_V_Processor" 2 8, 3 15 0, S_000001e4a43b3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001e4a43b1510 .functor AND 1, v000001e4a43ec800_0, v000001e4a43a23d0_0, C4<1>, C4<1>;
v000001e4a44133c0_0 .net "ALUOp", 1 0, v000001e4a43edc00_0;  1 drivers
v000001e4a4413140_0 .net "ALUSrc", 0 0, v000001e4a43ed2a0_0;  1 drivers
v000001e4a4412d80_0 .net "ALUresult", 63 0, v000001e4a43a1930_0;  1 drivers
v000001e4a4413e60_0 .net "Adder1Out", 63 0, L_000001e4a445d840;  1 drivers
v000001e4a4412240_0 .net "Adder2Out", 63 0, L_000001e4a445da20;  1 drivers
v000001e4a44126a0_0 .net "Branch", 0 0, v000001e4a43ec800_0;  1 drivers
v000001e4a4413dc0_0 .net "MemRead", 0 0, v000001e4a43edac0_0;  1 drivers
v000001e4a4413c80_0 .net "MemWrite", 0 0, v000001e4a43ed480_0;  1 drivers
v000001e4a44121a0_0 .net "MemtoReg", 0 0, v000001e4a43ec120_0;  1 drivers
v000001e4a44122e0_0 .net "MuxALUOut", 63 0, L_000001e4a445c4e0;  1 drivers
v000001e4a4412740_0 .net "MuxBranchOut", 63 0, L_000001e4a445d8e0;  1 drivers
v000001e4a4412880_0 .net "MuxMemOut", 63 0, L_000001e4a445c620;  1 drivers
v000001e4a4413f00_0 .net "Opcode", 6 0, L_000001e4a445cda0;  1 drivers
v000001e4a4412920_0 .net "Operation", 3 0, v000001e4a43edb60_0;  1 drivers
v000001e4a44135a0_0 .net "PC_Out", 63 0, v000001e4a43ed700_0;  1 drivers
v000001e4a44129c0_0 .net "ReadData1", 63 0, v000001e4a44127e0_0;  1 drivers
v000001e4a4413280_0 .net "ReadData2", 63 0, v000001e4a4413320_0;  1 drivers
v000001e4a4412c40_0 .net "ReadDataMem", 63 0, v000001e4a43a2a10_0;  1 drivers
v000001e4a4413780_0 .net "RegWrite", 0 0, v000001e4a43edd40_0;  1 drivers
v000001e4a44124c0_0 .net "Zero", 0 0, v000001e4a43a23d0_0;  1 drivers
v000001e4a4412b00_0 .net *"_ivl_11", 0 0, L_000001e4a445dac0;  1 drivers
v000001e4a4412a60_0 .net *"_ivl_4", 62 0, L_000001e4a445d3e0;  1 drivers
L_000001e4a4414100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e4a4412ba0_0 .net *"_ivl_6", 0 0, L_000001e4a4414100;  1 drivers
v000001e4a4412ce0_0 .net "clk", 0 0, v000001e4a4413640_0;  1 drivers
v000001e4a4412e20_0 .net "funct3", 2 0, L_000001e4a445de80;  1 drivers
v000001e4a4412ec0_0 .net "funct7", 6 0, L_000001e4a445c9e0;  1 drivers
v000001e4a4412f60_0 .net "imm_data", 63 0, L_000001e4a4413aa0;  1 drivers
v000001e4a4413000_0 .net "instruction", 31 0, v000001e4a43ed5c0_0;  1 drivers
v000001e4a4413960_0 .net "rd", 4 0, L_000001e4a445c940;  1 drivers
v000001e4a44131e0_0 .net "reset", 0 0, v000001e4a44136e0_0;  1 drivers
v000001e4a4413460_0 .net "rs1", 4 0, L_000001e4a445d200;  1 drivers
v000001e4a4413500_0 .net "rs2", 4 0, L_000001e4a445c300;  1 drivers
L_000001e4a445d3e0 .part L_000001e4a4413aa0, 0, 63;
L_000001e4a445dca0 .concat [ 1 63 0 0], L_000001e4a4414100, L_000001e4a445d3e0;
L_000001e4a445dac0 .part v000001e4a43ed5c0_0, 30, 1;
L_000001e4a445c3a0 .concat [ 3 1 0 0], L_000001e4a445de80, L_000001e4a445dac0;
S_000001e4a43447d0 .scope module, "ALU64" "ALU_64_bit" 3 48, 4 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "Operation";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v000001e4a43a2b50_0 .net "A", 63 0, v000001e4a44127e0_0;  alias, 1 drivers
v000001e4a43a1cf0_0 .net "B", 63 0, L_000001e4a445c4e0;  alias, 1 drivers
v000001e4a43a1930_0 .var "O", 63 0;
v000001e4a43a1a70_0 .net "Operation", 3 0, v000001e4a43edb60_0;  alias, 1 drivers
v000001e4a43a23d0_0 .var "Zero", 0 0;
E_000001e4a43a93d0 .event anyedge, v000001e4a43a1a70_0, v000001e4a43a2b50_0, v000001e4a43a1cf0_0, v000001e4a43a1930_0;
S_000001e4a4344960 .scope module, "DMem" "Data_Memory" 3 50, 5 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v000001e4a43a1bb0_0 .net "MemRead", 0 0, v000001e4a43edac0_0;  alias, 1 drivers
v000001e4a43a2bf0_0 .net "MemWrite", 0 0, v000001e4a43ed480_0;  alias, 1 drivers
v000001e4a43a2970_0 .net "Mem_Addr", 63 0, v000001e4a43a1930_0;  alias, 1 drivers
v000001e4a43a2a10_0 .var "Read_Data", 63 0;
v000001e4a43a3230_0 .net "WriteData", 63 0, v000001e4a4413320_0;  alias, 1 drivers
v000001e4a43a3370_0 .net "clk", 0 0, v000001e4a4413640_0;  alias, 1 drivers
v000001e4a43a2ab0 .array "data_mem", 0 63, 7 0;
E_000001e4a43a9dd0 .event anyedge, v000001e4a43a1bb0_0, v000001e4a43a1930_0;
E_000001e4a43a9fd0 .event posedge, v000001e4a43a3370_0;
S_000001e4a433f090 .scope module, "Igen" "immediate_generator" 3 30, 6 3 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v000001e4a43a2dd0_0 .net *"_ivl_1", 0 0, L_000001e4a445c080;  1 drivers
v000001e4a43a20b0_0 .net *"_ivl_10", 51 0, L_000001e4a445dde0;  1 drivers
v000001e4a43a1e30_0 .net *"_ivl_13", 6 0, L_000001e4a445d980;  1 drivers
v000001e4a43a2e70_0 .net *"_ivl_15", 4 0, L_000001e4a445cf80;  1 drivers
v000001e4a43a2f10_0 .net *"_ivl_19", 0 0, L_000001e4a445df20;  1 drivers
v000001e4a43a19d0_0 .net *"_ivl_2", 51 0, L_000001e4a445db60;  1 drivers
v000001e4a43a2150_0 .net *"_ivl_20", 51 0, L_000001e4a445c260;  1 drivers
v000001e4a43a21f0_0 .net *"_ivl_23", 0 0, L_000001e4a445d160;  1 drivers
v000001e4a43a2290_0 .net *"_ivl_25", 0 0, L_000001e4a445d5c0;  1 drivers
v000001e4a43a2470_0 .net *"_ivl_27", 5 0, L_000001e4a445c1c0;  1 drivers
v000001e4a43a2510_0 .net *"_ivl_29", 3 0, L_000001e4a445c760;  1 drivers
v000001e4a43a25b0_0 .net *"_ivl_5", 11 0, L_000001e4a445d660;  1 drivers
v000001e4a43a26f0_0 .net *"_ivl_9", 0 0, L_000001e4a445c8a0;  1 drivers
v000001e4a43ecee0_0 .net "immed_value", 63 0, L_000001e4a4413aa0;  alias, 1 drivers
v000001e4a43eda20_0 .net "instruction", 31 0, v000001e4a43ed5c0_0;  alias, 1 drivers
L_000001e4a445c080 .part v000001e4a43ed5c0_0, 31, 1;
LS_000001e4a445db60_0_0 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_4 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_8 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_12 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_16 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_20 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_24 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_28 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_32 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_36 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_40 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_44 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_0_48 .concat [ 1 1 1 1], L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080, L_000001e4a445c080;
LS_000001e4a445db60_1_0 .concat [ 4 4 4 4], LS_000001e4a445db60_0_0, LS_000001e4a445db60_0_4, LS_000001e4a445db60_0_8, LS_000001e4a445db60_0_12;
LS_000001e4a445db60_1_4 .concat [ 4 4 4 4], LS_000001e4a445db60_0_16, LS_000001e4a445db60_0_20, LS_000001e4a445db60_0_24, LS_000001e4a445db60_0_28;
LS_000001e4a445db60_1_8 .concat [ 4 4 4 4], LS_000001e4a445db60_0_32, LS_000001e4a445db60_0_36, LS_000001e4a445db60_0_40, LS_000001e4a445db60_0_44;
LS_000001e4a445db60_1_12 .concat [ 4 0 0 0], LS_000001e4a445db60_0_48;
L_000001e4a445db60 .concat [ 16 16 16 4], LS_000001e4a445db60_1_0, LS_000001e4a445db60_1_4, LS_000001e4a445db60_1_8, LS_000001e4a445db60_1_12;
L_000001e4a445d660 .part v000001e4a43ed5c0_0, 20, 12;
L_000001e4a445d700 .concat [ 12 52 0 0], L_000001e4a445d660, L_000001e4a445db60;
L_000001e4a445c8a0 .part v000001e4a43ed5c0_0, 31, 1;
LS_000001e4a445dde0_0_0 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_4 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_8 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_12 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_16 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_20 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_24 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_28 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_32 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_36 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_40 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_44 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_0_48 .concat [ 1 1 1 1], L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0, L_000001e4a445c8a0;
LS_000001e4a445dde0_1_0 .concat [ 4 4 4 4], LS_000001e4a445dde0_0_0, LS_000001e4a445dde0_0_4, LS_000001e4a445dde0_0_8, LS_000001e4a445dde0_0_12;
LS_000001e4a445dde0_1_4 .concat [ 4 4 4 4], LS_000001e4a445dde0_0_16, LS_000001e4a445dde0_0_20, LS_000001e4a445dde0_0_24, LS_000001e4a445dde0_0_28;
LS_000001e4a445dde0_1_8 .concat [ 4 4 4 4], LS_000001e4a445dde0_0_32, LS_000001e4a445dde0_0_36, LS_000001e4a445dde0_0_40, LS_000001e4a445dde0_0_44;
LS_000001e4a445dde0_1_12 .concat [ 4 0 0 0], LS_000001e4a445dde0_0_48;
L_000001e4a445dde0 .concat [ 16 16 16 4], LS_000001e4a445dde0_1_0, LS_000001e4a445dde0_1_4, LS_000001e4a445dde0_1_8, LS_000001e4a445dde0_1_12;
L_000001e4a445d980 .part v000001e4a43ed5c0_0, 25, 7;
L_000001e4a445cf80 .part v000001e4a43ed5c0_0, 7, 5;
L_000001e4a445d520 .concat [ 5 7 52 0], L_000001e4a445cf80, L_000001e4a445d980, L_000001e4a445dde0;
L_000001e4a445df20 .part v000001e4a43ed5c0_0, 31, 1;
LS_000001e4a445c260_0_0 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_4 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_8 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_12 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_16 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_20 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_24 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_28 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_32 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_36 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_40 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_44 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_0_48 .concat [ 1 1 1 1], L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20, L_000001e4a445df20;
LS_000001e4a445c260_1_0 .concat [ 4 4 4 4], LS_000001e4a445c260_0_0, LS_000001e4a445c260_0_4, LS_000001e4a445c260_0_8, LS_000001e4a445c260_0_12;
LS_000001e4a445c260_1_4 .concat [ 4 4 4 4], LS_000001e4a445c260_0_16, LS_000001e4a445c260_0_20, LS_000001e4a445c260_0_24, LS_000001e4a445c260_0_28;
LS_000001e4a445c260_1_8 .concat [ 4 4 4 4], LS_000001e4a445c260_0_32, LS_000001e4a445c260_0_36, LS_000001e4a445c260_0_40, LS_000001e4a445c260_0_44;
LS_000001e4a445c260_1_12 .concat [ 4 0 0 0], LS_000001e4a445c260_0_48;
L_000001e4a445c260 .concat [ 16 16 16 4], LS_000001e4a445c260_1_0, LS_000001e4a445c260_1_4, LS_000001e4a445c260_1_8, LS_000001e4a445c260_1_12;
L_000001e4a445d160 .part v000001e4a43ed5c0_0, 31, 1;
L_000001e4a445d5c0 .part v000001e4a43ed5c0_0, 7, 1;
L_000001e4a445c1c0 .part v000001e4a43ed5c0_0, 25, 6;
L_000001e4a445c760 .part v000001e4a43ed5c0_0, 8, 4;
LS_000001e4a445d7a0_0_0 .concat [ 4 6 1 1], L_000001e4a445c760, L_000001e4a445c1c0, L_000001e4a445d5c0, L_000001e4a445d160;
LS_000001e4a445d7a0_0_4 .concat [ 52 0 0 0], L_000001e4a445c260;
L_000001e4a445d7a0 .concat [ 12 52 0 0], LS_000001e4a445d7a0_0_0, LS_000001e4a445d7a0_0_4;
L_000001e4a445c580 .part v000001e4a43ed5c0_0, 5, 2;
S_000001e4a433f220 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_000001e4a433f090;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v000001e4a43a14d0_0 .net "A", 63 0, L_000001e4a445d700;  1 drivers
v000001e4a43a2c90_0 .net "B", 63 0, L_000001e4a445d520;  1 drivers
v000001e4a43a1570_0 .net "C", 63 0, L_000001e4a445d7a0;  1 drivers
v000001e4a43a1610_0 .net "O", 63 0, L_000001e4a4413aa0;  alias, 1 drivers
v000001e4a43a3050_0 .net "S", 1 0, L_000001e4a445c580;  1 drivers
L_000001e4a4414028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e4a43a1c50_0 .net/2u *"_ivl_0", 1 0, L_000001e4a4414028;  1 drivers
v000001e4a43a32d0_0 .net *"_ivl_2", 0 0, L_000001e4a4413820;  1 drivers
L_000001e4a4414070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e4a43a2d30_0 .net/2u *"_ivl_4", 1 0, L_000001e4a4414070;  1 drivers
v000001e4a43a2010_0 .net *"_ivl_6", 0 0, L_000001e4a4413b40;  1 drivers
v000001e4a43a2650_0 .net *"_ivl_8", 63 0, L_000001e4a4413a00;  1 drivers
L_000001e4a4413820 .cmp/eq 2, L_000001e4a445c580, L_000001e4a4414028;
L_000001e4a4413b40 .cmp/eq 2, L_000001e4a445c580, L_000001e4a4414070;
L_000001e4a4413a00 .functor MUXZ 64, L_000001e4a445d7a0, L_000001e4a445d520, L_000001e4a4413b40, C4<>;
L_000001e4a4413aa0 .functor MUXZ 64, L_000001e4a4413a00, L_000001e4a445d700, L_000001e4a4413820, C4<>;
S_000001e4a433f3b0 .scope module, "PC" "Program_Counter" 3 28, 8 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v000001e4a43ed520_0 .net "PC_In", 63 0, L_000001e4a445d8e0;  alias, 1 drivers
v000001e4a43ed700_0 .var "PC_Out", 63 0;
v000001e4a43ed020_0 .net "clk", 0 0, v000001e4a4413640_0;  alias, 1 drivers
v000001e4a43ec440_0 .net "reset", 0 0, v000001e4a44136e0_0;  alias, 1 drivers
E_000001e4a43aa4d0 .event posedge, v000001e4a43ec440_0, v000001e4a43a3370_0;
S_000001e4a4336200 .scope module, "ac1" "ALU_Control" 3 44, 9 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v000001e4a43ec580_0 .net "ALUOp", 1 0, v000001e4a43edc00_0;  alias, 1 drivers
v000001e4a43ed980_0 .net "Funct", 3 0, L_000001e4a445c3a0;  1 drivers
v000001e4a43edb60_0 .var "Operation", 3 0;
E_000001e4a43aa7d0 .event anyedge, v000001e4a43ed980_0, v000001e4a43ec580_0;
S_000001e4a4336390 .scope module, "add1" "Adder" 3 31, 10 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_000001e4a44140b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e4a43ec620_0 .net "a", 63 0, L_000001e4a44140b8;  1 drivers
v000001e4a43ed7a0_0 .net "b", 63 0, v000001e4a43ed700_0;  alias, 1 drivers
v000001e4a43edca0_0 .net "c", 63 0, L_000001e4a445d840;  alias, 1 drivers
L_000001e4a445d840 .arith/sum 64, L_000001e4a44140b8, v000001e4a43ed700_0;
S_000001e4a4336520 .scope module, "add2" "Adder" 3 32, 10 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v000001e4a43ec6c0_0 .net "a", 63 0, v000001e4a43ed700_0;  alias, 1 drivers
v000001e4a43ec760_0 .net "b", 63 0, L_000001e4a445dca0;  1 drivers
v000001e4a43ec940_0 .net "c", 63 0, L_000001e4a445da20;  alias, 1 drivers
L_000001e4a445da20 .arith/sum 64, v000001e4a43ed700_0, L_000001e4a445dca0;
S_000001e4a437c2a0 .scope module, "c1" "Control_Unit" 3 38, 11 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001e4a43edc00_0 .var "ALUOp", 1 0;
v000001e4a43ed2a0_0 .var "ALUSrc", 0 0;
v000001e4a43ec800_0 .var "Branch", 0 0;
v000001e4a43edac0_0 .var "MemRead", 0 0;
v000001e4a43ed480_0 .var "MemWrite", 0 0;
v000001e4a43ec120_0 .var "MemtoReg", 0 0;
v000001e4a43ecf80_0 .net "Opcode", 6 0, L_000001e4a445cda0;  alias, 1 drivers
v000001e4a43edd40_0 .var "RegWrite", 0 0;
E_000001e4a43aa6d0 .event anyedge, v000001e4a43ecf80_0;
S_000001e4a437c430 .scope module, "iMem" "Instruction_Memory" 3 36, 12 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v000001e4a43ed840_0 .net "Inst_address", 63 0, v000001e4a43ed700_0;  alias, 1 drivers
v000001e4a43ed5c0_0 .var "Instruction", 31 0;
v000001e4a43ed660 .array "instr_mem", 0 15, 7 0;
E_000001e4a43aa250 .event anyedge, v000001e4a43ed700_0;
S_000001e4a437c5c0 .scope module, "iParser" "instruction_parser" 3 40, 13 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v000001e4a43ec1c0_0 .net "funct3", 14 12, L_000001e4a445de80;  alias, 1 drivers
v000001e4a43edde0_0 .net "funct7", 31 25, L_000001e4a445c9e0;  alias, 1 drivers
v000001e4a43ecb20_0 .net "instruction", 31 0, v000001e4a43ed5c0_0;  alias, 1 drivers
v000001e4a43ecda0_0 .net "opcode", 6 0, L_000001e4a445cda0;  alias, 1 drivers
v000001e4a43ed200_0 .net "rd", 11 7, L_000001e4a445c940;  alias, 1 drivers
v000001e4a43ec4e0_0 .net "rs1", 19 15, L_000001e4a445d200;  alias, 1 drivers
v000001e4a43ed8e0_0 .net "rs2", 24 20, L_000001e4a445c300;  alias, 1 drivers
L_000001e4a445cda0 .part v000001e4a43ed5c0_0, 0, 7;
L_000001e4a445c940 .part v000001e4a43ed5c0_0, 7, 5;
L_000001e4a445de80 .part v000001e4a43ed5c0_0, 12, 3;
L_000001e4a445d200 .part v000001e4a43ed5c0_0, 15, 5;
L_000001e4a445c300 .part v000001e4a43ed5c0_0, 20, 5;
L_000001e4a445c9e0 .part v000001e4a43ed5c0_0, 25, 7;
S_000001e4a4385cb0 .scope module, "muxALUSrc" "MUX" 3 46, 14 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001e4a4414190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e4a43b1890 .functor XNOR 1, v000001e4a43ed2a0_0, L_000001e4a4414190, C4<0>, C4<0>;
v000001e4a43ebf40_0 .net "A", 63 0, L_000001e4a4413aa0;  alias, 1 drivers
v000001e4a43ec8a0_0 .net "B", 63 0, v000001e4a4413320_0;  alias, 1 drivers
v000001e4a43ebfe0_0 .net "O", 63 0, L_000001e4a445c4e0;  alias, 1 drivers
v000001e4a43ec9e0_0 .net "S", 0 0, v000001e4a43ed2a0_0;  alias, 1 drivers
v000001e4a43eca80_0 .net/2u *"_ivl_0", 0 0, L_000001e4a4414190;  1 drivers
v000001e4a43ed160_0 .net *"_ivl_2", 0 0, L_000001e4a43b1890;  1 drivers
L_000001e4a445c4e0 .functor MUXZ 64, v000001e4a4413320_0, L_000001e4a4413aa0, L_000001e4a43b1890, C4<>;
S_000001e4a4385e40 .scope module, "muxBranch" "MUX" 3 34, 14 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001e4a4414148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e4a43b1270 .functor XNOR 1, L_000001e4a43b1510, L_000001e4a4414148, C4<0>, C4<0>;
v000001e4a43ecbc0_0 .net "A", 63 0, L_000001e4a445da20;  alias, 1 drivers
v000001e4a43ecc60_0 .net "B", 63 0, L_000001e4a445d840;  alias, 1 drivers
v000001e4a43ecd00_0 .net "O", 63 0, L_000001e4a445d8e0;  alias, 1 drivers
v000001e4a43ec260_0 .net "S", 0 0, L_000001e4a43b1510;  1 drivers
v000001e4a43ed0c0_0 .net/2u *"_ivl_0", 0 0, L_000001e4a4414148;  1 drivers
v000001e4a43ec080_0 .net *"_ivl_2", 0 0, L_000001e4a43b1270;  1 drivers
L_000001e4a445d8e0 .functor MUXZ 64, L_000001e4a445d840, L_000001e4a445da20, L_000001e4a43b1270, C4<>;
S_000001e4a4385fd0 .scope module, "muxMemory" "MUX" 3 52, 14 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001e4a44141d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e4a43b1120 .functor XNOR 1, v000001e4a43ec120_0, L_000001e4a44141d8, C4<0>, C4<0>;
v000001e4a43ece40_0 .net "A", 63 0, v000001e4a43a2a10_0;  alias, 1 drivers
v000001e4a43ec300_0 .net "B", 63 0, v000001e4a43a1930_0;  alias, 1 drivers
v000001e4a43ed340_0 .net "O", 63 0, L_000001e4a445c620;  alias, 1 drivers
v000001e4a43ec3a0_0 .net "S", 0 0, v000001e4a43ec120_0;  alias, 1 drivers
v000001e4a43ed3e0_0 .net/2u *"_ivl_0", 0 0, L_000001e4a44141d8;  1 drivers
v000001e4a4412100_0 .net *"_ivl_2", 0 0, L_000001e4a43b1120;  1 drivers
L_000001e4a445c620 .functor MUXZ 64, v000001e4a43a1930_0, v000001e4a43a2a10_0, L_000001e4a43b1120, C4<>;
S_000001e4a4302ca0 .scope module, "rFile" "registerFile" 3 42, 15 1 0, S_000001e4a4344640;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v000001e4a44127e0_0 .var "ReadData1", 63 0;
v000001e4a4413320_0 .var "ReadData2", 63 0;
v000001e4a4412560_0 .net "RegWrite", 0 0, v000001e4a43edd40_0;  alias, 1 drivers
v000001e4a44138c0_0 .net "WriteData", 63 0, L_000001e4a445c620;  alias, 1 drivers
v000001e4a4413be0_0 .net "clk", 0 0, v000001e4a4413640_0;  alias, 1 drivers
v000001e4a4412420_0 .net "rd", 4 0, L_000001e4a445c940;  alias, 1 drivers
v000001e4a4412060 .array "registers", 0 31, 63 0;
v000001e4a4412380_0 .net "reset", 0 0, v000001e4a44136e0_0;  alias, 1 drivers
v000001e4a4412600_0 .net "rs1", 4 0, L_000001e4a445d200;  alias, 1 drivers
v000001e4a4413d20_0 .net "rs2", 4 0, L_000001e4a445c300;  alias, 1 drivers
v000001e4a4412060_0 .array/port v000001e4a4412060, 0;
v000001e4a4412060_1 .array/port v000001e4a4412060, 1;
E_000001e4a43a9f90/0 .event anyedge, v000001e4a43ec440_0, v000001e4a43ec4e0_0, v000001e4a4412060_0, v000001e4a4412060_1;
v000001e4a4412060_2 .array/port v000001e4a4412060, 2;
v000001e4a4412060_3 .array/port v000001e4a4412060, 3;
v000001e4a4412060_4 .array/port v000001e4a4412060, 4;
v000001e4a4412060_5 .array/port v000001e4a4412060, 5;
E_000001e4a43a9f90/1 .event anyedge, v000001e4a4412060_2, v000001e4a4412060_3, v000001e4a4412060_4, v000001e4a4412060_5;
v000001e4a4412060_6 .array/port v000001e4a4412060, 6;
v000001e4a4412060_7 .array/port v000001e4a4412060, 7;
v000001e4a4412060_8 .array/port v000001e4a4412060, 8;
v000001e4a4412060_9 .array/port v000001e4a4412060, 9;
E_000001e4a43a9f90/2 .event anyedge, v000001e4a4412060_6, v000001e4a4412060_7, v000001e4a4412060_8, v000001e4a4412060_9;
v000001e4a4412060_10 .array/port v000001e4a4412060, 10;
v000001e4a4412060_11 .array/port v000001e4a4412060, 11;
v000001e4a4412060_12 .array/port v000001e4a4412060, 12;
v000001e4a4412060_13 .array/port v000001e4a4412060, 13;
E_000001e4a43a9f90/3 .event anyedge, v000001e4a4412060_10, v000001e4a4412060_11, v000001e4a4412060_12, v000001e4a4412060_13;
v000001e4a4412060_14 .array/port v000001e4a4412060, 14;
v000001e4a4412060_15 .array/port v000001e4a4412060, 15;
v000001e4a4412060_16 .array/port v000001e4a4412060, 16;
v000001e4a4412060_17 .array/port v000001e4a4412060, 17;
E_000001e4a43a9f90/4 .event anyedge, v000001e4a4412060_14, v000001e4a4412060_15, v000001e4a4412060_16, v000001e4a4412060_17;
v000001e4a4412060_18 .array/port v000001e4a4412060, 18;
v000001e4a4412060_19 .array/port v000001e4a4412060, 19;
v000001e4a4412060_20 .array/port v000001e4a4412060, 20;
v000001e4a4412060_21 .array/port v000001e4a4412060, 21;
E_000001e4a43a9f90/5 .event anyedge, v000001e4a4412060_18, v000001e4a4412060_19, v000001e4a4412060_20, v000001e4a4412060_21;
v000001e4a4412060_22 .array/port v000001e4a4412060, 22;
v000001e4a4412060_23 .array/port v000001e4a4412060, 23;
v000001e4a4412060_24 .array/port v000001e4a4412060, 24;
v000001e4a4412060_25 .array/port v000001e4a4412060, 25;
E_000001e4a43a9f90/6 .event anyedge, v000001e4a4412060_22, v000001e4a4412060_23, v000001e4a4412060_24, v000001e4a4412060_25;
v000001e4a4412060_26 .array/port v000001e4a4412060, 26;
v000001e4a4412060_27 .array/port v000001e4a4412060, 27;
v000001e4a4412060_28 .array/port v000001e4a4412060, 28;
v000001e4a4412060_29 .array/port v000001e4a4412060, 29;
E_000001e4a43a9f90/7 .event anyedge, v000001e4a4412060_26, v000001e4a4412060_27, v000001e4a4412060_28, v000001e4a4412060_29;
v000001e4a4412060_30 .array/port v000001e4a4412060, 30;
v000001e4a4412060_31 .array/port v000001e4a4412060, 31;
E_000001e4a43a9f90/8 .event anyedge, v000001e4a4412060_30, v000001e4a4412060_31, v000001e4a43ed8e0_0;
E_000001e4a43a9f90 .event/or E_000001e4a43a9f90/0, E_000001e4a43a9f90/1, E_000001e4a43a9f90/2, E_000001e4a43a9f90/3, E_000001e4a43a9f90/4, E_000001e4a43a9f90/5, E_000001e4a43a9f90/6, E_000001e4a43a9f90/7, E_000001e4a43a9f90/8;
    .scope S_000001e4a433f3b0;
T_0 ;
    %wait E_000001e4a43aa4d0;
    %load/vec4 v000001e4a43ec440_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001e4a43ed520_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001e4a43ed700_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e4a437c430;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43ed660, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001e4a437c430;
T_2 ;
    %wait E_000001e4a43aa250;
    %load/vec4 v000001e4a43ed840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e4a43ed5c0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e4a43ed5c0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e4a43ed5c0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e4a43ed660, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e4a43ed5c0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e4a437c2a0;
T_3 ;
    %wait E_000001e4a43aa6d0;
    %load/vec4 v000001e4a43ecf80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43ed2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a43edd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43edac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ed480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a43ec800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e4a43edc00_0, 0, 2;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e4a4302ca0;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a4412060, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001e4a4302ca0;
T_5 ;
    %wait E_000001e4a43a9f90;
    %load/vec4 v000001e4a4412380_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001e4a4412600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e4a4412060, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v000001e4a44127e0_0, 0;
    %load/vec4 v000001e4a4412380_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v000001e4a4413d20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e4a4412060, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v000001e4a4413320_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e4a4302ca0;
T_6 ;
    %wait E_000001e4a43a9fd0;
    %load/vec4 v000001e4a4412560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001e4a44138c0_0;
    %load/vec4 v000001e4a4412420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001e4a4412060, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e4a4336200;
T_7 ;
    %wait E_000001e4a43aa7d0;
    %load/vec4 v000001e4a43ec580_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e4a43ec580_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001e4a43ec580_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001e4a43ed980_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001e4a43ed980_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001e4a43ed980_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001e4a43ed980_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e4a43edb60_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e4a43447d0;
T_8 ;
    %wait E_000001e4a43a93d0;
    %load/vec4 v000001e4a43a1a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v000001e4a43a2b50_0;
    %load/vec4 v000001e4a43a1cf0_0;
    %or;
    %inv;
    %assign/vec4 v000001e4a43a1930_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001e4a43a2b50_0;
    %load/vec4 v000001e4a43a1cf0_0;
    %and;
    %assign/vec4 v000001e4a43a1930_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001e4a43a2b50_0;
    %load/vec4 v000001e4a43a1cf0_0;
    %or;
    %assign/vec4 v000001e4a43a1930_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001e4a43a2b50_0;
    %load/vec4 v000001e4a43a1cf0_0;
    %add;
    %assign/vec4 v000001e4a43a1930_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001e4a43a2b50_0;
    %load/vec4 v000001e4a43a1cf0_0;
    %sub;
    %assign/vec4 v000001e4a43a1930_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v000001e4a43a1930_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v000001e4a43a23d0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e4a4344960;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %end;
    .thread T_9;
    .scope S_000001e4a4344960;
T_10 ;
    %wait E_000001e4a43a9fd0;
    %load/vec4 v000001e4a43a2bf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 56, 7;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
    %load/vec4 v000001e4a43a3230_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001e4a43a2970_0;
    %store/vec4a v000001e4a43a2ab0, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e4a4344960;
T_11 ;
    %wait E_000001e4a43a9dd0;
    %load/vec4 v000001e4a43a1bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e4a43a2970_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001e4a43a2ab0, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v000001e4a43a2a10_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e4a43b3980;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a4413640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e4a44136e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e4a44136e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001e4a43b3980;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001e4a4413640_0;
    %inv;
    %store/vec4 v000001e4a4413640_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e4a43b3980;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
