// Seed: 4218654908
module module_0 (
    input wand id_0,
    output wire id_1,
    output tri1 id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5
    , id_20,
    input wor id_6
    , id_21,
    input tri0 id_7,
    output wire id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri id_14,
    output supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    output tri id_18
    , id_22
);
  generate
    assign id_22 = 1;
    wire id_23;
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5
    , id_18,
    output uwire id_6,
    input wire id_7,
    input wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    output wand id_13,
    input supply0 id_14,
    output wand id_15,
    output wor id_16
    , id_19
);
  assign id_6 = 1;
  module_0(
      id_4,
      id_13,
      id_6,
      id_9,
      id_4,
      id_8,
      id_4,
      id_14,
      id_15,
      id_3,
      id_9,
      id_2,
      id_10,
      id_10,
      id_4,
      id_9,
      id_16,
      id_7,
      id_6
  );
  wire id_20;
  initial id_0 = 1;
endmodule
