Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1541
design__instance__area,24407.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007071227882988751
power__switching__total,0.0001363218470942229
power__leakage__total,0.000002495006583558279
power__total,0.0008459396194666624
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2649694427757175
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2654917194568478
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10615364443485706
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.195408028622438
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106154
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.940411
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28637606985257014
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2885197440402949
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6054673600527756
timing__setup__ws__corner:nom_slow_1p08V_125C,14.400880895381572
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.605467
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.450850
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2736053405725798
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27471384278286737
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2949604532996329
timing__setup__ws__corner:nom_typ_1p20V_25C,14.895779253905681
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.294960
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.062605
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2649694427757175
clock__skew__worst_setup,0.2654917194568478
timing__hold__ws,0.10615364443485706
timing__setup__ws,14.400880895381572
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106154
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.450850
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1541
design__instance__area__stdcell,24407.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.406049
design__instance__utilization__stdcell,0.406049
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,32.6592
design__instance__count__class:inverter,279
design__instance__area__class:inverter,1524.1
design__instance__count__class:sequential_cell,216
design__instance__area__class:sequential_cell,10189.7
design__instance__count__class:multi_input_combinational_cell,597
design__instance__area__class:multi_input_combinational_cell,6314.11
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,400
design__instance__area__class:timing_repair_buffer,5927.64
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,30355.5
design__violations,0
design__instance__count__class:clock_buffer,41
design__instance__area__class:clock_buffer,371.952
design__instance__count__class:clock_inverter,4
design__instance__area__class:clock_inverter,47.1744
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,313
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1769
route__net__special,2
route__drc_errors__iter:0,648
route__wirelength__iter:0,32211
route__drc_errors__iter:1,203
route__wirelength__iter:1,31855
route__drc_errors__iter:2,235
route__wirelength__iter:2,31833
route__drc_errors__iter:3,43
route__wirelength__iter:3,31762
route__drc_errors__iter:4,1
route__wirelength__iter:4,31756
route__drc_errors__iter:5,0
route__wirelength__iter:5,31755
route__drc_errors,0
route__wirelength,31755
route__vias,8654
route__vias__singlecut,8654
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,361.84
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,229
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,229
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,229
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,229
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000136293
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133692
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000444948
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133692
design_powergrid__voltage__worst,0.0000133692
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000136293
design_powergrid__drop__worst__net:VPWR,0.0000136293
design_powergrid__voltage__worst__net:VGND,0.0000133692
design_powergrid__drop__worst__net:VGND,0.0000133692
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000050100000000000003132715441223066221709814271889626979827880859375
ir__drop__worst,0.000013600000000000000231607268086353457192672067321836948394775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
