{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729635562847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729635562848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 16:19:22 2024 " "Processing started: Tue Oct 22 16:19:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729635562848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729635562848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729635562848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729635563379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729635563379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7seg " "Found entity 1: binary_to_7seg" {  } { { "binary_to_7seg.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/binary_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ram_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ram_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_read " "Found entity 1: tb_ram_read" {  } { { "tb_ram_read.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/tb_ram_read.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/Mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GraphicsController.sv 1 1 " "Found 1 design units, including 1 entities, in source file GraphicsController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController " "Found entity 1: GraphicsController" {  } { { "GraphicsController.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/GraphicsController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll_tb " "Found entity 1: pll_tb" {  } { { "pll_tb.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/pll_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Main_Module.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Main_Module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ImageDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ImageDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageDrawer " "Found entity 1: ImageDrawer" {  } { { "ImageDrawer.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_32bit_to_ip_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_32bit_to_ip_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_32bit_to_ip_ram " "Found entity 1: write_32bit_to_ip_ram" {  } { { "write_32bit_to_ip_ram.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file mainModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainModule " "Found entity 1: mainModule" {  } { { "mainModule.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upDownCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file upDownCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upDownCounter " "Found entity 1: upDownCounter" {  } { { "upDownCounter.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TextDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file TextDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TextDrawer " "Found entity 1: TextDrawer" {  } { { "TextDrawer.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/TextDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainModule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mainModule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainModule_tb " "Found entity 1: mainModule_tb" {  } { { "mainModule_tb.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipfloprc.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipfloprc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipfloprc " "Found entity 1: flipfloprc" {  } { { "flipfloprc.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipfloprc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopr " "Found entity 1: flipflopr" {  } { { "flipflopr.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopenrc " "Found entity 1: flipflopenrc" {  } { { "flipflopenrc.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopenr " "Found entity 1: flipflopenr" {  } { { "flipflopenr.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file eqcmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp " "Found entity 1: eqcmp" {  } { { "eqcmp.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/eqcmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divid.sv 1 1 " "Found 1 design units, including 1 entities, in source file divid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divid " "Found entity 1: divid" {  } { { "divid.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/divid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(10) " "Verilog HDL warning at extend.sv(10): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729635566407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional " "Found entity 1: conditional" {  } { { "conditional.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/conditional.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566411 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(40) " "Verilog HDL warning at controller.sv(40): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729635566412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(52) " "Verilog HDL warning at controller.sv(52): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729635566412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_32bit " "Found entity 1: ram_32bit" {  } { { "ram_32bit.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/processor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566419 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcGatedE controller.sv(88) " "Verilog HDL Implicit Net warning at controller.sv(88): created implicit net for \"PCSrcGatedE\"" {  } { { "controller.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729635566419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainModule " "Elaborating entity \"mainModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729635566501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 mainModule.sv(138) " "Verilog HDL assignment warning at mainModule.sv(138): truncated value with size 32 to match size of target (19)" {  } { { "mainModule.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729635566504 "|mainModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mainModule.sv(139) " "Verilog HDL assignment warning at mainModule.sv(139): truncated value with size 32 to match size of target (9)" {  } { { "mainModule.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729635566504 "|mainModule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mainModule.sv(140) " "Verilog HDL assignment warning at mainModule.sv(140): truncated value with size 32 to match size of target (9)" {  } { { "mainModule.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729635566504 "|mainModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mainModule.sv" "cpu" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:c\"" {  } { { "cpu.sv" "c" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipfloprc cpu:cpu\|controller:c\|flipfloprc:flushedregsE " "Elaborating entity \"flipfloprc\" for hierarchy \"cpu:cpu\|controller:c\|flipfloprc:flushedregsE\"" {  } { { "controller.sv" "flushedregsE" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr cpu:cpu\|controller:c\|flipflopr:regsE " "Elaborating entity \"flipflopr\" for hierarchy \"cpu:cpu\|controller:c\|flipflopr:regsE\"" {  } { { "controller.sv" "regsE" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr cpu:cpu\|controller:c\|flipflopr:condregE " "Elaborating entity \"flipflopr\" for hierarchy \"cpu:cpu\|controller:c\|flipflopr:condregE\"" {  } { { "controller.sv" "condregE" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional cpu:cpu\|controller:c\|conditional:Cond " "Elaborating entity \"conditional\" for hierarchy \"cpu:cpu\|controller:c\|conditional:Cond\"" {  } { { "controller.sv" "Cond" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:pcnextmux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:pcnextmux\"" {  } { { "datapath.sv" "pcnextmux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopenr cpu:cpu\|datapath:dp\|flipflopenr:pcreg " "Elaborating entity \"flipflopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|flipflopenr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpu\|datapath:dp\|adder:pcadd " "Elaborating entity \"adder\" for hierarchy \"cpu:cpu\|datapath:dp\|adder:pcadd\"" {  } { { "datapath.sv" "pcadd" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopenrc cpu:cpu\|datapath:dp\|flipflopenrc:instrreg " "Elaborating entity \"flipflopenrc\" for hierarchy \"cpu:cpu\|datapath:dp\|flipflopenrc:instrreg\"" {  } { { "datapath.sv" "instrreg" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend cpu:cpu\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"cpu:cpu\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr cpu:cpu\|datapath:dp\|flipflopr:rd1reg " "Elaborating entity \"flipflopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flipflopr:rd1reg\"" {  } { { "datapath.sv" "rd1reg" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 cpu:cpu\|datapath:dp\|mux3:byp1mux " "Elaborating entity \"mux3\" for hierarchy \"cpu:cpu\|datapath:dp\|mux3:byp1mux\"" {  } { { "datapath.sv" "byp1mux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu.sv(15) " "Verilog HDL assignment warning at alu.sv(15): truncated value with size 33 to match size of target (32)" {  } { { "alu.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635566542 "|mainModule|cpu:cpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqcmp cpu:cpu\|datapath:dp\|eqcmp:m0 " "Elaborating entity \"eqcmp\" for hierarchy \"cpu:cpu\|datapath:dp\|eqcmp:m0\"" {  } { { "datapath.sv" "m0" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard cpu:cpu\|hazard:h " "Elaborating entity \"hazard\" for hierarchy \"cpu:cpu\|hazard:h\"" {  } { { "cpu.sv" "h" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_32bit ram_32bit:ram_data " "Elaborating entity \"ram_32bit\" for hierarchy \"ram_32bit:ram_data\"" {  } { { "mainModule.sv" "ram_data" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_32bit:ram_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\"" {  } { { "ram_32bit.v" "altsyncram_component" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram_32bit.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_32bit:ram_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_32bit:ram_data\|altsyncram:altsyncram_component\"" {  } { { "ram_32bit.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram_32bit.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_32bit:ram_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_32bit:ram_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_init_data.mif " "Parameter \"init_file\" = \"ram_init_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 524288 " "Parameter \"numwords_b\" = \"524288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566610 ""}  } { { "ram_32bit.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ram_32bit.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729635566610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqr2 " "Found entity 1: altsyncram_dqr2" {  } { { "db/altsyncram_dqr2.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dqr2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqr2 ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated " "Elaborating entity \"altsyncram_dqr2\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abner/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2na " "Found entity 1: decode_2na" {  } { { "db/decode_2na.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_2na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635566960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635566960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2na ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|decode_2na:decode2 " "Elaborating entity \"decode_2na\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|decode_2na:decode2\"" {  } { { "db/altsyncram_dqr2.tdf" "decode2" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dqr2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635566961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r2a " "Found entity 1: decode_r2a" {  } { { "db/decode_r2a.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_r2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635567020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635567020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r2a ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|decode_r2a:rden_decode_a " "Elaborating entity \"decode_r2a\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|decode_r2a:rden_decode_a\"" {  } { { "db/altsyncram_dqr2.tdf" "rden_decode_a" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dqr2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vib " "Found entity 1: mux_vib" {  } { { "db/mux_vib.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/mux_vib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635567135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635567135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vib ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|mux_vib:mux4 " "Elaborating entity \"mux_vib\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|mux_vib:mux4\"" {  } { { "db/altsyncram_dqr2.tdf" "mux4" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dqr2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ihb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ihb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ihb " "Found entity 1: mux_ihb" {  } { { "db/mux_ihb.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/mux_ihb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635567230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635567230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ihb ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|mux_ihb:mux5 " "Elaborating entity \"mux_ihb\" for hierarchy \"ram_32bit:ram_data\|altsyncram:altsyncram_component\|altsyncram_dqr2:auto_generated\|mux_ihb:mux5\"" {  } { { "db/altsyncram_dqr2.tdf" "mux5" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dqr2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "mainModule.sv" "rom_inst" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init_data.mif " "Parameter \"init_file\" = \"rom_init_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567275 ""}  } { { "rom.v" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729635567275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9g1 " "Found entity 1: altsyncram_a9g1" {  } { { "db/altsyncram_a9g1.tdf" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_a9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729635567337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729635567337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a9g1 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated " "Elaborating entity \"altsyncram_a9g1\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abner/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567337 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1015 1024 0 1 1 " "1015 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 1023 " "Addresses ranging from 9 to 1023 are not initialized" {  } { { "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom_init_data.mif" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom_init_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1729635567344 ""}  } { { "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom_init_data.mif" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/rom_init_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Design Software" 0 -1 1729635567344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Main_Module VGA_Main_Module:vga " "Elaborating entity \"VGA_Main_Module\" for hierarchy \"VGA_Main_Module:vga\"" {  } { { "mainModule.sv" "vga" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll VGA_Main_Module:vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"VGA_Main_Module:vga\|pll:vgapll\"" {  } { { "VGA_Main_Module.sv" "vgapll" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageDrawer VGA_Main_Module:vga\|ImageDrawer:imgDrawer " "Elaborating entity \"ImageDrawer\" for hierarchy \"VGA_Main_Module:vga\|ImageDrawer:imgDrawer\"" {  } { { "VGA_Main_Module.sv" "imgDrawer" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ImageDrawer.sv(58) " "Verilog HDL assignment warning at ImageDrawer.sv(58): truncated value with size 32 to match size of target (19)" {  } { { "ImageDrawer.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567381 "|mainModule|VGA_Main_Module:vga|ImageDrawer:imgDrawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ImageDrawer.sv(67) " "Verilog HDL assignment warning at ImageDrawer.sv(67): truncated value with size 32 to match size of target (19)" {  } { { "ImageDrawer.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/ImageDrawer.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567381 "|mainModule|VGA_Main_Module:vga|ImageDrawer:imgDrawer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController VGA_Main_Module:vga\|GraphicsController:controller " "Elaborating entity \"GraphicsController\" for hierarchy \"VGA_Main_Module:vga\|GraphicsController:controller\"" {  } { { "VGA_Main_Module.sv" "controller" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/VGA_Main_Module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upDownCounter upDownCounter:quadrantCounter " "Elaborating entity \"upDownCounter\" for hierarchy \"upDownCounter:quadrantCounter\"" {  } { { "mainModule.sv" "quadrantCounter" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 upDownCounter.sv(14) " "Verilog HDL assignment warning at upDownCounter.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "upDownCounter.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567385 "|mainModule|upDownCounter:quadrantCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 upDownCounter.sv(16) " "Verilog HDL assignment warning at upDownCounter.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "upDownCounter.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/upDownCounter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567385 "|mainModule|upDownCounter:quadrantCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:control " "Elaborating entity \"FSM\" for hierarchy \"FSM:control\"" {  } { { "mainModule.sv" "control" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 FSM.sv(13) " "Verilog HDL assignment warning at FSM.sv(13): truncated value with size 2 to match size of target (1)" {  } { { "FSM.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/FSM.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567386 "|mainModule|FSM:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_32bit_to_ip_ram write_32bit_to_ip_ram:selection_write " "Elaborating entity \"write_32bit_to_ip_ram\" for hierarchy \"write_32bit_to_ip_ram:selection_write\"" {  } { { "mainModule.sv" "selection_write" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 write_32bit_to_ip_ram.sv(23) " "Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(23): truncated value with size 32 to match size of target (19)" {  } { { "write_32bit_to_ip_ram.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567387 "|mainModule|write_32bit_to_ip_ram:selection_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 write_32bit_to_ip_ram.sv(29) " "Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(29): truncated value with size 32 to match size of target (19)" {  } { { "write_32bit_to_ip_ram.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567387 "|mainModule|write_32bit_to_ip_ram:selection_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 write_32bit_to_ip_ram.sv(35) " "Verilog HDL assignment warning at write_32bit_to_ip_ram.sv(35): truncated value with size 32 to match size of target (19)" {  } { { "write_32bit_to_ip_ram.sv" "" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/write_32bit_to_ip_ram.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729635567387 "|mainModule|write_32bit_to_ip_ram:selection_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:ram_address_a_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:ram_address_a_mux\"" {  } { { "mainModule.sv" "ram_address_a_mux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:ram_writedata_a_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:ram_writedata_a_mux\"" {  } { { "mainModule.sv" "ram_writedata_a_mux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:ram_write_enables_mux " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:ram_write_enables_mux\"" {  } { { "mainModule.sv" "ram_write_enables_mux" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7seg binary_to_7seg:bch " "Elaborating entity \"binary_to_7seg\" for hierarchy \"binary_to_7seg:bch\"" {  } { { "mainModule.sv" "bch" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729635567390 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[31\] " "Net \"address_a_sig\[31\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[31\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[30\] " "Net \"address_a_sig\[30\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[30\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[29\] " "Net \"address_a_sig\[29\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[29\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[28\] " "Net \"address_a_sig\[28\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[28\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[27\] " "Net \"address_a_sig\[27\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[27\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[26\] " "Net \"address_a_sig\[26\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[26\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[25\] " "Net \"address_a_sig\[25\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[25\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[24\] " "Net \"address_a_sig\[24\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[24\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[23\] " "Net \"address_a_sig\[23\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[23\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[22\] " "Net \"address_a_sig\[22\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[22\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[21\] " "Net \"address_a_sig\[21\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[21\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[20\] " "Net \"address_a_sig\[20\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[20\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[19\] " "Net \"address_a_sig\[19\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[19\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567932 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[31\] " "Net \"address_a_sig\[31\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[31\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[30\] " "Net \"address_a_sig\[30\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[30\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[29\] " "Net \"address_a_sig\[29\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[29\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[28\] " "Net \"address_a_sig\[28\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[28\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[27\] " "Net \"address_a_sig\[27\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[27\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[26\] " "Net \"address_a_sig\[26\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[26\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[25\] " "Net \"address_a_sig\[25\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[25\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[24\] " "Net \"address_a_sig\[24\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[24\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[23\] " "Net \"address_a_sig\[23\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[23\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[22\] " "Net \"address_a_sig\[22\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[22\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[21\] " "Net \"address_a_sig\[21\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[21\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[20\] " "Net \"address_a_sig\[20\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[20\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address_a_sig\[19\] " "Net \"address_a_sig\[19\]\" is missing source, defaulting to GND" {  } { { "mainModule.sv" "address_a_sig\[19\]" { Text "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/mainModule.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729635567961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729635568336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg " "Generated suppressed messages file /home/abner/Desktop/Arqui 1/Proyecto Arqui 1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1729635568408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729635568432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 16:19:28 2024 " "Processing ended: Tue Oct 22 16:19:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729635568432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729635568432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729635568432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729635568432 ""}
