{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651459471649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651459471654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 10:44:31 2022 " "Processing started: Mon May 02 10:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651459471654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459471654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone " "Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c wishbone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459471654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651459473306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651459473306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv_min_sopc_tb " "Found entity 1: openriscv_min_sopc_tb" {  } { { "openriscv_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459482927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459482927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv_min_sopc " "Found entity 1: openriscv_min_sopc" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459482941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459482941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openriscv.v 1 1 " "Found 1 design units, including 1 entities, in source file openriscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 openriscv " "Found entity 1: openriscv" {  } { { "openriscv.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459482955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459482955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "uart_tfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "uart_rfifo.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file uart_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "uart_debug_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wishbone_bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_bus_if " "Found entity 1: wishbone_bus_if" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_top " "Found entity 1: wb_conmax_top" {  } { { "wb_conmax_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_slave_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_slave_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_slave_if " "Found entity 1: wb_conmax_slave_if" {  } { { "wb_conmax_slave_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483308 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(146) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(146)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 146 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483331 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(147) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(147)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 147 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(148) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(148)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 148 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(149) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(149)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 149 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(150) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(150)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 150 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(151) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(151)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(152) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(152)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 152 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(153) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(153)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 153 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(154) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(154)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 154 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(155) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(155)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 155 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(156) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(156)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 156 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(157) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(157)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 157 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(158) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(158)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 158 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(159) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(159)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 159 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(160) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(160)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 160 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "infer_multibit wb_conmax_rf.v(161) " "Unrecognized synthesis attribute \"infer_multibit\" at wb_conmax_rf.v(161)" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 161 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_rf " "Found entity 1: wb_conmax_rf" {  } { { "wb_conmax_rf.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_rf.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_enc " "Found entity 1: wb_conmax_pri_enc" {  } { { "wb_conmax_pri_enc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_enc.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_pri_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_pri_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_pri_dec " "Found entity 1: wb_conmax_pri_dec" {  } { { "wb_conmax_pri_dec.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_dec.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_msel.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_msel.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_msel " "Found entity 1: wb_conmax_msel" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_msel.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_master_if.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_master_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_master_if " "Found entity 1: wb_conmax_master_if" {  } { { "wb_conmax_master_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_master_if.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file wb_conmax_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_conmax_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_conmax_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_conmax_arb " "Found entity 1: wb_conmax_arb" {  } { { "wb_conmax_arb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_arb.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483490 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "openmips_min_sopc_tb.v " "Can't analyze file -- file openmips_min_sopc_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651459483510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file gpio_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483688 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651459483699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csr.v 1 1 " "Found 1 design units, including 1 entities, in source file csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom_.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom_.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom_ " "Found entity 1: inst_rom_" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483771 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority plic.v(35) " "Verilog HDL Declaration warning at plic.v(35): \"priority\" is SystemVerilog-2005 keyword" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651459483781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plic.v 1 1 " "Found 1 design units, including 1 entities, in source file plic.v" { { "Info" "ISGN_ENTITY_NAME" "1 plic " "Found entity 1: plic" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clint.v 1 1 " "Found 1 design units, including 1 entities, in source file clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459483829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459483829 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_overrun\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459483830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_push_pulse uart_regs.v(400) " "Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for \"rf_push_pulse\"" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459483830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openriscv_min_sopc " "Elaborating entity \"openriscv_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651459484545 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sdram_init_done openriscv_min_sopc.v(120) " "Verilog HDL warning at openriscv_min_sopc.v(120): object sdram_init_done used but never assigned" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 120 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651459484614 "|openriscv_min_sopc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sdram_init_done 0 openriscv_min_sopc.v(120) " "Net \"sdram_init_done\" at openriscv_min_sopc.v(120) has no driver or initial value, using a default initial value '0'" {  } { { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651459484614 "|openriscv_min_sopc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openriscv openriscv:openriscv0 " "Elaborating entity \"openriscv\" for hierarchy \"openriscv:openriscv0\"" {  } { { "openriscv_min_sopc.v" "openriscv0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openriscv:openriscv0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openriscv:openriscv0\|pc_reg:pc_reg0\"" {  } { { "openriscv.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484661 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_branch_target_address pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"hold_branch_target_address\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "need_branch pc_reg.v(28) " "Verilog HDL Always Construct warning at pc_reg.v(28): inferring latch(es) for variable \"need_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "need_branch pc_reg.v(36) " "Inferred latch for \"need_branch\" at pc_reg.v(36)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[0\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[0\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[1\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[1\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[2\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[2\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[3\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[3\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[4\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[4\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[5\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[5\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[6\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[6\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[7\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[7\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[8\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[8\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[9\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[9\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[10\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[10\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[11\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[11\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[12\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[12\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[13\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[13\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[14\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[14\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[15\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[15\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[16\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[16\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484717 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[17\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[17\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[18\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[18\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[19\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[19\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[20\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[20\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[21\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[21\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[22\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[22\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[23\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[23\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[24\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[24\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[25\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[25\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[26\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[26\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[27\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[27\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[28\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[28\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[29\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[29\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[30\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[30\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_branch_target_address\[31\] pc_reg.v(31) " "Inferred latch for \"hold_branch_target_address\[31\]\" at pc_reg.v(31)" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484718 "|openmips_min_sopc|openmips:openmips0|pc_reg:pc_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openriscv:openriscv0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openriscv:openriscv0\|if_id:if_id0\"" {  } { { "openriscv.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openriscv:openriscv0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openriscv:openriscv0\|id:id0\"" {  } { { "openriscv.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484788 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(579) " "Verilog HDL Case Statement warning at id.v(579): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 579 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(669) " "Verilog HDL Case Statement warning at id.v(669): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 669 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_ecall id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_ecall\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excepttype_is_mret id.v(100) " "Verilog HDL Always Construct warning at id.v(100): inferring latch(es) for variable \"excepttype_is_mret\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(778) " "Verilog HDL Always Construct warning at id.v(778): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(804) " "Verilog HDL Always Construct warning at id.v(804): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(804) " "Inferred latch for \"reg2_o\[0\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(804) " "Inferred latch for \"reg2_o\[1\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(804) " "Inferred latch for \"reg2_o\[2\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(804) " "Inferred latch for \"reg2_o\[3\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(804) " "Inferred latch for \"reg2_o\[4\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(804) " "Inferred latch for \"reg2_o\[5\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(804) " "Inferred latch for \"reg2_o\[6\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(804) " "Inferred latch for \"reg2_o\[7\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(804) " "Inferred latch for \"reg2_o\[8\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(804) " "Inferred latch for \"reg2_o\[9\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(804) " "Inferred latch for \"reg2_o\[10\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(804) " "Inferred latch for \"reg2_o\[11\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(804) " "Inferred latch for \"reg2_o\[12\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(804) " "Inferred latch for \"reg2_o\[13\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(804) " "Inferred latch for \"reg2_o\[14\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(804) " "Inferred latch for \"reg2_o\[15\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(804) " "Inferred latch for \"reg2_o\[16\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(804) " "Inferred latch for \"reg2_o\[17\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(804) " "Inferred latch for \"reg2_o\[18\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484835 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(804) " "Inferred latch for \"reg2_o\[19\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(804) " "Inferred latch for \"reg2_o\[20\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(804) " "Inferred latch for \"reg2_o\[21\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(804) " "Inferred latch for \"reg2_o\[22\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(804) " "Inferred latch for \"reg2_o\[23\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(804) " "Inferred latch for \"reg2_o\[24\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(804) " "Inferred latch for \"reg2_o\[25\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(804) " "Inferred latch for \"reg2_o\[26\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(804) " "Inferred latch for \"reg2_o\[27\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(804) " "Inferred latch for \"reg2_o\[28\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(804) " "Inferred latch for \"reg2_o\[29\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(804) " "Inferred latch for \"reg2_o\[30\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(804) " "Inferred latch for \"reg2_o\[31\]\" at id.v(804)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(778) " "Inferred latch for \"reg1_o\[0\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(778) " "Inferred latch for \"reg1_o\[1\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(778) " "Inferred latch for \"reg1_o\[2\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(778) " "Inferred latch for \"reg1_o\[3\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(778) " "Inferred latch for \"reg1_o\[4\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(778) " "Inferred latch for \"reg1_o\[5\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(778) " "Inferred latch for \"reg1_o\[6\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(778) " "Inferred latch for \"reg1_o\[7\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(778) " "Inferred latch for \"reg1_o\[8\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(778) " "Inferred latch for \"reg1_o\[9\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(778) " "Inferred latch for \"reg1_o\[10\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(778) " "Inferred latch for \"reg1_o\[11\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(778) " "Inferred latch for \"reg1_o\[12\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(778) " "Inferred latch for \"reg1_o\[13\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(778) " "Inferred latch for \"reg1_o\[14\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(778) " "Inferred latch for \"reg1_o\[15\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(778) " "Inferred latch for \"reg1_o\[16\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(778) " "Inferred latch for \"reg1_o\[17\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(778) " "Inferred latch for \"reg1_o\[18\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(778) " "Inferred latch for \"reg1_o\[19\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(778) " "Inferred latch for \"reg1_o\[20\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484836 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(778) " "Inferred latch for \"reg1_o\[21\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(778) " "Inferred latch for \"reg1_o\[22\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(778) " "Inferred latch for \"reg1_o\[23\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(778) " "Inferred latch for \"reg1_o\[24\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(778) " "Inferred latch for \"reg1_o\[25\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(778) " "Inferred latch for \"reg1_o\[26\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(778) " "Inferred latch for \"reg1_o\[27\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(778) " "Inferred latch for \"reg1_o\[28\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(778) " "Inferred latch for \"reg1_o\[29\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(778) " "Inferred latch for \"reg1_o\[30\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(778) " "Inferred latch for \"reg1_o\[31\]\" at id.v(778)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_mret id.v(100) " "Inferred latch for \"excepttype_is_mret\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excepttype_is_ecall id.v(100) " "Inferred latch for \"excepttype_is_ecall\" at id.v(100)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484837 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openriscv:openriscv0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openriscv:openriscv0\|regfile:regfile1\"" {  } { { "openriscv.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openriscv:openriscv0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openriscv:openriscv0\|id_ex:id_ex0\"" {  } { { "openriscv.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openriscv:openriscv0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openriscv:openriscv0\|ex:ex0\"" {  } { { "openriscv.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459484947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(68) " "Verilog HDL or VHDL warning at ex.v(68): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459484982 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(70) " "Verilog HDL or VHDL warning at ex.v(70): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trapassert ex.v(118) " "Verilog HDL Always Construct warning at ex.v(118): inferring latch(es) for variable \"trapassert\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(127) " "Verilog HDL Always Construct warning at ex.v(127): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moveres ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"moveres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_data_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_reg_read_addr_o ex.v(258) " "Verilog HDL Always Construct warning at ex.v(258): inferring latch(es) for variable \"csr_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(323) " "Verilog HDL Case Statement warning at ex.v(323): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 323 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(339) " "Verilog HDL Case Statement warning at ex.v(339): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 339 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(349) " "Verilog HDL Case Statement warning at ex.v(349): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 349 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(319) " "Verilog HDL Always Construct warning at ex.v(319): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(319) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(319) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(319) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(319) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(319) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(319) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(319) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(319) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(319) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(319) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(319) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(319) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(319) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(319) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(319) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(319) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(319) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(319) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(319) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(319) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(319) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484983 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(319) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(319) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(319) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(319) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(319) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(319) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(319) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(319) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(319) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(319) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(319) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(319)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_read_addr_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_read_addr_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[0\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[1\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[2\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[3\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[4\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[5\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[6\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[7\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[8\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[9\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[10\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484984 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[11\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[12\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[13\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[14\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[15\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[16\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[17\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[18\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[19\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[20\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[21\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[22\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[23\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[24\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[25\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[26\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[27\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[28\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[29\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[30\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_reg_data_o\[31\] ex.v(258) " "Inferred latch for \"csr_reg_data_o\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[0\] ex.v(258) " "Inferred latch for \"moveres\[0\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[1\] ex.v(258) " "Inferred latch for \"moveres\[1\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[2\] ex.v(258) " "Inferred latch for \"moveres\[2\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[3\] ex.v(258) " "Inferred latch for \"moveres\[3\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[4\] ex.v(258) " "Inferred latch for \"moveres\[4\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[5\] ex.v(258) " "Inferred latch for \"moveres\[5\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[6\] ex.v(258) " "Inferred latch for \"moveres\[6\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[7\] ex.v(258) " "Inferred latch for \"moveres\[7\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[8\] ex.v(258) " "Inferred latch for \"moveres\[8\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[9\] ex.v(258) " "Inferred latch for \"moveres\[9\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[10\] ex.v(258) " "Inferred latch for \"moveres\[10\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[11\] ex.v(258) " "Inferred latch for \"moveres\[11\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[12\] ex.v(258) " "Inferred latch for \"moveres\[12\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484985 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[13\] ex.v(258) " "Inferred latch for \"moveres\[13\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[14\] ex.v(258) " "Inferred latch for \"moveres\[14\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[15\] ex.v(258) " "Inferred latch for \"moveres\[15\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[16\] ex.v(258) " "Inferred latch for \"moveres\[16\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[17\] ex.v(258) " "Inferred latch for \"moveres\[17\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[18\] ex.v(258) " "Inferred latch for \"moveres\[18\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[19\] ex.v(258) " "Inferred latch for \"moveres\[19\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[20\] ex.v(258) " "Inferred latch for \"moveres\[20\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[21\] ex.v(258) " "Inferred latch for \"moveres\[21\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[22\] ex.v(258) " "Inferred latch for \"moveres\[22\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[23\] ex.v(258) " "Inferred latch for \"moveres\[23\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[24\] ex.v(258) " "Inferred latch for \"moveres\[24\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[25\] ex.v(258) " "Inferred latch for \"moveres\[25\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[26\] ex.v(258) " "Inferred latch for \"moveres\[26\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[27\] ex.v(258) " "Inferred latch for \"moveres\[27\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[28\] ex.v(258) " "Inferred latch for \"moveres\[28\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[29\] ex.v(258) " "Inferred latch for \"moveres\[29\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[30\] ex.v(258) " "Inferred latch for \"moveres\[30\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moveres\[31\] ex.v(258) " "Inferred latch for \"moveres\[31\]\" at ex.v(258)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(127) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(127) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(127) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(127) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(127) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(127) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(127) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(127) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(127) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(127) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(127) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(127) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(127) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(127) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(127) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484986 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(127) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(127) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(127) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(127) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(127) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(127) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(127) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(127) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(127) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(127) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(127) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(127) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(127) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(127) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(127) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(127) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(127) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(127) " "Inferred latch for \"logicout\[0\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(127) " "Inferred latch for \"logicout\[1\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(127) " "Inferred latch for \"logicout\[2\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(127) " "Inferred latch for \"logicout\[3\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(127) " "Inferred latch for \"logicout\[4\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(127) " "Inferred latch for \"logicout\[5\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(127) " "Inferred latch for \"logicout\[6\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(127) " "Inferred latch for \"logicout\[7\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(127) " "Inferred latch for \"logicout\[8\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(127) " "Inferred latch for \"logicout\[9\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(127) " "Inferred latch for \"logicout\[10\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(127) " "Inferred latch for \"logicout\[11\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(127) " "Inferred latch for \"logicout\[12\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(127) " "Inferred latch for \"logicout\[13\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(127) " "Inferred latch for \"logicout\[14\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484987 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(127) " "Inferred latch for \"logicout\[15\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(127) " "Inferred latch for \"logicout\[16\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(127) " "Inferred latch for \"logicout\[17\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(127) " "Inferred latch for \"logicout\[18\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(127) " "Inferred latch for \"logicout\[19\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(127) " "Inferred latch for \"logicout\[20\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(127) " "Inferred latch for \"logicout\[21\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(127) " "Inferred latch for \"logicout\[22\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(127) " "Inferred latch for \"logicout\[23\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(127) " "Inferred latch for \"logicout\[24\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(127) " "Inferred latch for \"logicout\[25\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(127) " "Inferred latch for \"logicout\[26\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(127) " "Inferred latch for \"logicout\[27\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(127) " "Inferred latch for \"logicout\[28\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(127) " "Inferred latch for \"logicout\[29\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(127) " "Inferred latch for \"logicout\[30\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(127) " "Inferred latch for \"logicout\[31\]\" at ex.v(127)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trapassert ex.v(118) " "Inferred latch for \"trapassert\" at ex.v(118)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459484988 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openriscv:openriscv0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openriscv:openriscv0\|ex_mem:ex_mem0\"" {  } { { "openriscv.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openriscv:openriscv0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openriscv:openriscv0\|mem:mem0\"" {  } { { "openriscv.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(68) " "Verilog HDL or VHDL warning at mem.v(68): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_mip mem.v(73) " "Verilog HDL or VHDL warning at mem.v(73): object \"csr_mip\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(118) " "Verilog HDL Case Statement warning at mem.v(118): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(92) " "Verilog HDL Always Construct warning at mem.v(92): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(92) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(92) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(92) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(92) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(92) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(92) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(92) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(92) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(92) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(92) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(92) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(92) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(92) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(92) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(92) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(92) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485086 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(92) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(92) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(92) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(92) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(92) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(92) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(92) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(92) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(92) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(92) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(92) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(92) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(92) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(92) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(92) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(92) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(92)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485087 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openriscv:openriscv0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openriscv:openriscv0\|mem_wb:mem_wb0\"" {  } { { "openriscv.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openriscv:openriscv0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openriscv:openriscv0\|ctrl:ctrl0\"" {  } { { "openriscv.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485150 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(28) " "Verilog HDL Always Construct warning at ctrl.v(28): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(28) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(28) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(28) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(28) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(28) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(28) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(28) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(28) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(28) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(28) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(28) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(28) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(28) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(28) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(28) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(28) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(28) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(28) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485180 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(28) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(28) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(28) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(28) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(28) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(28) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(28) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(28) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(28) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(28) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(28) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(28) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(28) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(28) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(28)" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485181 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openriscv:openriscv0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openriscv:openriscv0\|div:div0\"" {  } { { "openriscv.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr openriscv:openriscv0\|csr:csr0 " "Elaborating entity \"csr\" for hierarchy \"openriscv:openriscv0\|csr:csr0\"" {  } { { "openriscv.v" "csr0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485217 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o csr.v(220) " "Verilog HDL Always Construct warning at csr.v(220): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459485279 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] csr.v(220) " "Inferred latch for \"data_o\[0\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485279 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] csr.v(220) " "Inferred latch for \"data_o\[1\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] csr.v(220) " "Inferred latch for \"data_o\[2\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] csr.v(220) " "Inferred latch for \"data_o\[3\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] csr.v(220) " "Inferred latch for \"data_o\[4\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] csr.v(220) " "Inferred latch for \"data_o\[5\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] csr.v(220) " "Inferred latch for \"data_o\[6\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] csr.v(220) " "Inferred latch for \"data_o\[7\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] csr.v(220) " "Inferred latch for \"data_o\[8\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] csr.v(220) " "Inferred latch for \"data_o\[9\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] csr.v(220) " "Inferred latch for \"data_o\[10\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] csr.v(220) " "Inferred latch for \"data_o\[11\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] csr.v(220) " "Inferred latch for \"data_o\[12\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] csr.v(220) " "Inferred latch for \"data_o\[13\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] csr.v(220) " "Inferred latch for \"data_o\[14\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] csr.v(220) " "Inferred latch for \"data_o\[15\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] csr.v(220) " "Inferred latch for \"data_o\[16\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] csr.v(220) " "Inferred latch for \"data_o\[17\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] csr.v(220) " "Inferred latch for \"data_o\[18\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] csr.v(220) " "Inferred latch for \"data_o\[19\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485280 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] csr.v(220) " "Inferred latch for \"data_o\[20\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] csr.v(220) " "Inferred latch for \"data_o\[21\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] csr.v(220) " "Inferred latch for \"data_o\[22\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] csr.v(220) " "Inferred latch for \"data_o\[23\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] csr.v(220) " "Inferred latch for \"data_o\[24\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] csr.v(220) " "Inferred latch for \"data_o\[25\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] csr.v(220) " "Inferred latch for \"data_o\[26\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] csr.v(220) " "Inferred latch for \"data_o\[27\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] csr.v(220) " "Inferred latch for \"data_o\[28\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] csr.v(220) " "Inferred latch for \"data_o\[29\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] csr.v(220) " "Inferred latch for \"data_o\[30\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] csr.v(220) " "Inferred latch for \"data_o\[31\]\" at csr.v(220)" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485281 "|openmips_min_sopc|openmips:openmips0|csr:csr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_bus_if openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if " "Elaborating entity \"wishbone_bus_if\" for hierarchy \"openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\"" {  } { { "openriscv.v" "dwishbone_bus_if" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485292 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cpu_data_o wishbone_bus_if.v(112) " "Verilog HDL Always Construct warning at wishbone_bus_if.v(112): inferring latch(es) for variable \"cpu_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[0\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[0\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[1\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[1\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[2\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[2\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[3\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[3\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[4\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[4\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[5\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[5\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[6\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[6\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[7\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[7\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[8\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[8\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[9\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[9\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[10\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[10\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[11\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[11\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[12\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[12\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485329 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[13\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[13\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[14\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[14\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[15\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[15\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[16\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[16\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[17\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[17\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[18\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[18\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[19\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[19\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[20\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[20\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[21\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[21\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[22\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[22\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[23\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[23\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[24\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[24\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[25\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[25\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[26\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[26\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[27\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[27\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[28\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[28\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[29\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[29\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[30\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[30\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cpu_data_o\[31\] wishbone_bus_if.v(112) " "Inferred latch for \"cpu_data_o\[31\]\" at wishbone_bus_if.v(112)" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485330 "|openmips_min_sopc|openmips:openmips0|wishbone_bus_if:dwishbone_bus_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom_ inst_rom_:inst_rom_0 " "Elaborating entity \"inst_rom_\" for hierarchy \"inst_rom_:inst_rom_0\"" {  } { { "openriscv_min_sopc.v" "inst_rom_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485348 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_wr inst_rom_.v(28) " "Verilog HDL or VHDL warning at inst_rom_.v(28): object \"wb_wr\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459485400 "|openriscv_min_sopc|inst_rom_:inst_rom_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_rd inst_rom_.v(29) " "Verilog HDL or VHDL warning at inst_rom_.v(29): object \"wb_rd\" assigned a value but never read" {  } { { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459485400 "|openriscv_min_sopc|inst_rom_:inst_rom_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip inst_rom_:inst_rom_0\|rom_ip:rom_ip_0 " "Elaborating entity \"rom_ip\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\"" {  } { { "inst_rom_.v" "rom_ip_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "altsyncram_component" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459485698 ""}  } { { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459485698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bcb1 " "Found entity 1: altsyncram_bcb1" {  } { { "db/altsyncram_bcb1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_bcb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459485833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459485833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bcb1 inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated " "Elaborating entity \"altsyncram_bcb1\" for hierarchy \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459485840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram_0 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram_0\"" {  } { { "openriscv_min_sopc.v" "data_ram_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip data_ram:data_ram_0\|ram_ip:ram_ip_0 " "Elaborating entity \"ram_ip\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\"" {  } { { "data_ram.v" "ram_ip_0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459486159 ""}  } { { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459486159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8go1 " "Found entity 1: altsyncram_8go1" {  } { { "db/altsyncram_8go1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_8go1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459486265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8go1 data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated " "Elaborating entity \"altsyncram_8go1\" for hierarchy \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_top gpio_top:gpio_top0 " "Elaborating entity \"gpio_top\" for hierarchy \"gpio_top:gpio_top0\"" {  } { { "openriscv_min_sopc.v" "gpio_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486343 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "gpio_top.v(987) " "Verilog HDL Synthesis Attribute warning at gpio_top.v(987): ignoring full_case attribute on case statement with explicit default case item" {  } { { "gpio_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/gpio_top.v" 987 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1651459486383 "|openmips_min_sopc|gpio_top:gpio_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plic plic:plic0 " "Elaborating entity \"plic\" for hierarchy \"plic:plic0\"" {  } { { "openriscv_min_sopc.v" "plic0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486393 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq plic.v(78) " "Verilog HDL Always Construct warning at plic.v(78): inferring latch(es) for variable \"irq\", which holds its previous value in one or more paths through the always construct" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[0\] plic.v(78) " "Inferred latch for \"irq\[0\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[1\] plic.v(78) " "Inferred latch for \"irq\[1\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[2\] plic.v(78) " "Inferred latch for \"irq\[2\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[3\] plic.v(78) " "Inferred latch for \"irq\[3\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[4\] plic.v(78) " "Inferred latch for \"irq\[4\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[5\] plic.v(78) " "Inferred latch for \"irq\[5\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[6\] plic.v(78) " "Inferred latch for \"irq\[6\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[7\] plic.v(78) " "Inferred latch for \"irq\[7\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[8\] plic.v(78) " "Inferred latch for \"irq\[8\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[9\] plic.v(78) " "Inferred latch for \"irq\[9\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[10\] plic.v(78) " "Inferred latch for \"irq\[10\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[11\] plic.v(78) " "Inferred latch for \"irq\[11\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486426 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[12\] plic.v(78) " "Inferred latch for \"irq\[12\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[13\] plic.v(78) " "Inferred latch for \"irq\[13\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[14\] plic.v(78) " "Inferred latch for \"irq\[14\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[15\] plic.v(78) " "Inferred latch for \"irq\[15\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[16\] plic.v(78) " "Inferred latch for \"irq\[16\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[17\] plic.v(78) " "Inferred latch for \"irq\[17\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[18\] plic.v(78) " "Inferred latch for \"irq\[18\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[19\] plic.v(78) " "Inferred latch for \"irq\[19\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[20\] plic.v(78) " "Inferred latch for \"irq\[20\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[21\] plic.v(78) " "Inferred latch for \"irq\[21\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[22\] plic.v(78) " "Inferred latch for \"irq\[22\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[23\] plic.v(78) " "Inferred latch for \"irq\[23\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[24\] plic.v(78) " "Inferred latch for \"irq\[24\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[25\] plic.v(78) " "Inferred latch for \"irq\[25\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[26\] plic.v(78) " "Inferred latch for \"irq\[26\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[27\] plic.v(78) " "Inferred latch for \"irq\[27\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[28\] plic.v(78) " "Inferred latch for \"irq\[28\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[29\] plic.v(78) " "Inferred latch for \"irq\[29\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[30\] plic.v(78) " "Inferred latch for \"irq\[30\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq\[31\] plic.v(78) " "Inferred latch for \"irq\[31\]\" at plic.v(78)" {  } { { "plic.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/plic.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486427 "|openmips_min_sopc|plic:plic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint clint:clint0 " "Elaborating entity \"clint\" for hierarchy \"clint:clint0\"" {  } { { "openriscv_min_sopc.v" "clint0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486438 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "software_interrupt_already clint.v(72) " "Verilog HDL Always Construct warning at clint.v(72): inferring latch(es) for variable \"software_interrupt_already\", which holds its previous value in one or more paths through the always construct" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651459486482 "|openmips_min_sopc|clint:clint0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "software_interrupt_already clint.v(72) " "Inferred latch for \"software_interrupt_already\" at clint.v(72)" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486482 "|openmips_min_sopc|clint:clint0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top0\"" {  } { { "openriscv_min_sopc.v" "uart_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486491 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n uart_top.v(329) " "Verilog HDL Display System Task info at uart_top.v(329): (...\|uart_top) UART INFO: Data bus width is 32. Debug Interface present.\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 329 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486503 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "(...\|uart_top) UART INFO: Doesn't have baudrate output\\n uart_top.v(334) " "Verilog HDL Display System Task info at uart_top.v(334): (...\|uart_top) UART INFO: Doesn't have baudrate output\\n" {  } { { "uart_top.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 334 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459486503 "|openmips_min_sopc|uart_top:uart_top0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart_top:uart_top0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart_top:uart_top0\|uart_wb:wb_interface\"" {  } { { "uart_top.v" "wb_interface" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486506 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(276) " "Verilog HDL Case Statement information at uart_wb.v(276): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 276 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651459486554 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_wb.v(293) " "Verilog HDL Case Statement information at uart_wb.v(293): all case item expressions in this case statement are onehot" {  } { { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 293 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1651459486554 "|openmips_min_sopc|uart_top:uart_top0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart_top:uart_top0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\"" {  } { { "uart_top.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(611) " "Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(623) " "Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(634) " "Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(645) " "Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(656) " "Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(667) " "Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(678) " "Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(689) " "Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(698) " "Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(700) " "Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(738) " "Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(807) " "Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(814) " "Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(821) " "Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(828) " "Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(835) " "Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(846) " "Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1)" {  } { { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486600 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "uart_regs.v" "transmitter" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "uart_transmitter.v" "fifo_tx" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "uart_tfifo.v" "tfifo" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "uart_regs.v" "i_uart_sync_flops" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "uart_regs.v" "receiver" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459486745 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651459486745 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486745 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "uart_receiver.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651459486745 "|openmips_min_sopc|uart_top:uart_top0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "uart_receiver.v" "fifo_rx" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug_if uart_top:uart_top0\|uart_debug_if:dbg " "Elaborating entity \"uart_debug_if\" for hierarchy \"uart_top:uart_top0\|uart_debug_if:dbg\"" {  } { { "uart_top.v" "dbg" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_top.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_top wb_conmax_top:wb_conmax_top0 " "Elaborating entity \"wb_conmax_top\" for hierarchy \"wb_conmax_top:wb_conmax_top0\"" {  } { { "openriscv_min_sopc.v" "wb_conmax_top0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_master_if wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0 " "Elaborating entity \"wb_conmax_master_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_master_if:m0\"" {  } { { "wb_conmax_top.v" "m0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_slave_if wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0 " "Elaborating entity \"wb_conmax_slave_if\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\"" {  } { { "wb_conmax_top.v" "s0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459486996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_arb wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb " "Elaborating entity \"wb_conmax_arb\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_arb:arb\"" {  } { { "wb_conmax_slave_if.v" "arb" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459487042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_msel wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel " "Elaborating entity \"wb_conmax_msel\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\"" {  } { { "wb_conmax_slave_if.v" "msel" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_slave_if.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459487095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_enc wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc " "Elaborating entity \"wb_conmax_pri_enc\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\"" {  } { { "wb_conmax_msel.v" "pri_enc" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_msel.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459487122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_pri_dec wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0 " "Elaborating entity \"wb_conmax_pri_dec\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s0\|wb_conmax_msel:msel\|wb_conmax_pri_enc:pri_enc\|wb_conmax_pri_dec:pd0\"" {  } { { "wb_conmax_pri_enc.v" "pd0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_pri_enc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459487152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_conmax_rf wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf " "Elaborating entity \"wb_conmax_rf\" for hierarchy \"wb_conmax_top:wb_conmax_top0\|wb_conmax_rf:rf\"" {  } { { "wb_conmax_top.v" "rf" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wb_conmax_top.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459488269 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651459494290 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred RAM node \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651459494290 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openriscv:openriscv0\|regfile:regfile1\|regs " "RAM logic \"openriscv:openriscv0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/regfile.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651459494291 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651459494291 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/wishbone.ram0_regfile_4c9f4da2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/wishbone.ram0_regfile_4c9f4da2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1651459500138 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uart_top:uart_top0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\|raminfr:rfifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651459501675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651459501675 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651459501675 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openriscv:openriscv0\|ex:ex0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openriscv:openriscv0\|ex:ex0\|Mult0\"" {  } { { "ex.v" "Mult0" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 115 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651459501677 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "openriscv:openriscv0\|ex:ex0\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"openriscv:openriscv0\|ex:ex0\|Add4\"" {  } { { "ex.v" "Add4" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 113 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651459501677 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651459501677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459501742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"uart_top:uart_top0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459501742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459501742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9c1 " "Found entity 1: altsyncram_u9c1" {  } { { "db/altsyncram_u9c1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_u9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459501844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459501844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\"" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459502104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0 " "Instantiated megafunction \"openriscv:openriscv0\|ex:ex0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502104 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459502104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459502194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459502194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openriscv:openriscv0\|ex:ex0\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"openriscv:openriscv0\|ex:ex0\|lpm_add_sub:Add4\"" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459502437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openriscv:openriscv0\|ex:ex0\|lpm_add_sub:Add4 " "Instantiated megafunction \"openriscv:openriscv0\|ex:ex0\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651459502437 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651459502437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651459502529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459502529 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651459503636 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651459503705 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651459503705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[28\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[20\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[12\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[30\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[22\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[14\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[8\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[9\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[10\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503811 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[11\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[13\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[15\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[16\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[17\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[18\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[19\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[21\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[23\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[24\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[25\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[26\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[27\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[29\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503812 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|mem:mem0\|mem_data_o\[31\] " "Latch openriscv:openriscv0\|mem:mem0\|mem_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_aluop\[1\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem.v" 92 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[7\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[3\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[11\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clint:clint0\|software_interrupt_already " "Latch clint:clint0\|software_interrupt_already has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clint:clint0\|msip\[0\] " "Ports ENA and CLR on the latch are fed by the same signal clint:clint0\|msip\[0\]" {  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "clint.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/clint.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[28\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[28\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503813 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[0\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[15\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[15\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[0\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[20\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[20\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[1\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[1\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[21\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[21\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[2\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[17\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[17\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[2\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[22\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[22\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[3\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[18\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[3\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[23\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[23\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[4\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[19\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[4\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[5\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[5\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[25\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[25\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503814 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[6\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[6\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[26\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[26\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[7\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[7\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[27\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[27\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[8\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[8\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[28\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[28\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[9\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[9\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[29\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[29\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[10\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[10\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[30\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[30\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[11\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[11\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[12\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503815 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[12\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[13\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[13\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[14\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[14\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[14\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[14\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[15\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[15\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[15\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[15\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[16\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[16\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[16\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[16\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[17\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[17\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[17\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[17\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[18\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[18\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[18\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[18\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503816 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[19\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[19\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[19\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[19\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[20\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[20\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[21\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[21\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[22\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[22\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[23\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[23\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[24\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[24\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503817 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[25\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[25\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[26\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[26\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[27\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[27\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[28\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[28\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[29\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[29\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[30\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[30\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg2_o\[31\] " "Latch openriscv:openriscv0\|id:id0\|reg2_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[31\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503818 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 804 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|id:id0\|reg1_o\[31\] " "Latch openriscv:openriscv0\|id:id0\|reg1_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id.v" 778 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[29\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[29\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[30\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[30\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[31\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[31\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[4\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[4\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[3\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[3\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|mem_wb:mem_wb0\|wb_csr_reg_data\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|mem_wb:mem_wb0\|wb_csr_reg_data\[3\]" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/mem_wb.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[2\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503819 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[2\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[6\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[6\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[0\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[0\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[7\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[7\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[7\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[7\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[1\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[1\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[5\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[5\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503820 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[7\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[3\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[11\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[24\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[24\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[26\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[26\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[27\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[27\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[25\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[25\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[0\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503821 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[1\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[3\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[6\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[12\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[13\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[14\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[5\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[25\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[26\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[27\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[28\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[29\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503822 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[30\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[31\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[4\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[2\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[15\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[16\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[17\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[18\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[19\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[20\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[21\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[22\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503823 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[23\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[24\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[23\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[23\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[22\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[22\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[21\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[21\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[20\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[20\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[19\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[19\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503824 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[18\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[18\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[17\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[17\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[16\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[16\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[15\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[15\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[14\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[14\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[13\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503825 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[13\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[12\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[12\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[11\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[11\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[10\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[10\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[9\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[3\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[9\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[8\] " "Latch openriscv:openriscv0\|pc_reg:pc_reg0\|hold_branch_target_address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|if_id:if_id0\|id_inst\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|if_id:if_id0\|id_inst\[4\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/if_id.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/pc_reg.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[8\] " "Latch openriscv:openriscv0\|ctrl:ctrl0\|new_pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex_mem:ex_mem0\|mem_current_inst_address\[0\]" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex_mem.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503826 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ctrl.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[0\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[8\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[16\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[24\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[0\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[1\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[17\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[9\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[25\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[1\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[2\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[10\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503827 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[18\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[26\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[2\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[3\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[19\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[11\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[27\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[3\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503828 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[4\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[12\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[20\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[28\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[4\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[5\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[21\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503829 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[13\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[29\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[5\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[6\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[14\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[22\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[30\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[6\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[7\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[23\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503830 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[15\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[31\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[7\] " "Latch openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|cpu_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[8\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[9\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[10\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[11\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[12\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[13\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[14\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[15\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[16\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503831 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[17\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[18\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[19\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[20\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[21\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[22\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[23\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[24\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[25\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[26\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[1\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[27\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[4\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[28\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[29\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[30\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503832 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|wdata_o\[31\] " "Latch openriscv:openriscv0\|ex:ex0\|wdata_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 319 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[7\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[8\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[9\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[10\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[11\] " "Latch openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|cpu_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11 " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|wishbone_bus_if:iwishbone_bus_if\|wishbone_state.11" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/wishbone_bus_if.v" 112 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[28\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[0\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[7\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[7\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[0\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[1\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503833 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[1\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[2\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[2\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[3\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[3\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[4\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[4\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[5\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[5\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[6\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[6\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[7\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[7\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[8\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[8\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503834 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[9\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[9\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[10\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[10\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[11\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[11\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[12\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[12\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[13\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[13\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[14\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[14\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[15\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[15\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503835 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[16\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[16\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[17\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[17\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[18\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[18\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[19\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[19\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[20\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[20\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[21\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[21\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[22\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[22\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503836 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[23\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[23\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[24\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[24\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[25\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[25\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[26\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[26\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[27\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[27\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[28\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[28\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[29\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[29\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503837 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[30\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[30\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|logicout\[31\] " "Latch openriscv:openriscv0\|ex:ex0\|logicout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|arithmeticres\[31\] " "Latch openriscv:openriscv0\|ex:ex0\|arithmeticres\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[3\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[29\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[30\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[31\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[4\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[2\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[6\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[0\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[1\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[5\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503838 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[12\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[24\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[26\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[27\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[25\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[23\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[22\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[21\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[20\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[19\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[18\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[17\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[16\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[15\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503839 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[14\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[13\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[10\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[9\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[8\] " "Latch openriscv:openriscv0\|ex:ex0\|csr_reg_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|id_ex:id_ex0\|ex_aluop\[5\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/id_ex.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[28\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[0\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[1\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[2\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[4\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[5\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[6\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[8\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503840 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[9\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[10\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[12\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[13\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[14\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[15\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[16\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[17\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[18\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[19\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[20\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[21\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[22\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[23\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503841 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[24\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[25\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[26\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[27\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[29\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[30\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openriscv:openriscv0\|csr:csr0\|data_o\[31\] " "Latch openriscv:openriscv0\|csr:csr0\|data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\] " "Ports D and ENA on the latch are fed by the same signal openriscv:openriscv0\|ex:ex0\|csr_reg_read_addr_o\[0\]" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ex.v" 258 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651459503842 ""}  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/csr.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651459503842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_transmitter.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_transmitter.v" 172 -1 0 } } { "uart_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_wb.v" 191 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 479 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 506 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 862 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 667 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 659 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 313 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_sync_flops.v" 116 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 678 -1 0 } } { "uart_sync_flops.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_sync_flops.v" 108 -1 0 } } { "uart_regs.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/uart_regs.v" 670 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651459503895 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651459503896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651459509537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "739 " "739 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651459518238 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated\|ALTSYNCRAM 6 " "Removed 6 MSB VCC or GND address nodes from RAM block \"data_ram:data_ram_0\|ram_ip:ram_ip_0\|altsyncram:altsyncram_component\|altsyncram_8go1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_8go1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_8go1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/ram_ip.v" 93 0 0 } } { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/data_ram.v" 61 0 0 } } { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 206 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459518293 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"inst_rom_:inst_rom_0\|rom_ip:rom_ip_0\|altsyncram:altsyncram_component\|altsyncram_bcb1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_bcb1.tdf" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/db/altsyncram_bcb1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_ip.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/rom_ip.v" 81 0 0 } } { "inst_rom_.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/inst_rom_.v" 79 0 0 } } { "openriscv_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/openriscv_min_sopc.v" 193 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459518293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/output_files/wishbone.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/17_16+rom_ip_n/output_files/wishbone.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459518753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651459519540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651459519540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12446 " "Implemented 12446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651459520374 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651459520374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12306 " "Implemented 12306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651459520374 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651459520374 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651459520374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651459520374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 834 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 834 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651459520466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 10:45:20 2022 " "Processing ended: Mon May 02 10:45:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651459520466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651459520466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651459520466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651459520466 ""}
