$date
	Fri May 30 10:07:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # input1 [31:0] $end
$var reg 32 $ input2 [31:0] $end
$scope module adder_inst $end
$var wire 1 % clk $end
$var wire 32 & input1 [31:0] $end
$var wire 32 ' input2 [31:0] $end
$var wire 1 ( rst $end
$var reg 32 ) out [31:0] $end
$var reg 32 * stage1_sum [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
bx )
z(
b0 '
b0 &
z%
b0 $
b0 #
0"
bx !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
b1010 $
b1010 '
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
b1111101000 #
b1111101000 &
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
