Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.44 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.44 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: tri_level_channel_clock_flip.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_channel_clock_flip.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_channel_clock_flip
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : tri_level_channel_clock_flip
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_channel_clock_flip.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel_clock_flip.vhd in Library work.
Entity <Tri_Level_Channel_clock_flip> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_channel_clock_flip> (Architecture <Behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:766 - f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel_clock_flip.vhd line 214: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel_clock_flip> analyzed. Unit <tri_level_channel_clock_flip> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 6-bit subtractor for signal <$n0018> created at line 101.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0030> created at line 151.
    Found 11-bit comparator equal for signal <$n0039> created at line 287.
    Found 11-bit adder for signal <$n0045> created at line 152.
    Found 2-bit adder for signal <$n0047> created at line 170.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <tri_level_channel_clock_flip>.
    Related source file is f:/pt8611/xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel_clock_flip.vhd.
WARNING:Xst:646 - Signal <last_lineframe> is assigned but never used.
WARNING:Xst:646 - Signal <last_count> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel_clock_flip> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 6
 11-bit adder                      : 1
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 6-bit subtractor                  : 1
 2-bit adder                       : 1
 4-bit subtractor                  : 1
# Counters                         : 4
 24-bit down counter               : 1
 6-bit up counter                  : 1
 10-bit down counter               : 1
 4-bit up counter                  : 1
# Registers                        : 92
 2-bit register                    : 3
 11-bit register                   : 3
 1-bit register                    : 80
 6-bit register                    : 1
 4-bit register                    : 2
 10-bit register                   : 2
 24-bit register                   : 1
# Comparators                      : 2
 11-bit comparator equal           : 1
 11-bit comparator not equal       : 1
# Multiplexers                     : 2
 10-bit 2-to-1 multiplexer         : 1
 4-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <last_count> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_0> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_clock> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_1> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <line_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0039>, <Mcompar__n0030> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_channel_clock_flip> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <tri_level_timing_last_count> is unconnected in block <tri_level_channel_clock_flip>.
WARNING:Xst:1291 - FF/Latch <tri_level_timing_frame_0> is unconnected in block <tri_level_channel_clock_flip>.
WARNING:Xst:1291 - FF/Latch <tri_level_timing_frame_clock> is unconnected in block <tri_level_channel_clock_flip>.
WARNING:Xst:1291 - FF/Latch <tri_level_timing_frame_1> is unconnected in block <tri_level_channel_clock_flip>.
WARNING:Xst:1291 - FF/Latch <tri_level_timing_line_cond> is unconnected in block <tri_level_channel_clock_flip>.
WARNING:Xst:1291 - FF/Latch <tri_level_timing_frame_cond> is unconnected in block <tri_level_channel_clock_flip>.
Building and optimizing final netlist ...
Register serial_interfacing_lpf_o_10 equivalent to serial_interfacing_div10_11_o has been removed
Register serial_interfacing_lpf_o_0 equivalent to serial_interfacing_div10_11_o has been removed
Register serial_interfacing_fr_ref_sel_o_0 equivalent to serial_interfacing_sysclk_sel_o has been removed
Register serial_interfacing_lpf_o_7 equivalent to serial_interfacing_lpf_o_9 has been removed
Register serial_interfacing_lpf_o_1 equivalent to serial_interfacing_lpf_o_9 has been removed
Register serial_interfacing_lpf_o_3 equivalent to serial_interfacing_lpf_o_9 has been removed
Register serial_interfacing_lpf_o_6 equivalent to serial_interfacing_lpf_o_2 has been removed
Register serial_interfacing_lpf_o_5 equivalent to serial_interfacing_lpf_o_2 has been removed
Register serial_interfacing_fr_ref_sel_o_1 equivalent to serial_interfacing_spl_div_o_5 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_channel_clock_flip, actual ratio is 13.
FlipFlop serial_interfacing_bitptr_0 has been replicated 1 time(s)
FlipFlop serial_interfacing_bitptr_3 has been replicated 1 time(s)
FlipFlop frame_sync_delaying_frame_sync_o has been replicated 1 time(s)
FlipFlop serial_interfacing_sync_mode_o_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_sync_mode_o_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop serial_interfacing_spl_div_o_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tri_level_channel_clock_flip.ngr
Top Level Output File Name         : tri_level_channel_clock_flip
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 32

Macro Statistics :
# Registers                        : 70
#      1-bit register              : 64
#      11-bit register             : 1
#      2-bit register              : 1
#      6-bit register              : 4
# Counters                         : 1
#      24-bit down counter         : 1
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 7
#      10-bit subtractor           : 1
#      11-bit adder                : 1
#      11-bit subtractor           : 1
#      6-bit adder                 : 3
#      6-bit subtractor            : 1
# Comparators                      : 2
#      11-bit comparator equal     : 1
#      11-bit comparator not equal : 1

Cell Usage :
# BELS                             : 613
#      GND                         : 1
#      LUT1                        : 63
#      LUT2                        : 166
#      LUT2_D                      : 4
#      LUT3                        : 48
#      LUT3_D                      : 3
#      LUT4                        : 151
#      LUT4_D                      : 5
#      LUT4_L                      : 11
#      MUXCY                       : 78
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 219
#      FDC                         : 24
#      FDC_1                       : 20
#      FDCE                        : 4
#      FDCE_1                      : 17
#      FDCP                        : 14
#      FDCPE                       : 103
#      FDE                         : 6
#      FDP                         : 2
#      FDP_1                       : 3
#      FDPE                        : 3
#      FDPE_1                      : 23
# Clock Buffers                    : 2
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 9
#      IBUFG                       : 2
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     254  out of   1920    13%  
 Number of Slice Flip Flops:           219  out of   3840     5%  
 Number of 4 input LUTs:               451  out of   3840    11%  
 Number of bonded IOBs:                 31  out of    141    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | IBUFG+BUFGMUX          | 117   |
tri_level_timing_statemachine_div_1:Q| NONE                   | 17    |
sck_i                              | BUFGP                  | 47    |
tri_level_timing_f148_div:Q        | NONE                   | 18    |
tri_level_timing_line_clock:Q      | NONE                   | 11    |
tri_level_timing_statemachine_dac_f74:Q| NONE                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.890ns (Maximum Frequency: 112.486MHz)
   Minimum input arrival time before clock: 5.394ns
   Maximum output required time after clock: 6.214ns
   Maximum combinational path delay: 1.920ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1484_i'
Delay:               6.754ns (Levels of Logic = 27)
  Source:            frame_sync_delaying_delay_count_12 (FF)
  Destination:       frame_sync_delaying_delay_count_23 (FF)
  Source Clock:      f1484_i rising
  Destination Clock: f1484_i rising

  Data Path: frame_sync_delaying_delay_count_12 to frame_sync_delaying_delay_count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.626   0.465  frame_sync_delaying_delay_count_12 (frame_sync_delaying_delay_count_12)
     LUT4:I0->O            3   0.479   0.577  frame_sync_delaying__n002125 (CHOICE426)
     LUT4:I3->O           17   0.479   1.031  frame_sync_delaying_delay_count_inst_lut3_161_SW0 (N19674)
     LUT4_L:I1->LO         1   0.479   0.000  frame_sync_delaying_delay_count_inst_lut3_01 (frame_sync_delaying_delay_count_inst_lut3_0)
     MUXCY:S->O            1   0.435   0.000  frame_sync_delaying_delay_count_inst_cy_1 (frame_sync_delaying_delay_count_inst_cy_1)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_2 (frame_sync_delaying_delay_count_inst_cy_2)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_3 (frame_sync_delaying_delay_count_inst_cy_3)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_4 (frame_sync_delaying_delay_count_inst_cy_4)
     MUXCY:CI->O           1   0.055   0.000  frame_sync_delaying_delay_count_inst_cy_5 (frame_sync_delaying_delay_count_inst_cy_5)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_6 (frame_sync_delaying_delay_count_inst_cy_6)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_7 (frame_sync_delaying_delay_count_inst_cy_7)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_8 (frame_sync_delaying_delay_count_inst_cy_8)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_9 (frame_sync_delaying_delay_count_inst_cy_9)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_10 (frame_sync_delaying_delay_count_inst_cy_10)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_11 (frame_sync_delaying_delay_count_inst_cy_11)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_12 (frame_sync_delaying_delay_count_inst_cy_12)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_13 (frame_sync_delaying_delay_count_inst_cy_13)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_14 (frame_sync_delaying_delay_count_inst_cy_14)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_15 (frame_sync_delaying_delay_count_inst_cy_15)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_16 (frame_sync_delaying_delay_count_inst_cy_16)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_17 (frame_sync_delaying_delay_count_inst_cy_17)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_18 (frame_sync_delaying_delay_count_inst_cy_18)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_19 (frame_sync_delaying_delay_count_inst_cy_19)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_20 (frame_sync_delaying_delay_count_inst_cy_20)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_21 (frame_sync_delaying_delay_count_inst_cy_21)
     MUXCY:CI->O           1   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_22 (frame_sync_delaying_delay_count_inst_cy_22)
     MUXCY:CI->O           0   0.056   0.000  frame_sync_delaying_delay_count_inst_cy_23 (frame_sync_delaying_delay_count_inst_cy_23)
     XORCY:CI->O           1   0.786   0.000  frame_sync_delaying_delay_count_inst_sum_23 (frame_sync_delaying_delay_count_inst_sum_23)
     FDCPE:D                   0.176          frame_sync_delaying_delay_count_23
    ----------------------------------------
    Total                      6.754ns (4.681ns logic, 2.073ns route)
                                       (69.3% logic, 30.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'tri_level_timing_statemachine_div_1:Q'
Delay:               2.806ns (Levels of Logic = 2)
  Source:            tri_level_timing_statemachine_state_FFd1 (FF)
  Destination:       tri_level_timing_statemachine_sync (FF)
  Source Clock:      tri_level_timing_statemachine_div_1:Q rising
  Destination Clock: tri_level_timing_statemachine_div_1:Q falling

  Data Path: tri_level_timing_statemachine_state_FFd1 to tri_level_timing_statemachine_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.626   0.806  tri_level_timing_statemachine_state_FFd1 (tri_level_timing_statemachine_state_FFd1)
     LUT3:I0->O            1   0.479   0.240  tri_level_timing_statemachine__n0015_SW0 (N17709)
     LUT4:I3->O            1   0.479   0.000  tri_level_timing_statemachine__n0015 (tri_level_timing_statemachine__n0015)
     FDC_1:D                   0.176          tri_level_timing_statemachine_sync
    ----------------------------------------
    Total                      2.806ns (1.760ns logic, 1.046ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'sck_i'
Delay:               4.445ns (Levels of Logic = 2)
  Source:            serial_interfacing_bitptr_5 (FF)
  Destination:       serial_interfacing_phasedelay_16 (FF)
  Source Clock:      sck_i rising
  Destination Clock: sck_i falling

  Data Path: serial_interfacing_bitptr_5 to serial_interfacing_phasedelay_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.626   1.137  serial_interfacing_bitptr_5 (serial_interfacing_bitptr_5)
     LUT3_D:I0->O         15   0.479   0.960  serial_interfacing_Ker122901 (serial_interfacing_N12292)
     LUT4:I3->O            1   0.479   0.240  serial_interfacing__n02021 (serial_interfacing__n0202)
     FDPE_1:CE                 0.524          serial_interfacing_phasedelay_2
    ----------------------------------------
    Total                      4.445ns (2.108ns logic, 2.337ns route)
                                       (47.4% logic, 52.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'tri_level_timing_f148_div:Q'
Delay:               2.995ns (Levels of Logic = 2)
  Source:            tri_level_timing_spldiv_downcount_0 (FF)
  Destination:       tri_level_timing_line_begin (FF)
  Source Clock:      tri_level_timing_f148_div:Q falling
  Destination Clock: tri_level_timing_f148_div:Q rising

  Data Path: tri_level_timing_spldiv_downcount_0 to tri_level_timing_line_begin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.626   0.577  tri_level_timing_spldiv_downcount_0 (tri_level_timing_spldiv_downcount_0)
     LUT4:I0->O            5   0.479   0.658  tri_level_timing_Ker143931 (tri_level_timing_N14395)
     LUT3:I0->O            1   0.479   0.000  tri_level_timing__n002135 (tri_level_timing__n0021)
     FDC:D                     0.176          tri_level_timing_line_mid
    ----------------------------------------
    Total                      2.995ns (1.760ns logic, 1.235ns route)
                                       (58.8% logic, 41.2% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'tri_level_timing_line_clock:Q'
Delay:               4.438ns (Levels of Logic = 13)
  Source:            tri_level_timing_line_0 (FF)
  Destination:       tri_level_timing_line_10 (FF)
  Source Clock:      tri_level_timing_line_clock:Q falling
  Destination Clock: tri_level_timing_line_clock:Q falling

  Data Path: tri_level_timing_line_0 to tri_level_timing_line_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            7   0.626   0.717  tri_level_timing_line_0 (tri_level_timing_line_0)
     LUT1:I0->O            1   0.479   0.000  tri_level_timing_Tri_level_timer__n0045<0>lut (tri_level_timing_N7768)
     MUXCY:S->O            1   0.435   0.000  tri_level_timing_Tri_level_timer__n0045<0>cy (tri_level_timing_Tri_level_timer__n0045<0>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<1>cy (tri_level_timing_Tri_level_timer__n0045<1>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<2>cy (tri_level_timing_Tri_level_timer__n0045<2>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<3>cy (tri_level_timing_Tri_level_timer__n0045<3>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<4>cy (tri_level_timing_Tri_level_timer__n0045<4>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<5>cy (tri_level_timing_Tri_level_timer__n0045<5>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<6>cy (tri_level_timing_Tri_level_timer__n0045<6>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<7>cy (tri_level_timing_Tri_level_timer__n0045<7>_cyo)
     MUXCY:CI->O           1   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<8>cy (tri_level_timing_Tri_level_timer__n0045<8>_cyo)
     MUXCY:CI->O           0   0.056   0.000  tri_level_timing_Tri_level_timer__n0045<9>cy (tri_level_timing_Tri_level_timer__n0045<9>_cyo)
     XORCY:CI->O           1   0.786   0.240  tri_level_timing_Tri_level_timer__n0045<10>_xor (tri_level_timing__n0045<10>)
     LUT2:I0->O            1   0.479   0.000  tri_level_timing__n0016<10>1 (tri_level_timing__n0016<10>)
     FDC_1:D                   0.176          tri_level_timing_line_10
    ----------------------------------------
    Total                      4.438ns (3.481ns logic, 0.957ns route)
                                       (78.4% logic, 21.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'tri_level_timing_statemachine_dac_f74:Q'
Delay:               1.969ns (Levels of Logic = 1)
  Source:            tri_level_timing_statemachine_dac_state_FFd5 (FF)
  Destination:       tri_level_timing_statemachine_dac_tsg_out_0 (FF)
  Source Clock:      tri_level_timing_statemachine_dac_f74:Q rising
  Destination Clock: tri_level_timing_statemachine_dac_f74:Q falling

  Data Path: tri_level_timing_statemachine_dac_state_FFd5 to tri_level_timing_statemachine_dac_tsg_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   0.688  tri_level_timing_statemachine_dac_state_FFd5 (tri_level_timing_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.479   0.000  tri_level_timing_statemachine_dac_state_Out21 (tri_level_timing_statemachine_dac__n0007<1>)
     FDP_1:D                   0.176          tri_level_timing_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      1.969ns (1.281ns logic, 0.688ns route)
                                       (65.1% logic, 34.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1484_i'
Offset:              5.394ns (Levels of Logic = 3)
  Source:            mreset_i (PAD)
  Destination:       frame_sync_delaying_div10_11_count_2 (FF)
  Destination Clock: f1484_i rising

  Data Path: mreset_i to frame_sync_delaying_div10_11_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           132   1.679   1.409  mreset_i_IBUF (mreset_i_IBUF)
     LUT2:I0->O           21   0.479   1.172  frame_sync_delaying_Ker113851 (frame_sync_delaying_N11387)
     LUT4:I1->O            1   0.479   0.000  frame_sync_delaying__n0017<1>1 (frame_sync_delaying__n0017<1>)
     FDCPE:D                   0.176          frame_sync_delaying_line_count_1
    ----------------------------------------
    Total                      5.394ns (2.813ns logic, 2.581ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'sck_i'
Offset:              5.286ns (Levels of Logic = 3)
  Source:            cs_i (PAD)
  Destination:       serial_interfacing_phasedelay_16 (FF)
  Destination Clock: sck_i falling

  Data Path: cs_i to serial_interfacing_phasedelay_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.679   0.925  cs_i_IBUF (cs_i_IBUF)
     LUT3_D:I2->O         15   0.479   0.960  serial_interfacing_Ker122901 (serial_interfacing_N12292)
     LUT4:I3->O            1   0.479   0.240  serial_interfacing__n02021 (serial_interfacing__n0202)
     FDPE_1:CE                 0.524          serial_interfacing_phasedelay_2
    ----------------------------------------
    Total                      5.286ns (3.161ns logic, 2.125ns route)
                                       (59.8% logic, 40.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'tri_level_timing_statemachine_div_1:Q'
Offset:              3.612ns (Levels of Logic = 1)
  Source:            mreset_i (PAD)
  Destination:       tri_level_timing_statemachine_state_counter_4 (FF)
  Destination Clock: tri_level_timing_statemachine_div_1:Q rising

  Data Path: mreset_i to tri_level_timing_statemachine_state_counter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           132   1.679   1.409  mreset_i_IBUF (mreset_i_IBUF)
     FDE:CE                    0.524          tri_level_timing_statemachine_state_counter_4
    ----------------------------------------
    Total                      3.612ns (2.203ns logic, 1.409ns route)
                                       (61.0% logic, 39.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1484_i'
Offset:              6.214ns (Levels of Logic = 1)
  Source:            frame_sync_delaying_frame_sync_o_1 (FF)
  Destination:       frame_start_o (PAD)
  Source Clock:      f1484_i rising

  Data Path: frame_sync_delaying_frame_sync_o_1 to frame_start_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            59   0.626   1.348  frame_sync_delaying_frame_sync_o_1 (frame_sync_delaying_frame_sync_o_1)
     OBUF:I->O                 4.240          frame_start_o_OBUF (frame_start_o)
    ----------------------------------------
    Total                      6.214ns (4.866ns logic, 1.348ns route)
                                       (78.3% logic, 21.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'tri_level_timing_statemachine_div_1:Q'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            tri_level_timing_statemachine_tsg_ok (FF)
  Destination:       tsg_ok_o (PAD)
  Source Clock:      tri_level_timing_statemachine_div_1:Q rising

  Data Path: tri_level_timing_statemachine_tsg_ok to tsg_ok_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.626   0.240  tri_level_timing_statemachine_tsg_ok (tri_level_timing_statemachine_tsg_ok)
     OBUF:I->O                 4.240          tsg_ok_o_OBUF (tsg_ok_o)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'tri_level_timing_statemachine_dac_f74:Q'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            tri_level_timing_statemachine_dac_tsg_out_3 (FF)
  Destination:       DAC_o<3> (PAD)
  Source Clock:      tri_level_timing_statemachine_dac_f74:Q falling

  Data Path: tri_level_timing_statemachine_dac_tsg_out_3 to DAC_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.626   0.240  tri_level_timing_statemachine_dac_tsg_out_3 (tri_level_timing_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.240          DAC_o_3_OBUF (DAC_o<3>)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               1.920ns (Levels of Logic = 1)
  Source:            f1484_i (PAD)
  Destination:       clock_selecting:I0 (PAD)

  Data Path: f1484_i to clock_selecting:I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   1.680   0.240  f1484_i_IBUFG (f1484_i_IBUFG)
    BUFGMUX:I0                 0.000          clock_selecting
    ----------------------------------------
    Total                      1.920ns (1.680ns logic, 0.240ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
CPU : 26.40 / 28.28 s | Elapsed : 27.00 / 28.00 s
 
--> 

Total memory usage is 78860 kilobytes


