#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  4 23:41:06 2022
# Process ID: 8644
# Current directory: C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8480 C:\Users\Rodrigo Herrera\OneDrive\Documentos\GitHub\IMT123_labs\project_lab9_Comparador\project_lab9_Comparador.xpr
# Log file: C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/vivado.log
# Journal file: C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador'
INFO: [Project 1-313] Project file moved from 'C:/Users/ANDRES ESCOBAR/Documents/5to Semestre/Circuitos Digitales/Laboratorios/contado4bits/project_lab9_Comparador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab9_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj lab9_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.srcs/sim_1/new/lab9_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab9_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa3b305a8f754459917ab824dd31c613 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab9_tb_behav xil_defaultlib.lab9_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'lab9_ds' remains a black-box since it has no binding entity [C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.srcs/sim_1/new/lab9_tb.vhd:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab9_tb
Built simulation snapshot lab9_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rodrigo Herrera/OneDrive/Documentos/GitHub/IMT123_labs/project_lab9_Comparador/project_lab9_Comparador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab9_tb_behav -key {Behavioral:sim_1:Functional:lab9_tb} -tclbatch {lab9_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source lab9_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab9_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 23:41:50 2022...
