Classic Timing Analyzer report for Ozy_Janus
Sat Aug 18 14:35:51 2007
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'CLK_12MHZ'
 12. Clock Hold: 'PCLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Ignored Timing Assignments
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                           ; To                                                                                                                                                    ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.158 ns                                       ; FLAGA                                                                                                                          ; RX_wait[6]                                                                                                                                            ; --         ; IFCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 14.990 ns                                      ; PTT_out                                                                                                                        ; DEBUG_LED3                                                                                                                                            ; CLK_12MHZ  ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.685 ns                                      ; A2                                                                                                                             ; CLK_MCLK                                                                                                                                              ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 0.335 ns                                       ; CDOUT                                                                                                                          ; Tx_q[0]                                                                                                                                               ; --         ; CLK_12MHZ  ; 0            ;
; Clock Setup: 'IFCLK'         ; 9.643 ns  ; 48.00 MHz ( period = 20.833 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; Rx_register[3]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0 ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.289 ns ; 48.00 MHz ( period = 20.833 ns ) ; 132.56 MHz ( period = 7.544 ns )               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3]                                                                   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.713 ns ; 48.00 MHz ( period = 20.833 ns ) ; 242.72 MHz ( period = 4.120 ns )               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 31.067 ns ; 12.50 MHz ( period = 80.000 ns ) ; 55.97 MHz ( period = 17.866 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 31.757 ns ; 12.29 MHz ( period = 81.380 ns ) ; 55.97 MHz ( period = 17.866 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1]~reg0                                                                                                                                      ; IFCLK      ; IFCLK      ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                                            ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; 0.499 ns  ; 12.50 MHz ( period = 80.000 ns ) ; N/A                                            ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                                               ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.215 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                                ;                                                                                                                                                       ;            ;            ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                        ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_euf1 ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ffi1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_ffi1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 9.643 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[3]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.327 ns                 ; 2.684 ns                ;
; 9.710 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[10]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.328 ns                 ; 2.618 ns                ;
; 9.714 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[8]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.326 ns                 ; 2.612 ns                ;
; 9.730 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[5]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.324 ns                 ; 2.594 ns                ;
; 9.731 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[4]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.329 ns                 ; 2.598 ns                ;
; 9.827 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[7]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.318 ns                 ; 2.491 ns                ;
; 9.937 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[2]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.322 ns                 ; 2.385 ns                ;
; 10.049 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[1]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.296 ns                 ; 2.247 ns                ;
; 10.096 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[14]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.305 ns                 ; 2.209 ns                ;
; 10.119 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[6]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.268 ns                 ; 2.149 ns                ;
; 10.129 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[13]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.307 ns                 ; 2.178 ns                ;
; 10.134 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[11]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.288 ns                 ; 2.154 ns                ;
; 10.135 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[0]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.314 ns                 ; 2.179 ns                ;
; 10.150 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[15]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.319 ns                 ; 2.169 ns                ;
; 10.523 ns                               ; None                                                ; Rx_register[12]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.279 ns                 ; 1.756 ns                ;
; 10.555 ns                               ; None                                                ; Rx_register[9]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 12.298 ns                 ; 1.743 ns                ;
; 13.991 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.575 ns                ;
; 14.281 ns                               ; 152.63 MHz ( period = 6.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.288 ns                ;
; 14.354 ns                               ; 154.34 MHz ( period = 6.479 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.215 ns                ;
; 14.359 ns                               ; 154.46 MHz ( period = 6.474 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.207 ns                ;
; 14.421 ns                               ; 155.96 MHz ( period = 6.412 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.148 ns                ;
; 14.436 ns                               ; 156.32 MHz ( period = 6.397 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]~_Duplicate_27                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.130 ns                ;
; 14.447 ns                               ; 156.59 MHz ( period = 6.386 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.122 ns                ;
; 14.453 ns                               ; 156.74 MHz ( period = 6.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.113 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.643 ns                 ; 6.141 ns                ;
; 14.502 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 6.161 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.062 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.641 ns                 ; 6.134 ns                ;
; 14.507 ns                               ; 158.08 MHz ( period = 6.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.661 ns                 ; 6.154 ns                ;
; 14.508 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.061 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.636 ns                 ; 6.119 ns                ;
; 14.517 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.656 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.640 ns                 ; 6.119 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.660 ns                 ; 6.139 ns                ;
; 14.536 ns                               ; 158.81 MHz ( period = 6.297 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.030 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.632 ns                 ; 6.093 ns                ;
; 14.539 ns                               ; 158.88 MHz ( period = 6.294 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.652 ns                 ; 6.113 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.642 ns                 ; 6.082 ns                ;
; 14.560 ns                               ; 159.41 MHz ( period = 6.273 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.662 ns                 ; 6.102 ns                ;
; 14.567 ns                               ; 159.59 MHz ( period = 6.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.999 ns                ;
; 14.574 ns                               ; 159.77 MHz ( period = 6.259 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.992 ns                ;
; 14.593 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.976 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.638 ns                 ; 6.044 ns                ;
; 14.594 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.658 ns                 ; 6.064 ns                ;
; 14.615 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.951 ns                ;
; 14.644 ns                               ; 161.58 MHz ( period = 6.189 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.928 ns                ;
; 14.670 ns                               ; 162.26 MHz ( period = 6.163 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.896 ns                ;
; 14.679 ns                               ; 162.50 MHz ( period = 6.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.890 ns                ;
; 14.711 ns                               ; 163.35 MHz ( period = 6.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.861 ns                ;
; 14.722 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.847 ns                ;
; 14.724 ns                               ; 163.69 MHz ( period = 6.109 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.845 ns                ;
; 14.726 ns                               ; 163.75 MHz ( period = 6.107 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]~_Duplicate_27                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.843 ns                ;
; 14.744 ns                               ; 164.23 MHz ( period = 6.089 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.825 ns                ;
; 14.765 ns                               ; 164.80 MHz ( period = 6.068 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                                             ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.804 ns                ;
; 14.789 ns                               ; 165.45 MHz ( period = 6.044 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.780 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.646 ns                 ; 5.854 ns                ;
; 14.792 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.666 ns                 ; 5.874 ns                ;
; 14.797 ns                               ; 165.67 MHz ( period = 6.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                                            ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.775 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.644 ns                 ; 5.847 ns                ;
; 14.797 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.664 ns                 ; 5.867 ns                ;
; 14.804 ns                               ; 165.86 MHz ( period = 6.029 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]~_Duplicate_27                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.762 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.639 ns                 ; 5.832 ns                ;
; 14.807 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.659 ns                 ; 5.852 ns                ;
; 14.810 ns                               ; 166.03 MHz ( period = 6.023 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.762 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.643 ns                 ; 5.832 ns                ;
; 14.811 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.663 ns                 ; 5.852 ns                ;
; 14.816 ns                               ; 166.20 MHz ( period = 6.017 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.753 ns                ;
; 14.829 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.655 ns                 ; 5.826 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 31.757 ns                               ; 55.97 MHz ( period = 17.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 8.610 ns                ;
; 31.762 ns                               ; 56.00 MHz ( period = 17.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 8.609 ns                ;
; 31.763 ns                               ; 56.01 MHz ( period = 17.854 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 8.608 ns                ;
; 31.764 ns                               ; 56.02 MHz ( period = 17.852 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 8.607 ns                ;
; 32.018 ns                               ; 57.66 MHz ( period = 17.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.380 ns                 ; 8.362 ns                ;
; 32.023 ns                               ; 57.69 MHz ( period = 17.334 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 8.361 ns                ;
; 32.024 ns                               ; 57.70 MHz ( period = 17.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 8.360 ns                ;
; 32.025 ns                               ; 57.70 MHz ( period = 17.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 8.359 ns                ;
; 32.070 ns                               ; 58.00 MHz ( period = 17.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 8.301 ns                ;
; 32.072 ns                               ; 58.02 MHz ( period = 17.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 8.299 ns                ;
; 32.092 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 8.316 ns                ;
; 32.097 ns                               ; 58.19 MHz ( period = 17.186 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 8.315 ns                ;
; 32.098 ns                               ; 58.19 MHz ( period = 17.184 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 8.314 ns                ;
; 32.099 ns                               ; 58.20 MHz ( period = 17.182 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 8.313 ns                ;
; 32.331 ns                               ; 59.82 MHz ( period = 16.718 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 8.053 ns                ;
; 32.333 ns                               ; 59.83 MHz ( period = 16.714 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 8.051 ns                ;
; 32.405 ns                               ; 60.35 MHz ( period = 16.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 8.007 ns                ;
; 32.407 ns                               ; 60.36 MHz ( period = 16.566 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 8.005 ns                ;
; 32.473 ns                               ; 60.85 MHz ( period = 16.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.894 ns                ;
; 32.606 ns                               ; 61.85 MHz ( period = 16.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.382 ns                 ; 7.776 ns                ;
; 32.611 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 7.775 ns                ;
; 32.612 ns                               ; 61.90 MHz ( period = 16.156 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 7.774 ns                ;
; 32.613 ns                               ; 61.90 MHz ( period = 16.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 7.773 ns                ;
; 32.714 ns                               ; 62.69 MHz ( period = 15.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.358 ns                 ; 7.644 ns                ;
; 32.719 ns                               ; 62.73 MHz ( period = 15.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.362 ns                 ; 7.643 ns                ;
; 32.720 ns                               ; 62.74 MHz ( period = 15.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.362 ns                 ; 7.642 ns                ;
; 32.721 ns                               ; 62.74 MHz ( period = 15.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.362 ns                 ; 7.641 ns                ;
; 32.734 ns                               ; 62.85 MHz ( period = 15.912 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.380 ns                 ; 7.646 ns                ;
; 32.752 ns                               ; 62.99 MHz ( period = 15.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.361 ns                 ; 7.609 ns                ;
; 32.755 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.359 ns                 ; 7.604 ns                ;
; 32.757 ns                               ; 63.03 MHz ( period = 15.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 7.608 ns                ;
; 32.758 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 7.607 ns                ;
; 32.759 ns                               ; 63.04 MHz ( period = 15.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 7.606 ns                ;
; 32.760 ns                               ; 63.05 MHz ( period = 15.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.603 ns                ;
; 32.761 ns                               ; 63.06 MHz ( period = 15.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.602 ns                ;
; 32.762 ns                               ; 63.07 MHz ( period = 15.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.601 ns                ;
; 32.808 ns                               ; 63.44 MHz ( period = 15.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 7.600 ns                ;
; 32.859 ns                               ; 63.85 MHz ( period = 15.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.504 ns                ;
; 32.864 ns                               ; 63.89 MHz ( period = 15.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.503 ns                ;
; 32.865 ns                               ; 63.90 MHz ( period = 15.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.502 ns                ;
; 32.866 ns                               ; 63.91 MHz ( period = 15.648 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.501 ns                ;
; 32.897 ns                               ; 64.16 MHz ( period = 15.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.470 ns                ;
; 32.919 ns                               ; 64.34 MHz ( period = 15.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 7.467 ns                ;
; 32.921 ns                               ; 64.36 MHz ( period = 15.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 7.465 ns                ;
; 32.981 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.386 ns                ;
; 33.027 ns                               ; 65.25 MHz ( period = 15.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.362 ns                 ; 7.335 ns                ;
; 33.029 ns                               ; 65.27 MHz ( period = 15.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.362 ns                 ; 7.333 ns                ;
; 33.065 ns                               ; 65.57 MHz ( period = 15.250 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 7.300 ns                ;
; 33.067 ns                               ; 65.59 MHz ( period = 15.246 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 7.298 ns                ;
; 33.068 ns                               ; 65.60 MHz ( period = 15.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.295 ns                ;
; 33.070 ns                               ; 65.62 MHz ( period = 15.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 7.293 ns                ;
; 33.141 ns                               ; 66.23 MHz ( period = 15.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.226 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.372 ns                 ; 7.219 ns                ;
; 33.156 ns                               ; 66.37 MHz ( period = 15.068 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.371 ns                 ; 7.215 ns                ;
; 33.158 ns                               ; 66.38 MHz ( period = 15.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.380 ns                 ; 7.222 ns                ;
; 33.172 ns                               ; 66.51 MHz ( period = 15.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.195 ns                ;
; 33.174 ns                               ; 66.52 MHz ( period = 15.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 7.193 ns                ;
; 33.232 ns                               ; 67.04 MHz ( period = 14.916 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 7.176 ns                ;
; 33.242 ns                               ; 67.13 MHz ( period = 14.896 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.380 ns                 ; 7.138 ns                ;
; 33.316 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 7.092 ns                ;
; 33.321 ns                               ; 67.85 MHz ( period = 14.738 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 7.052 ns                ;
; 33.322 ns                               ; 67.86 MHz ( period = 14.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.382 ns                 ; 7.060 ns                ;
; 33.326 ns                               ; 67.90 MHz ( period = 14.728 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 7.051 ns                ;
; 33.327 ns                               ; 67.91 MHz ( period = 14.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 7.050 ns                ;
; 33.328 ns                               ; 67.92 MHz ( period = 14.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 7.049 ns                ;
; 33.346 ns                               ; 68.08 MHz ( period = 14.688 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.389 ns                 ; 7.043 ns                ;
; 33.351 ns                               ; 68.13 MHz ( period = 14.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 7.042 ns                ;
; 33.352 ns                               ; 68.14 MHz ( period = 14.676 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 7.041 ns                ;
; 33.353 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 7.040 ns                ;
; 33.402 ns                               ; 68.61 MHz ( period = 14.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.380 ns                 ; 6.978 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.955 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.414 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.385 ns                 ; 6.971 ns                ;
; 33.417 ns                               ; 68.75 MHz ( period = 14.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.384 ns                 ; 6.967 ns                ;
; 33.419 ns                               ; 68.77 MHz ( period = 14.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.954 ns                ;
; 33.420 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.953 ns                ;
; 33.421 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.952 ns                ;
; 33.430 ns                               ; 68.87 MHz ( period = 14.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.358 ns                 ; 6.928 ns                ;
; 33.468 ns                               ; 69.23 MHz ( period = 14.444 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.361 ns                 ; 6.893 ns                ;
; 33.471 ns                               ; 69.26 MHz ( period = 14.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.359 ns                 ; 6.888 ns                ;
; 33.476 ns                               ; 69.31 MHz ( period = 14.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.408 ns                 ; 6.932 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.413 ns                 ; 6.925 ns                ;
; 33.489 ns                               ; 69.43 MHz ( period = 14.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.360 ns                 ; 6.871 ns                ;
; 33.491 ns                               ; 69.45 MHz ( period = 14.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.412 ns                 ; 6.921 ns                ;
; 33.492 ns                               ; 69.46 MHz ( period = 14.396 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.934 ns                ;
; 33.494 ns                               ; 69.48 MHz ( period = 14.392 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.870 ns                ;
; 33.495 ns                               ; 69.49 MHz ( period = 14.390 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.869 ns                ;
; 33.496 ns                               ; 69.50 MHz ( period = 14.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.868 ns                ;
; 33.516 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.424 ns                 ; 6.908 ns                ;
; 33.575 ns                               ; 70.27 MHz ( period = 14.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 6.788 ns                ;
; 33.634 ns                               ; 70.86 MHz ( period = 14.112 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.426 ns                 ; 6.792 ns                ;
; 33.634 ns                               ; 70.86 MHz ( period = 14.112 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 6.743 ns                ;
; 33.636 ns                               ; 70.88 MHz ( period = 14.108 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.377 ns                 ; 6.741 ns                ;
; 33.659 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.734 ns                ;
; 33.661 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.393 ns                 ; 6.732 ns                ;
; 33.698 ns                               ; 71.51 MHz ( period = 13.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 6.667 ns                ;
; 33.703 ns                               ; 71.56 MHz ( period = 13.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.666 ns                ;
; 33.704 ns                               ; 71.57 MHz ( period = 13.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.665 ns                ;
; 33.705 ns                               ; 71.58 MHz ( period = 13.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.664 ns                ;
; 33.727 ns                               ; 71.81 MHz ( period = 13.926 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.646 ns                ;
; 33.729 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.644 ns                ;
; 33.746 ns                               ; 72.00 MHz ( period = 13.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.382 ns                 ; 6.636 ns                ;
; 33.802 ns                               ; 72.59 MHz ( period = 13.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.562 ns                ;
; 33.804 ns                               ; 72.61 MHz ( period = 13.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.560 ns                ;
; 33.830 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.382 ns                 ; 6.552 ns                ;
; 33.854 ns                               ; 73.14 MHz ( period = 13.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.358 ns                 ; 6.504 ns                ;
; 33.857 ns                               ; 73.17 MHz ( period = 13.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.418 ns                 ; 6.561 ns                ;
; 33.862 ns                               ; 73.23 MHz ( period = 13.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.560 ns                ;
; 33.863 ns                               ; 73.24 MHz ( period = 13.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.559 ns                ;
; 33.864 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.558 ns                ;
; 33.892 ns                               ; 73.55 MHz ( period = 13.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.361 ns                 ; 6.469 ns                ;
; 33.895 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.359 ns                 ; 6.464 ns                ;
; 33.925 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.424 ns                 ; 6.499 ns                ;
; 33.954 ns                               ; 74.23 MHz ( period = 13.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.399 ns                 ; 6.445 ns                ;
; 33.959 ns                               ; 74.28 MHz ( period = 13.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.403 ns                 ; 6.444 ns                ;
; 33.960 ns                               ; 74.29 MHz ( period = 13.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.403 ns                 ; 6.443 ns                ;
; 33.961 ns                               ; 74.31 MHz ( period = 13.458 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.403 ns                 ; 6.442 ns                ;
; 33.976 ns                               ; 74.47 MHz ( period = 13.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.361 ns                 ; 6.385 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.359 ns                 ; 6.380 ns                ;
; 33.990 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.382 ns                 ; 6.392 ns                ;
; 33.999 ns                               ; 74.73 MHz ( period = 13.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 6.364 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.002 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.387 ns                 ; 6.385 ns                ;
; 34.005 ns                               ; 74.79 MHz ( period = 13.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.386 ns                 ; 6.381 ns                ;
; 34.011 ns                               ; 74.86 MHz ( period = 13.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.358 ns                ;
; 34.013 ns                               ; 74.88 MHz ( period = 13.354 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.356 ns                ;
; 34.037 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 6.336 ns                ;
; 34.062 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.389 ns                 ; 6.327 ns                ;
; 34.130 ns                               ; 76.22 MHz ( period = 13.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 6.239 ns                ;
; 34.136 ns                               ; 76.29 MHz ( period = 13.108 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.361 ns                 ; 6.225 ns                ;
; 34.139 ns                               ; 76.32 MHz ( period = 13.102 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[0]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.359 ns                 ; 6.220 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.148 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 6.218 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[7]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 6.214 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[6]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[5]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[1]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[3]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.151 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[2]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.364 ns                 ; 6.213 ns                ;
; 34.154 ns                               ; 76.50 MHz ( period = 13.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.391 ns                 ; 6.237 ns                ;
; 34.154 ns                               ; 76.50 MHz ( period = 13.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[4]                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 6.209 ns                ;
; 34.159 ns                               ; 76.56 MHz ( period = 13.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.236 ns                ;
; 34.160 ns                               ; 76.57 MHz ( period = 13.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.235 ns                ;
; 34.161 ns                               ; 76.58 MHz ( period = 13.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 6.234 ns                ;
; 34.170 ns                               ; 76.69 MHz ( period = 13.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.252 ns                ;
; 34.172 ns                               ; 76.71 MHz ( period = 13.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.422 ns                 ; 6.250 ns                ;
; 34.205 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.360 ns                 ; 6.155 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.403 ns                 ; 6.136 ns                ;
; 34.269 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.403 ns                 ; 6.134 ns                ;
; 34.377 ns                               ; 79.20 MHz ( period = 12.626 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 6.061 ns                ;
; 34.390 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.358 ns                 ; 5.968 ns                ;
; 34.414 ns                               ; 79.67 MHz ( period = 12.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.365 ns                 ; 5.951 ns                ;
; 34.461 ns                               ; 80.27 MHz ( period = 12.458 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.373 ns                 ; 5.912 ns                ;
; 34.463 ns                               ; 80.30 MHz ( period = 12.454 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 5.975 ns                ;
; 34.467 ns                               ; 80.35 MHz ( period = 12.446 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 5.928 ns                ;
; 34.469 ns                               ; 80.37 MHz ( period = 12.442 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.395 ns                 ; 5.926 ns                ;
; 34.486 ns                               ; 80.59 MHz ( period = 12.408 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.389 ns                 ; 5.903 ns                ;
; 34.490 ns                               ; 80.65 MHz ( period = 12.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 5.876 ns                ;
; 34.491 ns                               ; 80.66 MHz ( period = 12.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.366 ns                 ; 5.875 ns                ;
; 34.535 ns                               ; 81.23 MHz ( period = 12.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.363 ns                 ; 5.828 ns                ;
; 34.549 ns                               ; 81.42 MHz ( period = 12.282 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                          ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 5.889 ns                ;
; 34.554 ns                               ; 81.49 MHz ( period = 12.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.369 ns                 ; 5.815 ns                ;
; 34.570 ns                               ; 81.70 MHz ( period = 12.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.389 ns                 ; 5.819 ns                ;
; 34.573 ns                               ; 81.74 MHz ( period = 12.234 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.418 ns                 ; 5.845 ns                ;
; 34.629 ns                               ; 82.49 MHz ( period = 12.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[1]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.360 ns                 ; 5.731 ns                ;
; 34.635 ns                               ; 82.58 MHz ( period = 12.110 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 5.803 ns                ;
; 34.640 ns                               ; 82.64 MHz ( period = 12.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00010                                                                                                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.367 ns                 ; 5.727 ns                ;
; 34.670 ns                               ; 83.06 MHz ( period = 12.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[7]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.399 ns                 ; 5.729 ns                ;
; 34.721 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.438 ns                 ; 5.717 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; 34.724 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.461 ns                 ; 5.737 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                         ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                      ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 31.067 ns                               ; 55.97 MHz ( period = 17.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 8.610 ns                ;
; 31.072 ns                               ; 56.00 MHz ( period = 17.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 8.609 ns                ;
; 31.073 ns                               ; 56.01 MHz ( period = 17.854 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 8.608 ns                ;
; 31.074 ns                               ; 56.02 MHz ( period = 17.852 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 8.607 ns                ;
; 31.328 ns                               ; 57.66 MHz ( period = 17.344 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.690 ns                 ; 8.362 ns                ;
; 31.333 ns                               ; 57.69 MHz ( period = 17.334 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 8.361 ns                ;
; 31.334 ns                               ; 57.70 MHz ( period = 17.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 8.360 ns                ;
; 31.335 ns                               ; 57.70 MHz ( period = 17.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 8.359 ns                ;
; 31.380 ns                               ; 58.00 MHz ( period = 17.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 8.301 ns                ;
; 31.382 ns                               ; 58.02 MHz ( period = 17.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 8.299 ns                ;
; 31.402 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 8.316 ns                ;
; 31.407 ns                               ; 58.19 MHz ( period = 17.186 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 8.315 ns                ;
; 31.408 ns                               ; 58.19 MHz ( period = 17.184 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 8.314 ns                ;
; 31.409 ns                               ; 58.20 MHz ( period = 17.182 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 8.313 ns                ;
; 31.641 ns                               ; 59.82 MHz ( period = 16.718 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 8.053 ns                ;
; 31.643 ns                               ; 59.83 MHz ( period = 16.714 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 8.051 ns                ;
; 31.715 ns                               ; 60.35 MHz ( period = 16.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 8.007 ns                ;
; 31.717 ns                               ; 60.36 MHz ( period = 16.566 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 8.005 ns                ;
; 31.783 ns                               ; 60.85 MHz ( period = 16.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.894 ns                ;
; 31.916 ns                               ; 61.85 MHz ( period = 16.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.692 ns                 ; 7.776 ns                ;
; 31.921 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 7.775 ns                ;
; 31.922 ns                               ; 61.90 MHz ( period = 16.156 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 7.774 ns                ;
; 31.923 ns                               ; 61.90 MHz ( period = 16.154 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 7.773 ns                ;
; 32.024 ns                               ; 62.69 MHz ( period = 15.952 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.668 ns                 ; 7.644 ns                ;
; 32.029 ns                               ; 62.73 MHz ( period = 15.942 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.672 ns                 ; 7.643 ns                ;
; 32.030 ns                               ; 62.74 MHz ( period = 15.940 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.672 ns                 ; 7.642 ns                ;
; 32.031 ns                               ; 62.74 MHz ( period = 15.938 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.672 ns                 ; 7.641 ns                ;
; 32.044 ns                               ; 62.85 MHz ( period = 15.912 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.690 ns                 ; 7.646 ns                ;
; 32.062 ns                               ; 62.99 MHz ( period = 15.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.671 ns                 ; 7.609 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.669 ns                 ; 7.604 ns                ;
; 32.067 ns                               ; 63.03 MHz ( period = 15.866 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 7.608 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 7.607 ns                ;
; 32.069 ns                               ; 63.04 MHz ( period = 15.862 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 7.606 ns                ;
; 32.070 ns                               ; 63.05 MHz ( period = 15.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.603 ns                ;
; 32.071 ns                               ; 63.06 MHz ( period = 15.858 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.602 ns                ;
; 32.072 ns                               ; 63.07 MHz ( period = 15.856 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.601 ns                ;
; 32.118 ns                               ; 63.44 MHz ( period = 15.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 7.600 ns                ;
; 32.169 ns                               ; 63.85 MHz ( period = 15.662 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.504 ns                ;
; 32.174 ns                               ; 63.89 MHz ( period = 15.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.503 ns                ;
; 32.175 ns                               ; 63.90 MHz ( period = 15.650 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.502 ns                ;
; 32.176 ns                               ; 63.91 MHz ( period = 15.648 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.501 ns                ;
; 32.207 ns                               ; 64.16 MHz ( period = 15.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.470 ns                ;
; 32.229 ns                               ; 64.34 MHz ( period = 15.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 7.467 ns                ;
; 32.231 ns                               ; 64.36 MHz ( period = 15.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 7.465 ns                ;
; 32.291 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.386 ns                ;
; 32.337 ns                               ; 65.25 MHz ( period = 15.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.672 ns                 ; 7.335 ns                ;
; 32.339 ns                               ; 65.27 MHz ( period = 15.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.672 ns                 ; 7.333 ns                ;
; 32.375 ns                               ; 65.57 MHz ( period = 15.250 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 7.300 ns                ;
; 32.377 ns                               ; 65.59 MHz ( period = 15.246 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 7.298 ns                ;
; 32.378 ns                               ; 65.60 MHz ( period = 15.244 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.295 ns                ;
; 32.380 ns                               ; 65.62 MHz ( period = 15.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 7.293 ns                ;
; 32.451 ns                               ; 66.23 MHz ( period = 15.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.226 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.463 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.682 ns                 ; 7.219 ns                ;
; 32.466 ns                               ; 66.37 MHz ( period = 15.068 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.681 ns                 ; 7.215 ns                ;
; 32.468 ns                               ; 66.38 MHz ( period = 15.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.690 ns                 ; 7.222 ns                ;
; 32.482 ns                               ; 66.51 MHz ( period = 15.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.195 ns                ;
; 32.484 ns                               ; 66.52 MHz ( period = 15.032 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 7.193 ns                ;
; 32.542 ns                               ; 67.04 MHz ( period = 14.916 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 7.176 ns                ;
; 32.552 ns                               ; 67.13 MHz ( period = 14.896 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.690 ns                 ; 7.138 ns                ;
; 32.626 ns                               ; 67.81 MHz ( period = 14.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 7.092 ns                ;
; 32.631 ns                               ; 67.85 MHz ( period = 14.738 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 7.052 ns                ;
; 32.632 ns                               ; 67.86 MHz ( period = 14.736 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.692 ns                 ; 7.060 ns                ;
; 32.636 ns                               ; 67.90 MHz ( period = 14.728 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 7.051 ns                ;
; 32.637 ns                               ; 67.91 MHz ( period = 14.726 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 7.050 ns                ;
; 32.638 ns                               ; 67.92 MHz ( period = 14.724 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 7.049 ns                ;
; 32.656 ns                               ; 68.08 MHz ( period = 14.688 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.699 ns                 ; 7.043 ns                ;
; 32.661 ns                               ; 68.13 MHz ( period = 14.678 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 7.042 ns                ;
; 32.662 ns                               ; 68.14 MHz ( period = 14.676 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 7.041 ns                ;
; 32.663 ns                               ; 68.15 MHz ( period = 14.674 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 7.040 ns                ;
; 32.712 ns                               ; 68.61 MHz ( period = 14.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.690 ns                 ; 6.978 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.955 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.724 ns                               ; 68.72 MHz ( period = 14.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.695 ns                 ; 6.971 ns                ;
; 32.727 ns                               ; 68.75 MHz ( period = 14.546 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.694 ns                 ; 6.967 ns                ;
; 32.729 ns                               ; 68.77 MHz ( period = 14.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.954 ns                ;
; 32.730 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.953 ns                ;
; 32.731 ns                               ; 68.79 MHz ( period = 14.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.952 ns                ;
; 32.740 ns                               ; 68.87 MHz ( period = 14.520 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.668 ns                 ; 6.928 ns                ;
; 32.778 ns                               ; 69.23 MHz ( period = 14.444 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.671 ns                 ; 6.893 ns                ;
; 32.781 ns                               ; 69.26 MHz ( period = 14.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.669 ns                 ; 6.888 ns                ;
; 32.786 ns                               ; 69.31 MHz ( period = 14.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.718 ns                 ; 6.932 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.798 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.723 ns                 ; 6.925 ns                ;
; 32.799 ns                               ; 69.43 MHz ( period = 14.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.670 ns                 ; 6.871 ns                ;
; 32.801 ns                               ; 69.45 MHz ( period = 14.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.722 ns                 ; 6.921 ns                ;
; 32.802 ns                               ; 69.46 MHz ( period = 14.396 ns )                    ; CCcount[2]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.934 ns                ;
; 32.804 ns                               ; 69.48 MHz ( period = 14.392 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.870 ns                ;
; 32.805 ns                               ; 69.49 MHz ( period = 14.390 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.869 ns                ;
; 32.806 ns                               ; 69.50 MHz ( period = 14.388 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.868 ns                ;
; 32.826 ns                               ; 69.70 MHz ( period = 14.348 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.734 ns                 ; 6.908 ns                ;
; 32.885 ns                               ; 70.27 MHz ( period = 14.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 6.788 ns                ;
; 32.944 ns                               ; 70.86 MHz ( period = 14.112 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.736 ns                 ; 6.792 ns                ;
; 32.944 ns                               ; 70.86 MHz ( period = 14.112 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 6.743 ns                ;
; 32.946 ns                               ; 70.88 MHz ( period = 14.108 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.687 ns                 ; 6.741 ns                ;
; 32.969 ns                               ; 71.11 MHz ( period = 14.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.734 ns                ;
; 32.971 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.703 ns                 ; 6.732 ns                ;
; 33.008 ns                               ; 71.51 MHz ( period = 13.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 6.667 ns                ;
; 33.013 ns                               ; 71.56 MHz ( period = 13.974 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.666 ns                ;
; 33.014 ns                               ; 71.57 MHz ( period = 13.972 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.665 ns                ;
; 33.015 ns                               ; 71.58 MHz ( period = 13.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.664 ns                ;
; 33.037 ns                               ; 71.81 MHz ( period = 13.926 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.646 ns                ;
; 33.039 ns                               ; 71.83 MHz ( period = 13.922 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.644 ns                ;
; 33.056 ns                               ; 72.00 MHz ( period = 13.888 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.692 ns                 ; 6.636 ns                ;
; 33.112 ns                               ; 72.59 MHz ( period = 13.776 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.562 ns                ;
; 33.114 ns                               ; 72.61 MHz ( period = 13.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.560 ns                ;
; 33.140 ns                               ; 72.89 MHz ( period = 13.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.692 ns                 ; 6.552 ns                ;
; 33.164 ns                               ; 73.14 MHz ( period = 13.672 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.668 ns                 ; 6.504 ns                ;
; 33.167 ns                               ; 73.17 MHz ( period = 13.666 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.728 ns                 ; 6.561 ns                ;
; 33.172 ns                               ; 73.23 MHz ( period = 13.656 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.560 ns                ;
; 33.173 ns                               ; 73.24 MHz ( period = 13.654 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.559 ns                ;
; 33.174 ns                               ; 73.25 MHz ( period = 13.652 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.558 ns                ;
; 33.202 ns                               ; 73.55 MHz ( period = 13.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.671 ns                 ; 6.469 ns                ;
; 33.205 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.669 ns                 ; 6.464 ns                ;
; 33.235 ns                               ; 73.91 MHz ( period = 13.530 ns )                    ; CCcount[3]                                                                                                                     ; CC~reg0                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.734 ns                 ; 6.499 ns                ;
; 33.264 ns                               ; 74.23 MHz ( period = 13.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.709 ns                 ; 6.445 ns                ;
; 33.269 ns                               ; 74.28 MHz ( period = 13.462 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 6.444 ns                ;
; 33.270 ns                               ; 74.29 MHz ( period = 13.460 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 6.443 ns                ;
; 33.271 ns                               ; 74.31 MHz ( period = 13.458 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 6.442 ns                ;
; 33.286 ns                               ; 74.47 MHz ( period = 13.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.671 ns                 ; 6.385 ns                ;
; 33.289 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.669 ns                 ; 6.380 ns                ;
; 33.300 ns                               ; 74.63 MHz ( period = 13.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.692 ns                 ; 6.392 ns                ;
; 33.309 ns                               ; 74.73 MHz ( period = 13.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 6.364 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.312 ns                               ; 74.76 MHz ( period = 13.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.697 ns                 ; 6.385 ns                ;
; 33.315 ns                               ; 74.79 MHz ( period = 13.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.696 ns                 ; 6.381 ns                ;
; 33.321 ns                               ; 74.86 MHz ( period = 13.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.358 ns                ;
; 33.323 ns                               ; 74.88 MHz ( period = 13.354 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.356 ns                ;
; 33.347 ns                               ; 75.15 MHz ( period = 13.306 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 6.336 ns                ;
; 33.372 ns                               ; 75.44 MHz ( period = 13.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.699 ns                 ; 6.327 ns                ;
; 33.440 ns                               ; 76.22 MHz ( period = 13.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 6.239 ns                ;
; 33.446 ns                               ; 76.29 MHz ( period = 13.108 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.671 ns                 ; 6.225 ns                ;
; 33.449 ns                               ; 76.32 MHz ( period = 13.102 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[0]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.669 ns                 ; 6.220 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.458 ns                               ; 76.43 MHz ( period = 13.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 6.218 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[7]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 6.214 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[6]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[5]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[1]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[3]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.461 ns                               ; 76.46 MHz ( period = 13.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[2]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.674 ns                 ; 6.213 ns                ;
; 33.464 ns                               ; 76.50 MHz ( period = 13.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.701 ns                 ; 6.237 ns                ;
; 33.464 ns                               ; 76.50 MHz ( period = 13.072 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; temp_Rx_control_0[4]                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 6.209 ns                ;
; 33.469 ns                               ; 76.56 MHz ( period = 13.062 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.236 ns                ;
; 33.470 ns                               ; 76.57 MHz ( period = 13.060 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.235 ns                ;
; 33.471 ns                               ; 76.58 MHz ( period = 13.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 6.234 ns                ;
; 33.480 ns                               ; 76.69 MHz ( period = 13.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.252 ns                ;
; 33.482 ns                               ; 76.71 MHz ( period = 13.036 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.732 ns                 ; 6.250 ns                ;
; 33.515 ns                               ; 77.10 MHz ( period = 12.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.670 ns                 ; 6.155 ns                ;
; 33.577 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 6.136 ns                ;
; 33.579 ns                               ; 77.87 MHz ( period = 12.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.713 ns                 ; 6.134 ns                ;
; 33.687 ns                               ; 79.20 MHz ( period = 12.626 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 6.061 ns                ;
; 33.700 ns                               ; 79.37 MHz ( period = 12.600 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.668 ns                 ; 5.968 ns                ;
; 33.724 ns                               ; 79.67 MHz ( period = 12.552 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.675 ns                 ; 5.951 ns                ;
; 33.771 ns                               ; 80.27 MHz ( period = 12.458 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.683 ns                 ; 5.912 ns                ;
; 33.773 ns                               ; 80.30 MHz ( period = 12.454 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 5.975 ns                ;
; 33.777 ns                               ; 80.35 MHz ( period = 12.446 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 5.928 ns                ;
; 33.779 ns                               ; 80.37 MHz ( period = 12.442 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.705 ns                 ; 5.926 ns                ;
; 33.796 ns                               ; 80.59 MHz ( period = 12.408 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.699 ns                 ; 5.903 ns                ;
; 33.800 ns                               ; 80.65 MHz ( period = 12.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 5.876 ns                ;
; 33.801 ns                               ; 80.66 MHz ( period = 12.398 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.676 ns                 ; 5.875 ns                ;
; 33.845 ns                               ; 81.23 MHz ( period = 12.310 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.673 ns                 ; 5.828 ns                ;
; 33.859 ns                               ; 81.42 MHz ( period = 12.282 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 5.889 ns                ;
; 33.864 ns                               ; 81.49 MHz ( period = 12.272 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.679 ns                 ; 5.815 ns                ;
; 33.880 ns                               ; 81.70 MHz ( period = 12.240 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.699 ns                 ; 5.819 ns                ;
; 33.883 ns                               ; 81.74 MHz ( period = 12.234 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.728 ns                 ; 5.845 ns                ;
; 33.939 ns                               ; 82.49 MHz ( period = 12.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]  ; sync_count[1]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.670 ns                 ; 5.731 ns                ;
; 33.945 ns                               ; 82.58 MHz ( period = 12.110 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 5.803 ns                ;
; 33.950 ns                               ; 82.64 MHz ( period = 12.100 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00010                                                                                                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.677 ns                 ; 5.727 ns                ;
; 33.980 ns                               ; 83.06 MHz ( period = 12.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[7]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.709 ns                 ; 5.729 ns                ;
; 34.031 ns                               ; 83.77 MHz ( period = 11.938 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.748 ns                 ; 5.717 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; 34.034 ns                               ; 83.81 MHz ( period = 11.932 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 39.771 ns                 ; 5.737 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                         ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.289 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.209 ns                ;
; 13.289 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.209 ns                ;
; 13.289 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.209 ns                ;
; 13.289 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.209 ns                ;
; 13.289 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.209 ns                ;
; 13.359 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.139 ns                ;
; 13.359 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.139 ns                ;
; 13.359 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.139 ns                ;
; 13.359 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.139 ns                ;
; 13.359 ns                               ; 133.80 MHz ( period = 7.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 7.139 ns                ;
; 13.548 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.950 ns                ;
; 13.548 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.950 ns                ;
; 13.548 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.950 ns                ;
; 13.548 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.950 ns                ;
; 13.548 ns                               ; 137.27 MHz ( period = 7.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.950 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.772 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.772 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.772 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.772 ns                ;
; 13.726 ns                               ; 140.71 MHz ( period = 7.107 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.772 ns                ;
; 13.727 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.771 ns                ;
; 13.727 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.771 ns                ;
; 13.727 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.771 ns                ;
; 13.727 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.771 ns                ;
; 13.727 ns                               ; 140.73 MHz ( period = 7.106 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.771 ns                ;
; 13.749 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.749 ns                ;
; 13.749 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.749 ns                ;
; 13.749 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.749 ns                ;
; 13.749 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.749 ns                ;
; 13.749 ns                               ; 141.16 MHz ( period = 7.084 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.749 ns                ;
; 13.843 ns                               ; 143.06 MHz ( period = 6.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.650 ns                ;
; 13.843 ns                               ; 143.06 MHz ( period = 6.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.650 ns                ;
; 13.843 ns                               ; 143.06 MHz ( period = 6.990 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.650 ns                ;
; 13.844 ns                               ; 143.08 MHz ( period = 6.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.649 ns                ;
; 13.847 ns                               ; 143.14 MHz ( period = 6.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.646 ns                ;
; 13.849 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.644 ns                ;
; 13.850 ns                               ; 143.20 MHz ( period = 6.983 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.643 ns                ;
; 13.856 ns                               ; 143.33 MHz ( period = 6.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.637 ns                ;
; 13.865 ns                               ; 143.51 MHz ( period = 6.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.628 ns                ;
; 13.865 ns                               ; 143.51 MHz ( period = 6.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.628 ns                ;
; 13.865 ns                               ; 143.51 MHz ( period = 6.968 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.628 ns                ;
; 13.866 ns                               ; 143.53 MHz ( period = 6.967 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.627 ns                ;
; 13.869 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.624 ns                ;
; 13.871 ns                               ; 143.64 MHz ( period = 6.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.622 ns                ;
; 13.872 ns                               ; 143.66 MHz ( period = 6.961 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.621 ns                ;
; 13.878 ns                               ; 143.78 MHz ( period = 6.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.615 ns                ;
; 13.911 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.587 ns                ;
; 13.911 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.587 ns                ;
; 13.911 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.587 ns                ;
; 13.911 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.587 ns                ;
; 13.911 ns                               ; 144.47 MHz ( period = 6.922 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.587 ns                ;
; 13.946 ns                               ; 145.20 MHz ( period = 6.887 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.545 ns                ;
; 13.961 ns                               ; 145.52 MHz ( period = 6.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.530 ns                ;
; 13.965 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.533 ns                ;
; 13.965 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.533 ns                ;
; 13.965 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.533 ns                ;
; 13.965 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.533 ns                ;
; 13.965 ns                               ; 145.60 MHz ( period = 6.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.533 ns                ;
; 14.027 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.466 ns                ;
; 14.027 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.466 ns                ;
; 14.027 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.466 ns                ;
; 14.028 ns                               ; 146.95 MHz ( period = 6.805 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.465 ns                ;
; 14.031 ns                               ; 147.02 MHz ( period = 6.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.462 ns                ;
; 14.033 ns                               ; 147.06 MHz ( period = 6.800 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.460 ns                ;
; 14.034 ns                               ; 147.08 MHz ( period = 6.799 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.459 ns                ;
; 14.040 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.453 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.415 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.415 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.415 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.415 ns                ;
; 14.083 ns                               ; 148.15 MHz ( period = 6.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.498 ns                 ; 6.415 ns                ;
; 14.199 ns                               ; 150.74 MHz ( period = 6.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.294 ns                ;
; 14.199 ns                               ; 150.74 MHz ( period = 6.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.294 ns                ;
; 14.199 ns                               ; 150.74 MHz ( period = 6.634 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.294 ns                ;
; 14.200 ns                               ; 150.76 MHz ( period = 6.633 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.293 ns                ;
; 14.203 ns                               ; 150.83 MHz ( period = 6.630 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.290 ns                ;
; 14.205 ns                               ; 150.88 MHz ( period = 6.628 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.288 ns                ;
; 14.206 ns                               ; 150.90 MHz ( period = 6.627 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.287 ns                ;
; 14.212 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 6.281 ns                ;
; 14.316 ns                               ; 153.44 MHz ( period = 6.517 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.175 ns                ;
; 14.397 ns                               ; 155.38 MHz ( period = 6.436 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.094 ns                ;
; 14.427 ns                               ; 156.10 MHz ( period = 6.406 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.064 ns                ;
; 14.440 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.051 ns                ;
; 14.451 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 6.040 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.668 ns                               ; 162.21 MHz ( period = 6.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.825 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.738 ns                               ; 164.07 MHz ( period = 6.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.755 ns                ;
; 14.782 ns                               ; 165.26 MHz ( period = 6.051 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.491 ns                 ; 5.709 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 14.927 ns                               ; 169.32 MHz ( period = 5.906 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.566 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 5.388 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 15.854 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.493 ns                 ; 4.639 ns                ;
; 16.329 ns                               ; 222.02 MHz ( period = 4.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.235 ns                ;
; 16.336 ns                               ; 222.37 MHz ( period = 4.497 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.228 ns                ;
; 16.350 ns                               ; 223.06 MHz ( period = 4.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.214 ns                ;
; 16.460 ns                               ; 228.68 MHz ( period = 4.373 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.104 ns                ;
; 16.467 ns                               ; 229.04 MHz ( period = 4.366 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.097 ns                ;
; 16.473 ns                               ; 229.36 MHz ( period = 4.360 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 4.091 ns                ;
; 16.494 ns                               ; 230.47 MHz ( period = 4.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.642 ns                 ; 4.148 ns                ;
; 16.589 ns                               ; 235.63 MHz ( period = 4.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.975 ns                ;
; 16.676 ns                               ; 240.56 MHz ( period = 4.157 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.888 ns                ;
; 16.691 ns                               ; 241.43 MHz ( period = 4.142 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.873 ns                ;
; 16.730 ns                               ; 243.72 MHz ( period = 4.103 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.834 ns                ;
; 16.861 ns                               ; 251.76 MHz ( period = 3.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.703 ns                ;
; 16.874 ns                               ; 252.59 MHz ( period = 3.959 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.690 ns                ;
; 16.916 ns                               ; 255.30 MHz ( period = 3.917 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.648 ns                ;
; 16.931 ns                               ; 256.28 MHz ( period = 3.902 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.633 ns                ;
; 16.983 ns                               ; 259.74 MHz ( period = 3.850 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.581 ns                ;
; 16.998 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.566 ns                ;
; 17.040 ns                               ; 263.64 MHz ( period = 3.793 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.524 ns                ;
; 17.120 ns                               ; 269.32 MHz ( period = 3.713 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.444 ns                ;
; 17.124 ns                               ; 269.61 MHz ( period = 3.709 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.440 ns                ;
; 17.205 ns                               ; 275.63 MHz ( period = 3.628 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.359 ns                ;
; 17.286 ns                               ; 281.93 MHz ( period = 3.547 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.278 ns                ;
; 17.329 ns                               ; 285.39 MHz ( period = 3.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.242 ns                ;
; 17.329 ns                               ; 285.39 MHz ( period = 3.504 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.242 ns                ;
; 17.353 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.211 ns                ;
; 17.367 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.197 ns                ;
; 17.387 ns                               ; 290.19 MHz ( period = 3.446 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.182 ns                ;
; 17.397 ns                               ; 291.04 MHz ( period = 3.436 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.167 ns                ;
; 17.399 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.172 ns                ;
; 17.399 ns                               ; 291.21 MHz ( period = 3.434 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 3.172 ns                ;
; 17.409 ns                               ; 292.06 MHz ( period = 3.424 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.160 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.154 ns                ;
; 17.421 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.143 ns                ;
; 17.434 ns                               ; 294.20 MHz ( period = 3.399 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.130 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.100 ns                ;
; 17.477 ns                               ; 297.97 MHz ( period = 3.356 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.087 ns                ;
; 17.488 ns                               ; 298.95 MHz ( period = 3.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.076 ns                ;
; 17.564 ns                               ; 305.90 MHz ( period = 3.269 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 3.000 ns                ;
; 17.571 ns                               ; 306.56 MHz ( period = 3.262 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.998 ns                ;
; 17.579 ns                               ; 307.31 MHz ( period = 3.254 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.985 ns                ;
; 17.588 ns                               ; 308.17 MHz ( period = 3.245 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.983 ns                ;
; 17.588 ns                               ; 308.17 MHz ( period = 3.245 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.983 ns                ;
; 17.743 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.826 ns                ;
; 17.752 ns                               ; 324.57 MHz ( period = 3.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.812 ns                ;
; 17.766 ns                               ; 326.05 MHz ( period = 3.067 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.805 ns                ;
; 17.766 ns                               ; 326.05 MHz ( period = 3.067 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.805 ns                ;
; 17.767 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.804 ns                ;
; 17.767 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.802 ns                ;
; 17.767 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.804 ns                ;
; 17.789 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.782 ns                ;
; 17.789 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.782 ns                ;
; 17.807 ns                               ; 330.47 MHz ( period = 3.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.762 ns                ;
; 17.819 ns                               ; 331.79 MHz ( period = 3.014 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.745 ns                ;
; 17.860 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.709 ns                ;
; 17.882 ns                               ; 338.87 MHz ( period = 2.951 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.687 ns                ;
; 17.895 ns                               ; 340.37 MHz ( period = 2.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.674 ns                ;
; 17.934 ns                               ; 344.95 MHz ( period = 2.899 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.630 ns                ;
; 17.951 ns                               ; 346.98 MHz ( period = 2.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.620 ns                ;
; 17.951 ns                               ; 346.98 MHz ( period = 2.882 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.620 ns                ;
; 18.005 ns                               ; 353.61 MHz ( period = 2.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.566 ns                ;
; 18.005 ns                               ; 353.61 MHz ( period = 2.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.566 ns                ;
; 18.009 ns                               ; 354.11 MHz ( period = 2.824 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.560 ns                ;
; 18.015 ns                               ; 354.86 MHz ( period = 2.818 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.549 ns                ;
; 18.044 ns                               ; 358.55 MHz ( period = 2.789 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.525 ns                ;
; 18.045 ns                               ; 358.68 MHz ( period = 2.788 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.519 ns                ;
; 18.058 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.506 ns                ;
; 18.069 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.564 ns                 ; 2.495 ns                ;
; 18.123 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.448 ns                ;
; 18.123 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.571 ns                 ; 2.448 ns                ;
; 18.216 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.353 ns                ;
; 18.263 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.306 ns                ;
; 18.277 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.292 ns                ;
; 18.303 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.266 ns                ;
; 18.349 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.220 ns                ;
; 18.389 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.180 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.713 ns ; 242.72 MHz ( period = 4.120 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.566 ns                 ; 3.853 ns                ;
; 16.713 ns ; 242.72 MHz ( period = 4.120 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.566 ns                 ; 3.853 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 16.817 ns ; 249.00 MHz ( period = 4.016 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.750 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.332 ns ; 285.63 MHz ( period = 3.501 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.237 ns                ;
; 17.635 ns ; 312.70 MHz ( period = 3.198 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.566 ns                 ; 2.931 ns                ;
; 17.635 ns ; 312.70 MHz ( period = 3.198 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.566 ns                 ; 2.931 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 17.739 ns ; 323.21 MHz ( period = 3.094 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.828 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 18.254 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.315 ns                ;
; 19.352 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.217 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.744 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.750 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.755 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.891 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.897 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.899 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.900 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.900 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.900 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.901 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.901 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.901 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.919 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.937 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|rdptr_g[7]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.939 ns                 ;
; 1.002 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.098 ns                 ;
; 1.038 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.096 ns                 ;
; 1.044 ns                                ; debounce:de_dot|pb_history[3]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.047 ns                 ;
; 1.046 ns                                ; debounce:de_dash|pb_history[3]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.046 ns                 ;
; 1.046 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.104 ns                 ;
; 1.046 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|rdptr_g[10]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.047 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.105 ns                 ;
; 1.050 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.052 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.108 ns                 ;
; 1.051 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.109 ns                 ;
; 1.052 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.052 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.053 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.111 ns                 ;
; 1.061 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|rdptr_g[11]                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.063 ns                 ;
; 1.066 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.132 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.132 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.138 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.140 ns                 ;
; 1.140 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.142 ns                 ;
; 1.140 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.142 ns                 ;
; 1.141 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|delayed_wrptr_g[11]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.143 ns                 ;
; 1.155 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.157 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.166 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.171 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.176 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.185 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|clean_pb                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.200 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.208 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.209 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.211 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.213 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.219 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.225 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; RX_wait[1]                                                                                                                      ; RX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.228 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.234 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[9]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.241 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[7]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.255 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.288 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|delayed_wrptr_g[12]                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.290 ns                 ;
; 1.305 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.307 ns                 ;
; 1.305 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.307 ns                 ;
; 1.306 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[12]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[11]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.308 ns                 ;
; 1.336 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.338 ns                 ;
; 1.359 ns                                ; state_FX[2]                                                                                                                     ; SLOE~reg0                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.361 ns                 ;
; 1.381 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[1]~_Duplicate_27      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.096 ns                   ; 1.477 ns                 ;
; 1.393 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[10]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.395 ns                 ;
; 1.401 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.402 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.005 ns                   ; 1.407 ns                 ;
; 1.410 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[3]~_Duplicate_30      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.503 ns                 ;
; 1.412 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[2]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.505 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[8]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.507 ns                 ;
; 1.422 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.131 ns                   ; 1.553 ns                 ;
; 1.428 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.486 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[9]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.521 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.543 ns                 ;
; 1.430 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.058 ns                   ; 1.488 ns                 ;
; 1.430 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[6]~_Duplicate_28      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg6 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.093 ns                   ; 1.523 ns                 ;
; 1.432 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_f2c:wrptr_gp|counter_ffa[5]~_Duplicate_29      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.137 ns                   ; 1.569 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[6]                                                                                                                      ; CCcount[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                      ; CCcount[3]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                      ; CCcount[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                      ; CCcount[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                      ; CCcount[2]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                                       ; have_sync                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                 ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                  ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                  ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                     ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                     ; TX_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                     ; TX_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                     ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sync_count[0]                                                                                                                   ; sync_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[3]                                                                                                                   ; byte_count[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[0]                                                                                                                   ; byte_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[2]                                                                                                                   ; byte_count[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[1]                                                                                                                   ; byte_count[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                 ; state_PWM.00010                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[6]                                                                                                                   ; byte_count[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[4]                                                                                                                   ; byte_count[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[5]                                                                                                                   ; byte_count[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                 ; state_PWM.00000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01100                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[25]                                                                                                                    ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.774 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[0]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.917 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.929 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[9]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.940 ns                 ;
; 0.939 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.941 ns                 ;
; 1.052 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[7]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.053 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.105 ns                 ;
; 1.053 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.105 ns                 ;
; 1.057 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.109 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.061 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.061 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.110 ns                 ;
; 1.060 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.112 ns                 ;
; 1.068 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.072 ns                 ;
; 1.069 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.071 ns                 ;
; 1.077 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.080 ns                 ;
; 1.093 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[8]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[7]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.097 ns                 ;
; 1.146 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.748 ns                   ; 1.897 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[7]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.226 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[8]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.251 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.255 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.431 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[3]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.423 ns                 ;
; 1.441 ns                                ; register[11]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.850 ns                   ; 2.291 ns                 ;
; 1.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.886 ns                   ; 2.327 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.444 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.870 ns                   ; 2.314 ns                 ;
; 1.448 ns                                ; register[2]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.831 ns                   ; 2.279 ns                 ;
; 1.457 ns                                ; temp_Rx_control_1[6]                                                                                                            ; Rx_control_1[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; temp_Rx_control_2[7]                                                                                                            ; Rx_control_2[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.461 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.461 ns                 ;
; 1.459 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[2]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.464 ns                 ;
; 1.461 ns                                ; register[0]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.818 ns                   ; 2.279 ns                 ;
; 1.463 ns                                ; temp_Rx_control_3[4]                                                                                                            ; Rx_control_3[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.463 ns                                ; temp_Rx_control_3[7]                                                                                                            ; Rx_control_3[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.466 ns                                ; state_PWM.00000                                                                                                                 ; fifo_enable                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.012 ns                   ; 1.478 ns                 ;
; 1.467 ns                                ; temp_Rx_control_3[0]                                                                                                            ; Rx_control_3[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.468 ns                                ; temp_Rx_control_4[4]                                                                                                            ; Rx_control_4[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.470 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.529 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.531 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.537 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.478 ns                 ;
; 1.477 ns                                ; Tx_q[9]                                                                                                                         ; Tx_q[10]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.479 ns                                ; Tx_q[10]                                                                                                                        ; Tx_q[11]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.479 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.879 ns                   ; 2.358 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[4]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.472 ns                 ;
; 1.482 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[7]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[7]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.486 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.851 ns                   ; 2.333 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[8]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.486 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.536 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.549 ns                 ;
; 1.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.550 ns                 ;
; 1.487 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.876 ns                   ; 2.363 ns                 ;
; 1.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.851 ns                   ; 2.340 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.533 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.550 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.551 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.561 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.566 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.562 ns                 ;
; 1.494 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.537 ns                 ;
; 1.495 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[1]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.487 ns                 ;
; 1.495 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.568 ns                 ;
; 1.496 ns                                ; state_PWM.00111                                                                                                                 ; state_PWM.01000                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.853 ns                   ; 2.350 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.872 ns                   ; 2.369 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[7]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.502 ns                 ;
; 1.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.559 ns                 ;
; 1.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.569 ns                 ;
; 1.501 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.868 ns                   ; 2.369 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.493 ns                 ;
; 1.503 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.568 ns                 ;
; 1.503 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.576 ns                 ;
; 1.504 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.577 ns                 ;
; 1.506 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.509 ns                 ;
; 1.507 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.550 ns                 ;
; 1.508 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.849 ns                   ; 2.357 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.551 ns                 ;
; 1.509 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[5]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.510 ns                                ; ad_count[0]                                                                                                                     ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.554 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.580 ns                 ;
; 1.512 ns                                ; temp_Rx_control_4[5]                                                                                                            ; Rx_control_4[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.578 ns                 ;
; 1.514 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[1]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.518 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[2]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.519 ns                 ;
; 1.515 ns                                ; ad_count[11]                                                                                                                    ; ad_count[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[5]                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.507 ns                 ;
; 1.516 ns                                ; register[12]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.834 ns                   ; 2.350 ns                 ;
; 1.516 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.518 ns                 ;
; 1.517 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[0]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; temp_Rx_control_0[7]                                                                                                            ; Rx_control_0[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.521 ns                                ; temp_Rx_control_1[3]                                                                                                            ; Rx_control_1[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.521 ns                                ; temp_Rx_control_1[2]                                                                                                            ; Rx_control_1[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.521 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.590 ns                 ;
; 1.521 ns                                ; temp_Rx_control_0[4]                                                                                                            ; Rx_control_0[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.522 ns                                ; temp_Rx_control_3[1]                                                                                                            ; Rx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.522 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[6]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 1.503 ns                 ;
; 1.522 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.854 ns                   ; 2.376 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.596 ns                 ;
; 1.525 ns                                ; temp_Rx_control_0[6]                                                                                                            ; Rx_control_0[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.527 ns                                ; Tx_q[14]                                                                                                                        ; Tx_q[15]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.527 ns                                ; Tx_q[8]                                                                                                                         ; Tx_q[9]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.528 ns                                ; Tx_q[0]                                                                                                                         ; Tx_data[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.003 ns                  ; 1.525 ns                 ;
; 1.528 ns                                ; TX_state[2]                                                                                                                     ; TX_state[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.529 ns                                ; Tx_q[11]                                                                                                                        ; Tx_q[12]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.529 ns                                ; temp_Rx_control_4[6]                                                                                                            ; Rx_control_4[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; Tx_q[4]                                                                                                                         ; Tx_q[5]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.532 ns                                ; temp_Rx_control_3[2]                                                                                                            ; Rx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.532 ns                                ; Tx_q[3]                                                                                                                         ; Tx_q[4]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.532 ns                                ; temp_Rx_control_0[1]                                                                                                            ; Rx_control_0[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.533 ns                                ; Tx_q[1]                                                                                                                         ; Tx_q[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.557 ns                 ;
; 1.534 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.558 ns                 ;
; 1.535 ns                                ; Tx_q[6]                                                                                                                         ; Tx_q[7]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.536 ns                                ; Tx_q[13]                                                                                                                        ; Tx_q[14]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.539 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.542 ns                 ;
; 1.541 ns                                ; temp_Rx_control_3[5]                                                                                                            ; Rx_control_3[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.543 ns                 ;
; 1.541 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.565 ns                 ;
; 1.542 ns                                ; Tx_q[9]                                                                                                                         ; Tx_data[9]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.544 ns                 ;
; 1.543 ns                                ; temp_Rx_control_1[0]                                                                                                            ; Rx_control_1[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.545 ns                 ;
; 1.545 ns                                ; temp_Rx_control_2[5]                                                                                                            ; Rx_control_2[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.545 ns                                ; Tx_q[15]                                                                                                                        ; Tx_data[15]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.548 ns                                ; Tx_q[1]                                                                                                                         ; Tx_data[1]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.550 ns                 ;
; 1.549 ns                                ; Tx_q[2]                                                                                                                         ; Tx_data[2]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.549 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.880 ns                   ; 2.429 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.573 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.582 ns                 ;
; 1.551 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.554 ns                 ;
; 1.551 ns                                ; Tx_q[10]                                                                                                                        ; Tx_data[10]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.552 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.555 ns                 ;
; 1.552 ns                                ; Tx_q[13]                                                                                                                        ; Tx_data[13]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.552 ns                                ; Tx_q[4]                                                                                                                         ; Tx_data[4]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.552 ns                                ; Tx_q[5]                                                                                                                         ; Tx_data[5]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.553 ns                                ; Tx_q[11]                                                                                                                        ; Tx_data[11]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.553 ns                                ; temp_Rx_control_0[5]                                                                                                            ; Rx_control_0[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[3]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[0]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[4]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[5]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; temp_Rx_control_0[3]                                                                                                            ; Rx_control_0[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCcount[6]                                                                                                                      ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[3]                                                                                                                      ; CCcount[3]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[0]                                                                                                                      ; CCcount[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[1]                                                                                                                      ; CCcount[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCcount[2]                                                                                                                      ; CCcount[2]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                                       ; have_sync                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                 ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                  ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                  ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                                                                     ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                                                                     ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                                                                     ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                                                                     ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sync_count[0]                                                                                                                   ; sync_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[3]                                                                                                                   ; byte_count[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[0]                                                                                                                   ; byte_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[2]                                                                                                                   ; byte_count[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[1]                                                                                                                   ; byte_count[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                 ; state_PWM.00010                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[6]                                                                                                                   ; byte_count[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[4]                                                                                                                   ; byte_count[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; byte_count[5]                                                                                                                   ; byte_count[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00000                                                                                                                 ; state_PWM.00000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01100                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[25]                                                                                                                    ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.774 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[0]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.776 ns                 ;
; 0.917 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.929 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.931 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.938 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[9]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.940 ns                 ;
; 0.939 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.941 ns                 ;
; 1.052 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.053 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.105 ns                 ;
; 1.053 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.105 ns                 ;
; 1.057 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.109 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.061 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.061 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.110 ns                 ;
; 1.060 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.112 ns                 ;
; 1.068 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.072 ns                 ;
; 1.069 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.071 ns                 ;
; 1.077 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.080 ns                 ;
; 1.093 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[8]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.097 ns                 ;
; 1.146 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.148 ns                 ;
; 1.149 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.748 ns                   ; 1.897 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[7]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.223 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.226 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[8]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.251 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.255 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.252 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.431 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[3]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.423 ns                 ;
; 1.441 ns                                ; register[11]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.850 ns                   ; 2.291 ns                 ;
; 1.441 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.886 ns                   ; 2.327 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.444 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.870 ns                   ; 2.314 ns                 ;
; 1.448 ns                                ; register[2]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.831 ns                   ; 2.279 ns                 ;
; 1.457 ns                                ; temp_Rx_control_1[6]                                                                                                            ; Rx_control_1[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.460 ns                 ;
; 1.458 ns                                ; temp_Rx_control_2[7]                                                                                                            ; Rx_control_2[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.461 ns                 ;
; 1.458 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.461 ns                 ;
; 1.459 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.462 ns                 ;
; 1.461 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[2]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.464 ns                 ;
; 1.461 ns                                ; register[0]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.818 ns                   ; 2.279 ns                 ;
; 1.463 ns                                ; temp_Rx_control_3[4]                                                                                                            ; Rx_control_3[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.463 ns                                ; temp_Rx_control_3[7]                                                                                                            ; Rx_control_3[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.465 ns                 ;
; 1.466 ns                                ; state_PWM.00000                                                                                                                 ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.012 ns                   ; 1.478 ns                 ;
; 1.467 ns                                ; temp_Rx_control_3[0]                                                                                                            ; Rx_control_3[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.469 ns                 ;
; 1.468 ns                                ; temp_Rx_control_4[4]                                                                                                            ; Rx_control_4[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.470 ns                 ;
; 1.470 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.529 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.531 ns                 ;
; 1.472 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.537 ns                 ;
; 1.475 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.478 ns                 ;
; 1.477 ns                                ; Tx_q[9]                                                                                                                         ; Tx_q[10]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.479 ns                                ; Tx_q[10]                                                                                                                        ; Tx_q[11]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.481 ns                 ;
; 1.479 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.879 ns                   ; 2.358 ns                 ;
; 1.480 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[4]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.472 ns                 ;
; 1.482 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[7]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.486 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.851 ns                   ; 2.333 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[8]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.486 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.052 ns                   ; 1.536 ns                 ;
; 1.484 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.549 ns                 ;
; 1.485 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.550 ns                 ;
; 1.487 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.876 ns                   ; 2.363 ns                 ;
; 1.489 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.851 ns                   ; 2.340 ns                 ;
; 1.490 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.533 ns                 ;
; 1.491 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.550 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.551 ns                 ;
; 1.492 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.561 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.566 ns                 ;
; 1.493 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.562 ns                 ;
; 1.494 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.537 ns                 ;
; 1.495 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[1]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.487 ns                 ;
; 1.495 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.568 ns                 ;
; 1.496 ns                                ; state_PWM.00111                                                                                                                 ; state_PWM.01000                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.853 ns                   ; 2.350 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.872 ns                   ; 2.369 ns                 ;
; 1.499 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[7]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.502 ns                 ;
; 1.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.059 ns                   ; 1.559 ns                 ;
; 1.500 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.569 ns                 ;
; 1.501 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.868 ns                   ; 2.369 ns                 ;
; 1.501 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[10]                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.493 ns                 ;
; 1.503 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.568 ns                 ;
; 1.503 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.576 ns                 ;
; 1.504 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.577 ns                 ;
; 1.506 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.509 ns                 ;
; 1.507 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.550 ns                 ;
; 1.508 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.849 ns                   ; 2.357 ns                 ;
; 1.508 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.551 ns                 ;
; 1.509 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[5]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.511 ns                 ;
; 1.510 ns                                ; ad_count[0]                                                                                                                     ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.510 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.513 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.043 ns                   ; 1.554 ns                 ;
; 1.511 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.580 ns                 ;
; 1.512 ns                                ; temp_Rx_control_4[5]                                                                                                            ; Rx_control_4[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.513 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.065 ns                   ; 1.578 ns                 ;
; 1.514 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[1]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.518 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[2]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.519 ns                 ;
; 1.515 ns                                ; ad_count[11]                                                                                                                    ; ad_count[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.517 ns                 ;
; 1.515 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[5]                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.008 ns                  ; 1.507 ns                 ;
; 1.516 ns                                ; register[12]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.834 ns                   ; 2.350 ns                 ;
; 1.516 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.518 ns                 ;
; 1.517 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[2]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[0]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.521 ns                 ;
; 1.519 ns                                ; temp_Rx_control_0[7]                                                                                                            ; Rx_control_0[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.521 ns                 ;
; 1.521 ns                                ; temp_Rx_control_1[3]                                                                                                            ; Rx_control_1[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.521 ns                                ; temp_Rx_control_1[2]                                                                                                            ; Rx_control_1[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.521 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.069 ns                   ; 1.590 ns                 ;
; 1.521 ns                                ; temp_Rx_control_0[4]                                                                                                            ; Rx_control_0[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.524 ns                 ;
; 1.522 ns                                ; temp_Rx_control_3[1]                                                                                                            ; Rx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.522 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|rdptr_g[6]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_brp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.019 ns                  ; 1.503 ns                 ;
; 1.522 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.854 ns                   ; 2.376 ns                 ;
; 1.523 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.073 ns                   ; 1.596 ns                 ;
; 1.525 ns                                ; temp_Rx_control_0[6]                                                                                                            ; Rx_control_0[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.526 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.527 ns                                ; Tx_q[14]                                                                                                                        ; Tx_q[15]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.527 ns                                ; Tx_q[8]                                                                                                                         ; Tx_q[9]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.528 ns                                ; Tx_q[0]                                                                                                                         ; Tx_data[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; -0.003 ns                  ; 1.525 ns                 ;
; 1.528 ns                                ; TX_state[2]                                                                                                                     ; TX_state[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.529 ns                                ; Tx_q[11]                                                                                                                        ; Tx_q[12]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.529 ns                                ; temp_Rx_control_4[6]                                                                                                            ; Rx_control_4[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.531 ns                 ;
; 1.530 ns                                ; Tx_q[4]                                                                                                                         ; Tx_q[5]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.532 ns                 ;
; 1.532 ns                                ; temp_Rx_control_3[2]                                                                                                            ; Rx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.532 ns                                ; Tx_q[3]                                                                                                                         ; Tx_q[4]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.532 ns                                ; temp_Rx_control_0[1]                                                                                                            ; Rx_control_0[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.534 ns                 ;
; 1.533 ns                                ; Tx_q[1]                                                                                                                         ; Tx_q[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.535 ns                 ;
; 1.533 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.557 ns                 ;
; 1.534 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.558 ns                 ;
; 1.535 ns                                ; Tx_q[6]                                                                                                                         ; Tx_q[7]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.537 ns                 ;
; 1.536 ns                                ; Tx_q[13]                                                                                                                        ; Tx_q[14]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.538 ns                 ;
; 1.539 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.542 ns                 ;
; 1.541 ns                                ; temp_Rx_control_3[5]                                                                                                            ; Rx_control_3[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.543 ns                 ;
; 1.541 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.565 ns                 ;
; 1.542 ns                                ; Tx_q[9]                                                                                                                         ; Tx_data[9]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.544 ns                 ;
; 1.543 ns                                ; temp_Rx_control_1[0]                                                                                                            ; Rx_control_1[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.545 ns                 ;
; 1.545 ns                                ; temp_Rx_control_2[5]                                                                                                            ; Rx_control_2[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.545 ns                                ; Tx_q[15]                                                                                                                        ; Tx_data[15]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.547 ns                 ;
; 1.548 ns                                ; Tx_q[1]                                                                                                                         ; Tx_data[1]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.550 ns                 ;
; 1.549 ns                                ; Tx_q[2]                                                                                                                         ; Tx_data[2]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.549 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.880 ns                   ; 2.429 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.024 ns                   ; 1.573 ns                 ;
; 1.549 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.582 ns                 ;
; 1.551 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.554 ns                 ;
; 1.551 ns                                ; Tx_q[10]                                                                                                                        ; Tx_data[10]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.553 ns                 ;
; 1.552 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.555 ns                 ;
; 1.552 ns                                ; Tx_q[13]                                                                                                                        ; Tx_data[13]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.552 ns                                ; Tx_q[4]                                                                                                                         ; Tx_data[4]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.552 ns                                ; Tx_q[5]                                                                                                                         ; Tx_data[5]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.554 ns                 ;
; 1.553 ns                                ; Tx_q[11]                                                                                                                        ; Tx_data[11]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.553 ns                                ; temp_Rx_control_0[5]                                                                                                            ; Rx_control_0[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.555 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[3]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[0]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[4]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; CCstate.00                                                                                                                      ; CCcount[5]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; 1.554 ns                                ; temp_Rx_control_0[3]                                                                                                            ; Rx_control_0[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.556 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.759 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.000 ns                   ; 0.763 ns                 ;
; 0.763 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 1.171 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.180 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.206 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.212 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.215 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.247 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.377 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.379 ns                 ;
; 1.460 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.462 ns                 ;
; 1.556 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.558 ns                 ;
; 1.665 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.684 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.709 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.711 ns                 ;
; 1.710 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.712 ns                 ;
; 1.728 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.730 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.732 ns                 ;
; 1.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.753 ns                 ;
; 1.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.772 ns                 ;
; 1.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.798 ns                 ;
; 1.816 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.818 ns                 ;
; 1.817 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.850 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.852 ns                 ;
; 1.856 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.858 ns                 ;
; 1.882 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.884 ns                 ;
; 1.890 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.892 ns                 ;
; 1.976 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.978 ns                 ;
; 1.984 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.986 ns                 ;
; 2.004 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.006 ns                 ;
; 2.029 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.031 ns                 ;
; 2.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.050 ns                 ;
; 2.046 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.050 ns                 ;
; 2.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.064 ns                 ;
; 2.090 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.092 ns                 ;
; 2.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.094 ns                 ;
; 2.132 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.134 ns                 ;
; 2.167 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.164 ns                 ;
; 2.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.178 ns                 ;
; 2.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.180 ns                 ;
; 2.218 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.220 ns                 ;
; 2.264 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.266 ns                 ;
; 2.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.292 ns                 ;
; 2.304 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.306 ns                 ;
; 2.351 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.353 ns                 ;
; 2.444 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.448 ns                 ;
; 2.444 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.448 ns                 ;
; 2.445 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.442 ns                 ;
; 2.498 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.495 ns                 ;
; 2.509 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.506 ns                 ;
; 2.522 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.519 ns                 ;
; 2.523 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.525 ns                 ;
; 2.552 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.549 ns                 ;
; 2.562 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.566 ns                 ;
; 2.562 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.566 ns                 ;
; 2.616 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.620 ns                 ;
; 2.616 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.620 ns                 ;
; 2.633 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.630 ns                 ;
; 2.685 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.687 ns                 ;
; 2.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.745 ns                 ;
; 2.778 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.782 ns                 ;
; 2.778 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.782 ns                 ;
; 2.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.804 ns                 ;
; 2.800 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.804 ns                 ;
; 2.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.805 ns                 ;
; 2.801 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.805 ns                 ;
; 2.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.812 ns                 ;
; 2.824 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.826 ns                 ;
; 2.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.908 ns                 ;
; 2.979 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.983 ns                 ;
; 2.979 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 2.983 ns                 ;
; 2.988 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 2.985 ns                 ;
; 2.996 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.998 ns                 ;
; 3.003 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.000 ns                 ;
; 3.079 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.076 ns                 ;
; 3.090 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.087 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.100 ns                 ;
; 3.133 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.130 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.143 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.154 ns                 ;
; 3.158 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.160 ns                 ;
; 3.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.172 ns                 ;
; 3.168 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.004 ns                   ; 3.172 ns                 ;
; 3.170 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.167 ns                 ;
; 3.180 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.182 ns                 ;
; 3.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.197 ns                 ;
; 3.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.211 ns                 ;
; 3.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.234 ns                 ;
; 3.245 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.242 ns                 ;
; 3.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.278 ns                 ;
; 3.299 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.296 ns                 ;
; 3.324 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.321 ns                 ;
; 3.329 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.326 ns                 ;
; 3.408 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.405 ns                 ;
; 3.497 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.494 ns                 ;
; 3.569 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.566 ns                 ;
; 3.578 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.575 ns                 ;
; 3.584 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.581 ns                 ;
; 3.636 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.633 ns                 ;
; 3.639 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.636 ns                 ;
; 3.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.637 ns                 ;
; 3.651 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.648 ns                 ;
; 3.654 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.651 ns                 ;
; 3.678 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.675 ns                 ;
; 3.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.835 ns                 ;
; 3.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.003 ns                  ; 3.849 ns                 ;
; 4.073 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.075 ns                   ; 4.148 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 4.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 4.639 ns                 ;
; 5.224 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.150 ns                 ;
; 5.230 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.156 ns                 ;
; 5.231 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.157 ns                 ;
; 5.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.159 ns                 ;
; 5.236 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.162 ns                 ;
; 5.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.163 ns                 ;
; 5.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.163 ns                 ;
; 5.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.163 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.388 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.640 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.566 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.777 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.703 ns                 ;
; 5.785 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.076 ns                  ; 5.709 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.829 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.755 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 5.949 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 5.875 ns                 ;
; 6.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.069 ns                  ; 6.017 ns                 ;
; 6.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.069 ns                  ; 6.017 ns                 ;
; 6.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.069 ns                  ; 6.017 ns                 ;
; 6.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.069 ns                  ; 6.017 ns                 ;
; 6.086 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.069 ns                  ; 6.017 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.111 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.074 ns                  ; 6.037 ns                 ;
; 6.116 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.076 ns                  ; 6.040 ns                 ;
; 6.127 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.076 ns                  ; 6.051 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.215 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.313 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.828 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.828 ns                 ;
; 2.932 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 2.931 ns                 ;
; 2.932 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 2.931 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.235 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.237 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.750 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.750 ns                 ;
; 3.854 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 3.853 ns                 ;
; 3.854 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.001 ns                  ; 3.853 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[1]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[2]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[3]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[7]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[4]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[5]                                              ; IFCLK      ;
; N/A   ; None         ; 9.158 ns   ; FLAGA      ; RX_wait[6]                                              ; IFCLK      ;
; N/A   ; None         ; 8.170 ns   ; FLAGA      ; RX_wait[0]                                              ; IFCLK      ;
; N/A   ; None         ; 7.506 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[2]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[3]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[4]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[5]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[7]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[6]                                              ; IFCLK      ;
; N/A   ; None         ; 6.773 ns   ; FLAGC      ; TX_wait[1]                                              ; IFCLK      ;
; N/A   ; None         ; 6.653 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 6.597 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 6.516 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 6.289 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 6.241 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 6.221 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.135 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 6.045 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.835 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 5.831 ns   ; FLAGC      ; TX_wait[0]                                              ; IFCLK      ;
; N/A   ; None         ; 5.814 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 5.702 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 5.668 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 5.305 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.286 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 5.238 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 5.175 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.166 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.156 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 4.965 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 4.929 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.917 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 4.916 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 4.901 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 4.888 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 4.879 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.856 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 4.848 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 4.846 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 4.816 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 4.771 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.735 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 4.734 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 4.715 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.704 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 4.699 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 4.647 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 4.433 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 1.605 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 1.022 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 0.514 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; -0.069 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 14.990 ns  ; PTT_out                                                                                                                        ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.644 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.514 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 14.407 ns  ; PTT_out                                                                                                                        ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.321 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.123 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; CLK_12MHZ  ;
; N/A   ; None         ; 14.061 ns  ; DFS1~reg0                                                                                                                      ; DEBUG_LED1  ; PCLK_12MHZ ;
; N/A   ; None         ; 14.060 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.942 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 13.931 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 13.738 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 13.540 ns  ; DFS0~reg0                                                                                                                      ; DEBUG_LED0  ; PCLK_12MHZ ;
; N/A   ; None         ; 13.477 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 13.399 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 13.359 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 12.958 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 12.816 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 12.565 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.519 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 12.497 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.482 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.464 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 12.451 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.375 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 12.204 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.138 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.134 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.112 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.109 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.097 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.087 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.020 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 11.876 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 11.657 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.355 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_euf1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.759 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.759 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.759 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.757 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 8.739 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.559 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.444 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.278 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 8.156 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.156 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.156 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.151 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.147 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.147 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.139 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 8.129 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 8.098 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 8.098 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.094 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.091 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 8.084 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.083 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 8.074 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.065 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 8.063 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.043 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.706 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.704 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.703 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 7.700 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 7.697 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 7.697 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 7.695 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 7.690 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 7.683 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 7.682 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 7.682 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.329 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 6.751 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 12.685 ns       ; A2         ; CLK_MCLK  ;
; N/A   ; None              ; 8.154 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 7.571 ns        ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 6.780 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 0.335 ns  ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.010 ns ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; -0.248 ns ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; -0.593 ns ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; -4.167 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.381 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -4.433 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -4.438 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -4.449 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.468 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -4.469 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -4.505 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.550 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -4.580 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -4.582 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -4.590 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -4.613 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.622 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.635 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -4.650 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -4.651 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -4.663 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.699 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -4.890 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -4.900 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -4.909 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -4.972 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.020 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -5.039 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.402 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.436 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -5.548 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -5.565 ns ; FLAGC      ; TX_wait[0]                                              ; IFCLK      ;
; N/A           ; None        ; -5.569 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -5.779 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -5.869 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -5.955 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -5.975 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -6.023 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -6.250 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -6.331 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -6.387 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[2]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[3]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[4]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[5]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[7]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[6]                                              ; IFCLK      ;
; N/A           ; None        ; -6.507 ns ; FLAGC      ; TX_wait[1]                                              ; IFCLK      ;
; N/A           ; None        ; -7.240 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -7.904 ns ; FLAGA      ; RX_wait[0]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[1]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[2]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[3]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[7]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[4]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[5]                                              ; IFCLK      ;
; N/A           ; None        ; -8.892 ns ; FLAGA      ; RX_wait[6]                                              ; IFCLK      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_euf1 ; Node named delayed_wrptr_g removed during synthesis  ;
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_ffi1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ffi1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Aug 18 14:35:48 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "BCLK~31" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 9.643 ns for clock "IFCLK" between source register "Rx_register[3]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest register to memory requirement is 12.327 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.260 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 5.063 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.425 ns) + CELL(0.970 ns) = 2.525 ns; Loc. = LCFF_X1_Y9_N5; Fanout = 4; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.826 ns) + CELL(0.000 ns) = 3.351 ns; Loc. = CLKCTRL_G3; Fanout = 306; COMB Node = 'SLRD~reg0clkctrl'
                Info: 4: + IC(0.854 ns) + CELL(0.858 ns) = 5.063 ns; Loc. = M4K_X11_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 58.42 % )
                Info: Total interconnect delay = 2.105 ns ( 41.58 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X3_Y9_N11; Fanout = 1; REG Node = 'Rx_register[3]'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N11; Fanout = 1; REG Node = 'Rx_register[3]'
        Info: 2: + IC(2.554 ns) + CELL(0.130 ns) = 2.684 ns; Loc. = M4K_X11_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 4.84 % )
        Info: Total interconnect delay = 2.554 ns ( 95.16 % )
Info: Slack time is 31.757 ns for clock "CLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]" and destination register "sync_count[0]"
    Info: Fmax is 55.97 MHz (period= 17.866 ns)
    Info: + Largest memory to register requirement is 40.367 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.103 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 7.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(3.041 ns) + CELL(0.000 ns) = 5.787 ns; Loc. = CLKCTRL_G7; Fanout = 489; COMB Node = 'CLK_MCLK~0clkctrl'
                Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 7.346 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 3; REG Node = 'sync_count[0]'
                Info: Total cell delay = 2.017 ns ( 27.46 % )
                Info: Total interconnect delay = 5.329 ns ( 72.54 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source memory is 7.449 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(3.041 ns) + CELL(0.000 ns) = 5.787 ns; Loc. = CLKCTRL_G7; Fanout = 489; COMB Node = 'CLK_MCLK~0clkctrl'
                Info: 4: + IC(0.847 ns) + CELL(0.815 ns) = 7.449 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
                Info: Total cell delay = 2.166 ns ( 29.08 % )
                Info: Total interconnect delay = 5.283 ns ( 70.92 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
        Info: 2: + IC(1.937 ns) + CELL(0.505 ns) = 2.551 ns; Loc. = LCCOMB_X12_Y13_N6; Fanout = 1; COMB Node = 'Equal4~133'
        Info: 3: + IC(1.038 ns) + CELL(0.370 ns) = 3.959 ns; Loc. = LCCOMB_X12_Y11_N4; Fanout = 8; COMB Node = 'Equal4~134'
        Info: 4: + IC(0.385 ns) + CELL(0.370 ns) = 4.714 ns; Loc. = LCCOMB_X12_Y11_N24; Fanout = 2; COMB Node = 'Equal4~137'
        Info: 5: + IC(0.403 ns) + CELL(0.651 ns) = 5.768 ns; Loc. = LCCOMB_X12_Y11_N20; Fanout = 3; COMB Node = 'state_PWM~116'
        Info: 6: + IC(0.692 ns) + CELL(0.319 ns) = 6.779 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 8; COMB Node = 'Selector43~376'
        Info: 7: + IC(1.073 ns) + CELL(0.650 ns) = 8.502 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'Selector47~365'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.610 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 3; REG Node = 'sync_count[0]'
        Info: Total cell delay = 3.082 ns ( 35.80 % )
        Info: Total interconnect delay = 5.528 ns ( 64.20 % )
Info: Slack time is 31.067 ns for clock "PCLK_12MHZ" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]" and destination register "sync_count[0]"
    Info: Fmax is 55.97 MHz (period= 17.866 ns)
    Info: + Largest memory to register requirement is 39.677 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.103 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 6.763 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.962 ns) + CELL(0.206 ns) = 2.163 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(3.041 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G7; Fanout = 489; COMB Node = 'CLK_MCLK~0clkctrl'
                Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 6.763 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 3; REG Node = 'sync_count[0]'
                Info: Total cell delay = 1.867 ns ( 27.61 % )
                Info: Total interconnect delay = 4.896 ns ( 72.39 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source memory is 6.866 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.962 ns) + CELL(0.206 ns) = 2.163 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(3.041 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G7; Fanout = 489; COMB Node = 'CLK_MCLK~0clkctrl'
                Info: 4: + IC(0.847 ns) + CELL(0.815 ns) = 6.866 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
                Info: Total cell delay = 2.016 ns ( 29.36 % )
                Info: Total interconnect delay = 4.850 ns ( 70.64 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y5; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ffi1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
        Info: 2: + IC(1.937 ns) + CELL(0.505 ns) = 2.551 ns; Loc. = LCCOMB_X12_Y13_N6; Fanout = 1; COMB Node = 'Equal4~133'
        Info: 3: + IC(1.038 ns) + CELL(0.370 ns) = 3.959 ns; Loc. = LCCOMB_X12_Y11_N4; Fanout = 8; COMB Node = 'Equal4~134'
        Info: 4: + IC(0.385 ns) + CELL(0.370 ns) = 4.714 ns; Loc. = LCCOMB_X12_Y11_N24; Fanout = 2; COMB Node = 'Equal4~137'
        Info: 5: + IC(0.403 ns) + CELL(0.651 ns) = 5.768 ns; Loc. = LCCOMB_X12_Y11_N20; Fanout = 3; COMB Node = 'state_PWM~116'
        Info: 6: + IC(0.692 ns) + CELL(0.319 ns) = 6.779 ns; Loc. = LCCOMB_X13_Y11_N26; Fanout = 8; COMB Node = 'Selector43~376'
        Info: 7: + IC(1.073 ns) + CELL(0.650 ns) = 8.502 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'Selector47~365'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.610 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 3; REG Node = 'sync_count[0]'
        Info: Total cell delay = 3.082 ns ( 35.80 % )
        Info: Total interconnect delay = 5.528 ns ( 64.20 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 13.289 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]"
    Info: Fmax is 132.56 MHz (period= 7.544 ns)
    Info: + Largest register to register requirement is 20.498 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.071 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 4.244 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.583 ns) + CELL(0.666 ns) = 4.244 ns; Loc. = LCFF_X22_Y1_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
                Info: Total cell delay = 1.661 ns ( 39.14 % )
                Info: Total interconnect delay = 2.583 ns ( 60.86 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.654 ns) + CELL(0.666 ns) = 4.315 ns; Loc. = LCFF_X1_Y14_N15; Fanout = 7; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3]'
                Info: Total cell delay = 1.661 ns ( 38.49 % )
                Info: Total interconnect delay = 2.654 ns ( 61.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N15; Fanout = 7; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3]'
        Info: 2: + IC(0.489 ns) + CELL(0.616 ns) = 1.105 ns; Loc. = LCCOMB_X1_Y14_N0; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|always2~52'
        Info: 3: + IC(0.371 ns) + CELL(0.577 ns) = 2.053 ns; Loc. = LCCOMB_X1_Y14_N26; Fanout = 7; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]~787'
        Info: 4: + IC(4.301 ns) + CELL(0.855 ns) = 7.209 ns; Loc. = LCFF_X22_Y1_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]'
        Info: Total cell delay = 2.048 ns ( 28.41 % )
        Info: Total interconnect delay = 5.161 ns ( 71.59 % )
Info: Slack time is 16.713 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 242.72 MHz (period= 4.12 ns)
    Info: + Largest register to register requirement is 20.566 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.003 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X21_Y1_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.06 % )
                Info: Total interconnect delay = 1.058 ns ( 36.94 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.778 ns) + CELL(0.537 ns) = 1.315 ns; Loc. = LCCOMB_X23_Y1_N20; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.060 ns; Loc. = LCCOMB_X23_Y1_N14; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.938 ns) + CELL(0.855 ns) = 3.853 ns; Loc. = LCFF_X21_Y1_N15; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.762 ns ( 45.73 % )
        Info: Total interconnect delay = 2.091 ns ( 54.27 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "FIFO_ADR[1]~reg0" and destination register "FIFO_ADR[1]~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y9_N10; Fanout = 1; COMB Node = 'FIFO_ADR[1]~854'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.803 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X1_Y9_N11; Fanout = 3; REG Node = 'FIFO_ADR[1]~reg0'
                Info: Total cell delay = 1.796 ns ( 64.07 % )
                Info: Total interconnect delay = 1.007 ns ( 35.93 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCcount[6]" and destination register "CCcount[6]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 1; COMB Node = 'Add9~780'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.986 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(2.404 ns) + CELL(0.000 ns) = 6.462 ns; Loc. = CLKCTRL_G6; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.858 ns) + CELL(0.666 ns) = 7.986 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.987 ns ( 37.40 % )
                Info: Total interconnect delay = 4.999 ns ( 62.60 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.986 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(2.404 ns) + CELL(0.000 ns) = 6.462 ns; Loc. = CLKCTRL_G6; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.858 ns) + CELL(0.666 ns) = 7.986 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.987 ns ( 37.40 % )
                Info: Total interconnect delay = 4.999 ns ( 62.60 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "PCLK_12MHZ" between source register "CCcount[6]" and destination register "CCcount[6]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y10_N4; Fanout = 1; COMB Node = 'Add9~780'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 7.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.962 ns) + CELL(0.206 ns) = 2.163 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(2.404 ns) + CELL(0.000 ns) = 5.879 ns; Loc. = CLKCTRL_G6; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.858 ns) + CELL(0.666 ns) = 7.403 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.837 ns ( 38.32 % )
                Info: Total interconnect delay = 4.566 ns ( 61.68 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 7.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 1; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.962 ns) + CELL(0.206 ns) = 2.163 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
                Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(2.404 ns) + CELL(0.000 ns) = 5.879 ns; Loc. = CLKCTRL_G6; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.858 ns) + CELL(0.666 ns) = 7.403 ns; Loc. = LCFF_X19_Y10_N5; Fanout = 3; REG Node = 'CCcount[6]'
                Info: Total cell delay = 2.837 ns ( 38.32 % )
                Info: Total interconnect delay = 4.566 ns ( 61.68 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y1_N6; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.239 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.578 ns) + CELL(0.666 ns) = 4.239 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.18 % )
                Info: Total interconnect delay = 2.578 ns ( 60.82 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.239 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.578 ns) + CELL(0.666 ns) = 4.239 ns; Loc. = LCFF_X21_Y1_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 39.18 % )
                Info: Total interconnect delay = 2.578 ns ( 60.82 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.215 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.217 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.757 ns) + CELL(0.460 ns) = 1.217 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 37.80 % )
        Info: Total interconnect delay = 0.757 ns ( 62.20 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X23_Y1_N21; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.867 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X23_Y1_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.99 % )
                Info: Total interconnect delay = 1.061 ns ( 37.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "RX_wait[1]" (data pin = "FLAGA", clock pin = "IFCLK") is 9.158 ns
    Info: + Longest pin to register delay is 12.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 4; PIN Node = 'FLAGA'
        Info: 2: + IC(6.280 ns) + CELL(0.370 ns) = 7.634 ns; Loc. = LCCOMB_X2_Y9_N16; Fanout = 1; COMB Node = 'RX_wait[0]~841_RESYN487_BDD488'
        Info: 3: + IC(0.380 ns) + CELL(0.370 ns) = 8.384 ns; Loc. = LCCOMB_X2_Y9_N26; Fanout = 8; COMB Node = 'RX_wait[0]~841'
        Info: 4: + IC(2.762 ns) + CELL(0.855 ns) = 12.001 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 3; REG Node = 'RX_wait[1]'
        Info: Total cell delay = 2.579 ns ( 21.49 % )
        Info: Total interconnect delay = 9.422 ns ( 78.51 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X23_Y9_N13; Fanout = 3; REG Node = 'RX_wait[1]'
        Info: Total cell delay = 1.796 ns ( 64.07 % )
        Info: Total interconnect delay = 1.007 ns ( 35.93 % )
Info: tco from clock "CLK_12MHZ" to destination pin "DEBUG_LED3" through register "PTT_out" is 14.990 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to source register is 7.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
        Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X33_Y13_N27; Fanout = 28; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
        Info: 4: + IC(2.283 ns) + CELL(0.000 ns) = 6.341 ns; Loc. = CLKCTRL_G4; Fanout = 35; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]~clkctrl'
        Info: 5: + IC(0.892 ns) + CELL(0.666 ns) = 7.899 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 2; REG Node = 'PTT_out'
        Info: Total cell delay = 2.987 ns ( 37.81 % )
        Info: Total interconnect delay = 4.912 ns ( 62.19 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N17; Fanout = 2; REG Node = 'PTT_out'
        Info: 2: + IC(3.671 ns) + CELL(3.116 ns) = 6.787 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 3.116 ns ( 45.91 % )
        Info: Total interconnect delay = 3.671 ns ( 54.09 % )
Info: Longest tpd from source pin "A2" to destination pin "CLK_MCLK" is 12.685 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_147; Fanout = 1; PIN Node = 'A2'
    Info: 2: + IC(5.683 ns) + CELL(0.589 ns) = 7.277 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
    Info: 3: + IC(2.152 ns) + CELL(3.256 ns) = 12.685 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'CLK_MCLK'
    Info: Total cell delay = 4.850 ns ( 38.23 % )
    Info: Total interconnect delay = 7.835 ns ( 61.77 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_12MHZ") is 0.335 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 7.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.395 ns) + CELL(0.366 ns) = 2.746 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 7; COMB Node = 'CLK_MCLK~0'
        Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.058 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 4: + IC(2.404 ns) + CELL(0.000 ns) = 6.462 ns; Loc. = CLKCTRL_G6; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 5: + IC(0.871 ns) + CELL(0.666 ns) = 7.999 ns; Loc. = LCFF_X25_Y10_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.987 ns ( 37.34 % )
        Info: Total interconnect delay = 5.012 ns ( 62.66 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.672 ns) + CELL(0.206 ns) = 7.862 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.970 ns; Loc. = LCFF_X25_Y10_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.298 ns ( 16.29 % )
        Info: Total interconnect delay = 6.672 ns ( 83.71 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 119 megabytes of memory during processing
    Info: Processing ended: Sat Aug 18 14:35:52 2007
    Info: Elapsed time: 00:00:04


