library verilog;
use verilog.vl_types.all;
entity letter_disp is
    port(
        clk             : in     vl_logic;
        x_pos           : in     vl_logic_vector(9 downto 0);
        y_pos           : in     vl_logic_vector(9 downto 0);
        x0              : in     vl_logic_vector(9 downto 0);
        y0              : in     vl_logic_vector(9 downto 0);
        pixel           : out    vl_logic;
        stage           : in     vl_logic_vector(1 downto 0);
        win             : in     vl_logic;
        lose            : in     vl_logic
    );
end letter_disp;
