#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 20:26:20 2020
# Process ID: 7596
# Current directory: Z:/Desktop/EECE2323/lab4proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7048 Z:\Desktop\EECE2323\lab4proj\lab4proj.xpr
# Log file: Z:/Desktop/EECE2323/lab4proj/vivado.log
# Journal file: Z:/Desktop/EECE2323/lab4proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/Desktop/EECE2323/lab4proj/lab4proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 735.848 ; gain = 139.512
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_tb_behav xil_defaultlib.alu_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'input1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'WriteData' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:28]
ERROR: [VRFC 10-3180] cannot find port 'WriteAddr' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:26]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:25]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:24]
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:42]
ERROR: [VRFC 10-3180] cannot find port 'ALUop' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:41]
ERROR: [VRFC 10-3180] cannot find port 'input_2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:40]
ERROR: [VRFC 10-3180] cannot find port 'input_1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 758.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_tb_behav xil_defaultlib.alu_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'input1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'WriteData' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:28]
ERROR: [VRFC 10-3180] cannot find port 'WriteAddr' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:26]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:25]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_tb_behav xil_defaultlib.alu_reg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'input2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'input1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:35]
ERROR: [VRFC 10-3180] cannot find port 'ALUOp' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:32]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:31]
ERROR: [VRFC 10-3180] cannot find port 'ALUSrc1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:30]
ERROR: [VRFC 10-3180] cannot find port 'WriteData' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:28]
ERROR: [VRFC 10-3180] cannot find port 'WriteAddr' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:27]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr2' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:26]
ERROR: [VRFC 10-3180] cannot find port 'ReadAddr1' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:25]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg_file_tb
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:60]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:61]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:62]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:63]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:64]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:67]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:68]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:69]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:70]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:71]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:72]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:75]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:76]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:77]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:78]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:79]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:80]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:84]
ERROR: [VRFC 10-2989] 'RegWrite' is not declared [Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v:85]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_reg_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b540d8c670804c49afbce666e77b5c85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_reg_file_tb_behav xil_defaultlib.alu_reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.eightbit_alu
Compiling module xil_defaultlib.alu_regfile
Compiling module xil_defaultlib.alu_reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_reg_file_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim/xsim.dir/alu_reg_file_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 64.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  2 20:51:52 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 787.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/Desktop/EECE2323/lab4proj/lab4proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_reg_file_tb_behav -key {Behavioral:sim_1:Functional:alu_reg_file_tb} -tclbatch {alu_reg_file_tb.tcl} -view {Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg
source alu_reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 290 ns : File "Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v" Line 106
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 802.809 ; gain = 15.355
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1

reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 802.809 ; gain = 0.000
file mkdir Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1
file mkdir Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new
close [ open Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc w ]
add_files -fileset constrs_1 Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/constrs_1/new/eightbit_alu_regfile.xdc
close [ open Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v w ]
add_files Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/new/alu_regfile_vio_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip
create_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 949.430 ; gain = 0.000
set_property -dict [list CONFIG.C_PROBE_OUT8_WIDTH {8} CONFIG.C_PROBE_OUT7_WIDTH {2} CONFIG.C_PROBE_OUT6_WIDTH {2} CONFIG.C_PROBE_OUT5_WIDTH {2} CONFIG.C_PROBE_OUT1_WIDTH {3} CONFIG.C_PROBE_OUT0_WIDTH {8} CONFIG.C_PROBE_IN6_WIDTH {8} CONFIG.C_PROBE_IN5_WIDTH {8} CONFIG.C_PROBE_IN4_WIDTH {9} CONFIG.C_PROBE_IN3_WIDTH {9} CONFIG.C_PROBE_IN0_WIDTH {8} CONFIG.C_NUM_PROBE_OUT {9} CONFIG.C_NUM_PROBE_IN {7}] [get_ips vio_0]
generate_target {instantiation_template} [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 949.430 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs -jobs 2 vio_0_synth_1
[Mon Nov  2 21:50:07 2020] Launched vio_0_synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/vio_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 949.430 ; gain = 0.000
export_simulation -of_objects [get_files z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sources_1/ip/vio_0/vio_0.xci] -directory Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files/sim_scripts -ip_user_files_dir Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files -ipstatic_source_dir Z:/Desktop/EECE2323/lab4proj/lab4proj.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/modelsim} {questa=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/questa} {riviera=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/riviera} {activehdl=Z:/Desktop/EECE2323/lab4proj/lab4proj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg}
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov  2 21:51:27 2020] Launched vio_0_synth_1, synth_1...
Run output will be captured here:
vio_0_synth_1: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/vio_0_synth_1/runme.log
synth_1: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
[Mon Nov  2 21:51:28 2020] Launched impl_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/runme.log
set_property is_enabled false [get_files  Z:/Desktop/EECE2323/lab4proj/lab4proj.srcs/sim_1/new/alu_reg_file_tb.v]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov  2 21:53:34 2020] Launched synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
[Mon Nov  2 21:53:34 2020] Launched impl_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/runme.log
save_wave_config {Z:/Desktop/EECE2323/lab4proj/reg_file_tb_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov  2 21:56:19 2020] Launched synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
[Mon Nov  2 21:56:19 2020] Launched impl_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Nov  2 22:00:20 2020] Launched synth_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/synth_1/runme.log
[Mon Nov  2 22:00:20 2020] Launched impl_1...
Run output will be captured here: Z:/Desktop/EECE2323/lab4proj/lab4proj.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.613 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 22:01:17 2020...
