<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PeepholeOptimizer.cpp source code [llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='PeepholeOptimizer.cpp.html'>PeepholeOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- PeepholeOptimizer.cpp - Peephole Optimizations ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Perform peephole optimizations on the machine code:</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// - Optimize Extensions</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//     Optimization of sign / zero extension instructions. It may be extended to</i></td></tr>
<tr><th id="14">14</th><td><i>//     handle other instructions with similar properties.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//     On some targets, some instructions, e.g. X86 sign / zero extension, may</i></td></tr>
<tr><th id="17">17</th><td><i>//     leave the source value in the lower part of the result. This optimization</i></td></tr>
<tr><th id="18">18</th><td><i>//     will replace some uses of the pre-extension value with uses of the</i></td></tr>
<tr><th id="19">19</th><td><i>//     sub-register of the results.</i></td></tr>
<tr><th id="20">20</th><td><i>//</i></td></tr>
<tr><th id="21">21</th><td><i>// - Optimize Comparisons</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>//     Optimization of comparison instructions. For instance, in this code:</i></td></tr>
<tr><th id="24">24</th><td><i>//</i></td></tr>
<tr><th id="25">25</th><td><i>//       sub r1, 1</i></td></tr>
<tr><th id="26">26</th><td><i>//       cmp r1, 0</i></td></tr>
<tr><th id="27">27</th><td><i>//       bz  L1</i></td></tr>
<tr><th id="28">28</th><td><i>//</i></td></tr>
<tr><th id="29">29</th><td><i>//     If the "sub" instruction all ready sets (or could be modified to set) the</i></td></tr>
<tr><th id="30">30</th><td><i>//     same flag that the "cmp" instruction sets and that "bz" uses, then we can</i></td></tr>
<tr><th id="31">31</th><td><i>//     eliminate the "cmp" instruction.</i></td></tr>
<tr><th id="32">32</th><td><i>//</i></td></tr>
<tr><th id="33">33</th><td><i>//     Another instance, in this code:</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>//       sub r1, r3 | sub r1, imm</i></td></tr>
<tr><th id="36">36</th><td><i>//       cmp r3, r1 or cmp r1, r3 | cmp r1, imm</i></td></tr>
<tr><th id="37">37</th><td><i>//       bge L1</i></td></tr>
<tr><th id="38">38</th><td><i>//</i></td></tr>
<tr><th id="39">39</th><td><i>//     If the branch instruction can use flag from "sub", then we can replace</i></td></tr>
<tr><th id="40">40</th><td><i>//     "sub" with "subs" and eliminate the "cmp" instruction.</i></td></tr>
<tr><th id="41">41</th><td><i>//</i></td></tr>
<tr><th id="42">42</th><td><i>// - Optimize Loads:</i></td></tr>
<tr><th id="43">43</th><td><i>//</i></td></tr>
<tr><th id="44">44</th><td><i>//     Loads that can be folded into a later instruction. A load is foldable</i></td></tr>
<tr><th id="45">45</th><td><i>//     if it loads to virtual registers and the virtual register defined has</i></td></tr>
<tr><th id="46">46</th><td><i>//     a single use.</i></td></tr>
<tr><th id="47">47</th><td><i>//</i></td></tr>
<tr><th id="48">48</th><td><i>// - Optimize Copies and Bitcast (more generally, target specific copies):</i></td></tr>
<tr><th id="49">49</th><td><i>//</i></td></tr>
<tr><th id="50">50</th><td><i>//     Rewrite copies and bitcasts to avoid cross register bank copies</i></td></tr>
<tr><th id="51">51</th><td><i>//     when possible.</i></td></tr>
<tr><th id="52">52</th><td><i>//     E.g., Consider the following example, where capital and lower</i></td></tr>
<tr><th id="53">53</th><td><i>//     letters denote different register file:</i></td></tr>
<tr><th id="54">54</th><td><i>//     b = copy A &lt;-- cross-bank copy</i></td></tr>
<tr><th id="55">55</th><td><i>//     C = copy b &lt;-- cross-bank copy</i></td></tr>
<tr><th id="56">56</th><td><i>//   =&gt;</i></td></tr>
<tr><th id="57">57</th><td><i>//     b = copy A &lt;-- cross-bank copy</i></td></tr>
<tr><th id="58">58</th><td><i>//     C = copy A &lt;-- same-bank copy</i></td></tr>
<tr><th id="59">59</th><td><i>//</i></td></tr>
<tr><th id="60">60</th><td><i>//     E.g., for bitcast:</i></td></tr>
<tr><th id="61">61</th><td><i>//     b = bitcast A &lt;-- cross-bank copy</i></td></tr>
<tr><th id="62">62</th><td><i>//     C = bitcast b &lt;-- cross-bank copy</i></td></tr>
<tr><th id="63">63</th><td><i>//   =&gt;</i></td></tr>
<tr><th id="64">64</th><td><i>//     b = bitcast A &lt;-- cross-bank copy</i></td></tr>
<tr><th id="65">65</th><td><i>//     C = copy A    &lt;-- same-bank copy</i></td></tr>
<tr><th id="66">66</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="83">83</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="84">84</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="85">85</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="86">86</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="87">87</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="88">88</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="89">89</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="90">90</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="91">91</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="92">92</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="93">93</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="94">94</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="95">95</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="96">96</th><td><u>#include <a href="../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="97">97</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="100">100</th><td><b>using</b> <dfn class="typedef" id="RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair" title='llvm::TargetInstrInfo::RegSubRegPair' data-ref="llvm::TargetInstrInfo::RegSubRegPair">RegSubRegPair</a>;</td></tr>
<tr><th id="101">101</th><td><b>using</b> <dfn class="typedef" id="RegSubRegPairAndIdx" title='RegSubRegPairAndIdx' data-type='TargetInstrInfo::RegSubRegPairAndIdx' data-ref="RegSubRegPairAndIdx">RegSubRegPairAndIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"peephole-opt"</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i  data-doc="Aggressive">// Optimize Extensions</i></td></tr>
<tr><th id="106">106</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="107">107</th><td><dfn class="tu decl def" id="Aggressive" title='Aggressive' data-type='cl::opt&lt;bool&gt;' data-ref="Aggressive">Aggressive</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aggressive-ext-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="108">108</th><td>           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Aggressive extension optimization"</q>));</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="111">111</th><td><dfn class="tu decl def" id="DisablePeephole" title='DisablePeephole' data-type='cl::opt&lt;bool&gt;' data-ref="DisablePeephole">DisablePeephole</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-peephole"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="112">112</th><td>                <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable the peephole optimizer"</q>));</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i class="doc" data-doc="DisableAdvCopyOpt">/// Specifiy whether or not the value tracking looks through</i></td></tr>
<tr><th id="115">115</th><td><i class="doc" data-doc="DisableAdvCopyOpt">/// complex instructions. When this is true, the value tracker</i></td></tr>
<tr><th id="116">116</th><td><i class="doc" data-doc="DisableAdvCopyOpt">/// bails on everything that is not a copy or a bitcast.</i></td></tr>
<tr><th id="117">117</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="118">118</th><td><dfn class="tu decl def" id="DisableAdvCopyOpt" title='DisableAdvCopyOpt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableAdvCopyOpt">DisableAdvCopyOpt</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-adv-copy-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="119">119</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable advanced copy optimization"</q>));</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableNAPhysCopyOpt" title='DisableNAPhysCopyOpt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableNAPhysCopyOpt">DisableNAPhysCopyOpt</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="122">122</th><td>    <q>"disable-non-allocatable-phys-copy-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="123">123</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable non-allocatable physical register copy optimization"</q>));</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i  data-doc="RewritePHILimit">// Limit the number of PHI instructions to process</i></td></tr>
<tr><th id="126">126</th><td><i  data-doc="RewritePHILimit">// in PeepholeOptimizer::getNextSource.</i></td></tr>
<tr><th id="127">127</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="RewritePHILimit" title='RewritePHILimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="RewritePHILimit">RewritePHILimit</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="128">128</th><td>    <q>"rewrite-phi-limit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>10</var>),</td></tr>
<tr><th id="129">129</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Limit the length of PHI chains to lookup"</q>));</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i  data-doc="MaxRecurrenceChain">// Limit the length of recurrence chain when evaluating the benefit of</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="MaxRecurrenceChain">// commuting operands.</i></td></tr>
<tr><th id="133">133</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxRecurrenceChain" title='MaxRecurrenceChain' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxRecurrenceChain">MaxRecurrenceChain</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="134">134</th><td>    <q>"recurrence-chain-limit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>3</var>),</td></tr>
<tr><th id="135">135</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum length of recurrence chain when evaluating the benefit "</q></td></tr>
<tr><th id="136">136</th><td>             <q>"of commuting operands"</q>));</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumReuse = {&quot;peephole-opt&quot;, &quot;NumReuse&quot;, &quot;Number of extension results reused&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReuse" title='NumReuse' data-ref="NumReuse">NumReuse</dfn>, <q>"Number of extension results reused"</q>);</td></tr>
<tr><th id="140">140</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCmps = {&quot;peephole-opt&quot;, &quot;NumCmps&quot;, &quot;Number of compares eliminated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCmps" title='NumCmps' data-ref="NumCmps">NumCmps</dfn>, <q>"Number of compares eliminated"</q>);</td></tr>
<tr><th id="141">141</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumImmFold = {&quot;peephole-opt&quot;, &quot;NumImmFold&quot;, &quot;Number of move immediate folded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumImmFold" title='NumImmFold' data-ref="NumImmFold">NumImmFold</dfn>, <q>"Number of move immediate folded"</q>);</td></tr>
<tr><th id="142">142</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLoadFold = {&quot;peephole-opt&quot;, &quot;NumLoadFold&quot;, &quot;Number of loads folded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLoadFold" title='NumLoadFold' data-ref="NumLoadFold">NumLoadFold</dfn>, <q>"Number of loads folded"</q>);</td></tr>
<tr><th id="143">143</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSelects = {&quot;peephole-opt&quot;, &quot;NumSelects&quot;, &quot;Number of selects optimized&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSelects" title='NumSelects' data-ref="NumSelects">NumSelects</dfn>, <q>"Number of selects optimized"</q>);</td></tr>
<tr><th id="144">144</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUncoalescableCopies = {&quot;peephole-opt&quot;, &quot;NumUncoalescableCopies&quot;, &quot;Number of uncoalescable copies optimized&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUncoalescableCopies" title='NumUncoalescableCopies' data-ref="NumUncoalescableCopies">NumUncoalescableCopies</dfn>, <q>"Number of uncoalescable copies optimized"</q>);</td></tr>
<tr><th id="145">145</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumRewrittenCopies = {&quot;peephole-opt&quot;, &quot;NumRewrittenCopies&quot;, &quot;Number of copies rewritten&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRewrittenCopies" title='NumRewrittenCopies' data-ref="NumRewrittenCopies">NumRewrittenCopies</dfn>, <q>"Number of copies rewritten"</q>);</td></tr>
<tr><th id="146">146</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNAPhysCopies = {&quot;peephole-opt&quot;, &quot;NumNAPhysCopies&quot;, &quot;Number of non-allocatable physical copies removed&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNAPhysCopies" title='NumNAPhysCopies' data-ref="NumNAPhysCopies">NumNAPhysCopies</dfn>, <q>"Number of non-allocatable physical copies removed"</q>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>namespace</b> {</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <b>class</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a>;</td></tr>
<tr><th id="151">151</th><td>  <b>class</b> <a class="tu type" href="#(anonymousnamespace)::RecurrenceInstr" title='(anonymous namespace)::RecurrenceInstr' data-ref="(anonymousnamespace)::RecurrenceInstr">RecurrenceInstr</a>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="154">154</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</dfn>;</td></tr>
<tr><th id="155">155</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::TRI" title='(anonymous namespace)::PeepholeOptimizer::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::PeepholeOptimizer::TRI">TRI</dfn>;</td></tr>
<tr><th id="156">156</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</dfn>;</td></tr>
<tr><th id="157">157</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::DT" title='(anonymous namespace)::PeepholeOptimizer::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::PeepholeOptimizer::DT">DT</dfn>;  <i  data-doc="(anonymousnamespace)::PeepholeOptimizer::DT">// Machine dominator tree</i></td></tr>
<tr><th id="158">158</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::MLI" title='(anonymous namespace)::PeepholeOptimizer::MLI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::PeepholeOptimizer::MLI">MLI</dfn>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>public</b>:</td></tr>
<tr><th id="161">161</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PeepholeOptimizer::ID" title='(anonymous namespace)::PeepholeOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::PeepholeOptimizer::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::PeepholeOptimizer::ID">// Pass identification</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizerC1Ev" title='(anonymous namespace)::PeepholeOptimizer::PeepholeOptimizer' data-type='void (anonymous namespace)::PeepholeOptimizer::PeepholeOptimizer()' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizerC1Ev">PeepholeOptimizer</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::ID" title='(anonymous namespace)::PeepholeOptimizer::ID' data-use='a' data-ref="(anonymousnamespace)::PeepholeOptimizer::ID">ID</a>) {</td></tr>
<tr><th id="164">164</th><td>      <a class="ref" href="#445" title='llvm::initializePeepholeOptimizerPass' data-ref="_ZN4llvm31initializePeepholeOptimizerPassERNS_12PassRegistryE">initializePeepholeOptimizerPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="165">165</th><td>    }</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PeepholeOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::PeepholeOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117PeepholeOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PeepholeOptimizer::getAnalysisUsage' data-type='void (anonymous namespace)::PeepholeOptimizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117PeepholeOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="170">170</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="171">171</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="172">172</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="173">173</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="174">174</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Aggressive" title='Aggressive' data-use='m' data-ref="Aggressive">Aggressive</a>) {</td></tr>
<tr><th id="175">175</th><td>        <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="176">176</th><td>        <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="177">177</th><td>      }</td></tr>
<tr><th id="178">178</th><td>    }</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <i class="doc" data-doc="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">/// Track Def -&gt; Use info used for rewriting copies.</i></td></tr>
<tr><th id="181">181</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>, <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a>&gt;;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <i class="doc" data-doc="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle">/// Sequence of instructions that formulate recurrence cycle.</i></td></tr>
<tr><th id="184">184</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle" title='(anonymous namespace)::PeepholeOptimizer::RecurrenceCycle' data-type='SmallVector&lt;(anonymous namespace)::RecurrenceInstr, 4&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle">RecurrenceCycle</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RecurrenceInstr" title='(anonymous namespace)::RecurrenceInstr' data-ref="(anonymousnamespace)::RecurrenceInstr">RecurrenceInstr</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>private</b>:</td></tr>
<tr><th id="187">187</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCmpInstr' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCmpInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">optimizeCmpInstr</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>);</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeExtInstr' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeExtInstr(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">optimizeExtInstr</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="189">189</th><td>                          <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col6 decl" id="6LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="6LocalMIs">LocalMIs</dfn>);</td></tr>
<tr><th id="190">190</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeSelect' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeSelect(llvm::MachineInstr &amp; MI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeSelect</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                        <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="8LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="8LocalMIs">LocalMIs</dfn>);</td></tr>
<tr><th id="192">192</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCondBranch' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCondBranch(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE">optimizeCondBranch</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>);</td></tr>
<tr><th id="193">193</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCoalescableCopy(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">optimizeCoalescableCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>);</td></tr>
<tr><th id="194">194</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeUncoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeUncoalescableCopy(llvm::MachineInstr &amp; MI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeUncoalescableCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                   <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="12LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="12LocalMIs">LocalMIs</dfn>);</td></tr>
<tr><th id="196">196</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeRecurrence' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeRecurrence(llvm::MachineInstr &amp; PHI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">optimizeRecurrence</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13PHI" title='PHI' data-type='llvm::MachineInstr &amp;' data-ref="13PHI">PHI</dfn>);</td></tr>
<tr><th id="197">197</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382" title='(anonymous namespace)::PeepholeOptimizer::findNextSource' data-type='bool (anonymous namespace)::PeepholeOptimizer::findNextSource(RegSubRegPair RegSubReg, RewriteMapTy &amp; RewriteMap)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">findNextSource</a>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col4 decl" id="14RegSubReg" title='RegSubReg' data-type='RegSubRegPair' data-ref="14RegSubReg">RegSubReg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> &amp;<dfn class="local col5 decl" id="15RewriteMap" title='RewriteMap' data-type='RewriteMapTy &amp;' data-ref="15RewriteMap">RewriteMap</dfn>);</td></tr>
<tr><th id="198">198</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950" title='(anonymous namespace)::PeepholeOptimizer::isMoveImmediate' data-type='bool (anonymous namespace)::PeepholeOptimizer::isMoveImmediate(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; ImmDefRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; ImmDefMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950">isMoveImmediate</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>,</td></tr>
<tr><th id="199">199</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col7 decl" id="17ImmDefRegs" title='ImmDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="17ImmDefRegs">ImmDefRegs</dfn>,</td></tr>
<tr><th id="200">200</th><td>                         <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col8 decl" id="18ImmDefMIs" title='ImmDefMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="18ImmDefMIs">ImmDefMIs</dfn>);</td></tr>
<tr><th id="201">201</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041" title='(anonymous namespace)::PeepholeOptimizer::foldImmediate' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldImmediate(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; ImmDefRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; ImmDefMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">foldImmediate</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="19MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col0 decl" id="20ImmDefRegs" title='ImmDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="20ImmDefRegs">ImmDefRegs</dfn>,</td></tr>
<tr><th id="202">202</th><td>                       <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col1 decl" id="21ImmDefMIs" title='ImmDefMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="21ImmDefMIs">ImmDefMIs</dfn>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">/// Finds recurrence cycles, but only ones that formulated around</i></td></tr>
<tr><th id="205">205</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">    /// a def operand and a use operand that are tied. If there is a use</i></td></tr>
<tr><th id="206">206</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">    /// operand commutable with the tied use operand, find recurrence cycle</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">    /// along that operand as well.</i></td></tr>
<tr><th id="208">208</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE" title='(anonymous namespace)::PeepholeOptimizer::findTargetRecurrence' data-type='bool (anonymous namespace)::PeepholeOptimizer::findTargetRecurrence(unsigned int Reg, const SmallSet&lt;unsigned int, 2&gt; &amp; TargetReg, RecurrenceCycle &amp; RC)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">findTargetRecurrence</a>(<em>unsigned</em> <dfn class="local col2 decl" id="22Reg" title='Reg' data-type='unsigned int' data-ref="22Reg">Reg</dfn>,</td></tr>
<tr><th id="209">209</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; &amp;<dfn class="local col3 decl" id="23TargetReg" title='TargetReg' data-type='const SmallSet&lt;unsigned int, 2&gt; &amp;' data-ref="23TargetReg">TargetReg</dfn>,</td></tr>
<tr><th id="210">210</th><td>                              <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle" title='(anonymous namespace)::PeepholeOptimizer::RecurrenceCycle' data-type='SmallVector&lt;(anonymous namespace)::RecurrenceInstr, 4&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle">RecurrenceCycle</a> &amp;<dfn class="local col4 decl" id="24RC" title='RC' data-type='RecurrenceCycle &amp;' data-ref="24RC">RC</dfn>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">/// If copy instruction<span class="command"> \p</span> <span class="arg">MI</span> is a virtual register copy, track it in</i></td></tr>
<tr><th id="213">213</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">    /// the set<span class="command"> \p</span> <span class="arg">CopySrcRegs</span> and<span class="command"> \p</span> <span class="arg">CopyMIs.</span> If this virtual register was</i></td></tr>
<tr><th id="214">214</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">    /// previously seen as a copy, replace the uses of this copy with the</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">    /// previously seen copy's destination register.</i></td></tr>
<tr><th id="216">216</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldRedundantCopy(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; CopySrcRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; CopyMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">foldRedundantCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>,</td></tr>
<tr><th id="217">217</th><td>                           <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col6 decl" id="26CopySrcRegs" title='CopySrcRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="26CopySrcRegs">CopySrcRegs</dfn>,</td></tr>
<tr><th id="218">218</th><td>                           <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="27CopyMIs" title='CopyMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="27CopyMIs">CopyMIs</dfn>);</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">/// Is the register<span class="command"> \p</span> <span class="arg">Reg</span> a non-allocatable physical register?</i></td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj" title='(anonymous namespace)::PeepholeOptimizer::isNAPhysCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::isNAPhysCopy(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">isNAPhysCopy</a>(<em>unsigned</em> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='unsigned int' data-ref="28Reg">Reg</dfn>);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">/// If copy instruction<span class="command"> \p</span> <span class="arg">MI</span> is a non-allocatable virtual&lt;-&gt;physical</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">    /// register copy, track it in the<span class="command"> \p</span> <span class="arg">NAPhysToVirtMIs</span> map. If this</i></td></tr>
<tr><th id="225">225</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">    /// non-allocatable physical register was previously copied to a virtual</i></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">    /// registered and hasn't been clobbered, the virt-&gt;phys copy can be</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">    /// deleted.</i></td></tr>
<tr><th id="228">228</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantNAPhysCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldRedundantNAPhysCopy(llvm::MachineInstr &amp; MI, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; NAPhysToVirtMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">foldRedundantNAPhysCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>,</td></tr>
<tr><th id="229">229</th><td>        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="30NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="30NAPhysToVirtMIs">NAPhysToVirtMIs</dfn>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::PeepholeOptimizer::isLoadFoldable' data-type='bool (anonymous namespace)::PeepholeOptimizer::isLoadFoldable(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 16&gt; &amp; FoldAsLoadDefCandidates)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">isLoadFoldable</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="31MI">MI</dfn>,</td></tr>
<tr><th id="232">232</th><td>                        <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt; &amp;<dfn class="local col2 decl" id="32FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-type='SmallSet&lt;unsigned int, 16&gt; &amp;' data-ref="32FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE">/// Check whether<span class="command"> \p</span> <span class="arg">MI</span> is understood by the register coalescer</i></td></tr>
<tr><th id="235">235</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE">    /// but may require some rewriting.</i></td></tr>
<tr><th id="236">236</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isCoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::isCoalescableCopy(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE">isCoalescableCopy</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="33MI">MI</dfn>) {</td></tr>
<tr><th id="237">237</th><td>      <i>// SubregToRegs are not interesting, because they are already register</i></td></tr>
<tr><th id="238">238</th><td><i>      // coalescer friendly.</i></td></tr>
<tr><th id="239">239</th><td>      <b>return</b> <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableAdvCopyOpt" title='DisableAdvCopyOpt' data-use='m' data-ref="DisableAdvCopyOpt">DisableAdvCopyOpt</a> &amp;&amp;</td></tr>
<tr><th id="240">240</th><td>                             (<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() ||</td></tr>
<tr><th id="241">241</th><td>                              <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>()));</td></tr>
<tr><th id="242">242</th><td>    }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE">/// Check whether<span class="command"> \p</span> <span class="arg">MI</span> is a copy like instruction that is</i></td></tr>
<tr><th id="245">245</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE">    /// not recognized by the register coalescer.</i></td></tr>
<tr><th id="246">246</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isUncoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::isUncoalescableCopy(const llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE">isUncoalescableCopy</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>) {</td></tr>
<tr><th id="247">247</th><td>      <b>return</b> <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE" title='llvm::MachineInstr::isBitcast' data-ref="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE">isBitcast</a>() ||</td></tr>
<tr><th id="248">248</th><td>             (!<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableAdvCopyOpt" title='DisableAdvCopyOpt' data-use='m' data-ref="DisableAdvCopyOpt">DisableAdvCopyOpt</a> &amp;&amp;</td></tr>
<tr><th id="249">249</th><td>              (<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</a>() || <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</a>() ||</td></tr>
<tr><th id="250">250</th><td>               <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</a>()));</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288" title='(anonymous namespace)::PeepholeOptimizer::rewriteSource' data-type='llvm::MachineInstr &amp; (anonymous namespace)::PeepholeOptimizer::rewriteSource(llvm::MachineInstr &amp; CopyLike, RegSubRegPair Def, RewriteMapTy &amp; RewriteMap)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">rewriteSource</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35CopyLike" title='CopyLike' data-type='llvm::MachineInstr &amp;' data-ref="35CopyLike">CopyLike</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col6 decl" id="36Def" title='Def' data-type='RegSubRegPair' data-ref="36Def">Def</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> &amp;<dfn class="local col7 decl" id="37RewriteMap" title='RewriteMap' data-type='RewriteMapTy &amp;' data-ref="37RewriteMap">RewriteMap</dfn>);</td></tr>
<tr><th id="255">255</th><td>  };</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">/// Helper class to hold instructions that are inside recurrence cycles.</i></td></tr>
<tr><th id="258">258</th><td><i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">  /// The recurrence cycle is formulated around 1) a def operand and its</i></td></tr>
<tr><th id="259">259</th><td><i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">  /// tied use operand, or 2) a def operand and a use operand that is commutable</i></td></tr>
<tr><th id="260">260</th><td><i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">  /// with another use operand which is tied to the def operand. In the latter</i></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">  /// case, index of the tied use operand and the commutable use operand are</i></td></tr>
<tr><th id="262">262</th><td><i class="doc" data-doc="(anonymousnamespace)::RecurrenceInstr">  /// maintained with CommutePair.</i></td></tr>
<tr><th id="263">263</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RecurrenceInstr" title='(anonymous namespace)::RecurrenceInstr' data-ref="(anonymousnamespace)::RecurrenceInstr">RecurrenceInstr</dfn> {</td></tr>
<tr><th id="264">264</th><td>  <b>public</b>:</td></tr>
<tr><th id="265">265</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RecurrenceInstr::IndexPair" title='(anonymous namespace)::RecurrenceInstr::IndexPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RecurrenceInstr::IndexPair">IndexPair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::RecurrenceInstr::RecurrenceInstr' data-type='void (anonymous namespace)::RecurrenceInstr::RecurrenceInstr(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrE">RecurrenceInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38MI" title='MI' data-type='llvm::MachineInstr *' data-ref="38MI">MI</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RecurrenceInstr::MI" title='(anonymous namespace)::RecurrenceInstr::MI' data-use='w' data-ref="(anonymousnamespace)::RecurrenceInstr::MI">MI</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>) {}</td></tr>
<tr><th id="268">268</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrEjj" title='(anonymous namespace)::RecurrenceInstr::RecurrenceInstr' data-type='void (anonymous namespace)::RecurrenceInstr::RecurrenceInstr(llvm::MachineInstr * MI, unsigned int Idx1, unsigned int Idx2)' data-ref="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrEjj">RecurrenceInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40Idx1" title='Idx1' data-type='unsigned int' data-ref="40Idx1">Idx1</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41Idx2" title='Idx2' data-type='unsigned int' data-ref="41Idx2">Idx2</dfn>)</td></tr>
<tr><th id="269">269</th><td>      : <a class="tu member" href="#(anonymousnamespace)::RecurrenceInstr::MI" title='(anonymous namespace)::RecurrenceInstr::MI' data-use='w' data-ref="(anonymousnamespace)::RecurrenceInstr::MI">MI</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>), <a class="tu member" href="#(anonymousnamespace)::RecurrenceInstr::CommutePair" title='(anonymous namespace)::RecurrenceInstr::CommutePair' data-use='w' data-ref="(anonymousnamespace)::RecurrenceInstr::CommutePair">CommutePair</a><a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">(</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#40Idx1" title='Idx1' data-ref="40Idx1">Idx1</a></span>, <span class='refarg'><a class="local col1 ref" href="#41Idx2" title='Idx2' data-ref="41Idx2">Idx2</a></span>)) {}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv" title='(anonymous namespace)::RecurrenceInstr::getMI' data-type='llvm::MachineInstr * (anonymous namespace)::RecurrenceInstr::getMI() const' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv">getMI</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RecurrenceInstr::MI" title='(anonymous namespace)::RecurrenceInstr::MI' data-use='r' data-ref="(anonymousnamespace)::RecurrenceInstr::MI">MI</a>; }</td></tr>
<tr><th id="272">272</th><td>    <a class="type" href="../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::RecurrenceInstr::IndexPair" title='(anonymous namespace)::RecurrenceInstr::IndexPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RecurrenceInstr::IndexPair">IndexPair</a>&gt; <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115RecurrenceInstr14getCommutePairEv" title='(anonymous namespace)::RecurrenceInstr::getCommutePair' data-type='Optional&lt;IndexPair&gt; (anonymous namespace)::RecurrenceInstr::getCommutePair() const' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr14getCommutePairEv">getCommutePair</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="tu member" href="#(anonymousnamespace)::RecurrenceInstr::CommutePair" title='(anonymous namespace)::RecurrenceInstr::CommutePair' data-use='r' data-ref="(anonymousnamespace)::RecurrenceInstr::CommutePair">CommutePair</a>; }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <b>private</b>:</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::RecurrenceInstr::MI" title='(anonymous namespace)::RecurrenceInstr::MI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::RecurrenceInstr::MI">MI</dfn>;</td></tr>
<tr><th id="276">276</th><td>    <a class="type" href="../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::RecurrenceInstr::IndexPair" title='(anonymous namespace)::RecurrenceInstr::IndexPair' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RecurrenceInstr::IndexPair">IndexPair</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RecurrenceInstr::CommutePair" title='(anonymous namespace)::RecurrenceInstr::CommutePair' data-type='Optional&lt;IndexPair&gt;' data-ref="(anonymousnamespace)::RecurrenceInstr::CommutePair">CommutePair</dfn>;</td></tr>
<tr><th id="277">277</th><td>  };</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ValueTrackerResult">/// Helper class to hold a reply for ValueTracker queries.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTrackerResult">  /// Contains the returned sources for a given search and the instructions</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTrackerResult">  /// where the sources were tracked from.</i></td></tr>
<tr><th id="282">282</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</dfn> {</td></tr>
<tr><th id="283">283</th><td>  <b>private</b>:</td></tr>
<tr><th id="284">284</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTrackerResult::RegSrcs">/// Track all sources found by one ValueTracker query.</i></td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>, <var>2</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-type='SmallVector&lt;RegSubRegPair, 2&gt;' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</dfn>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTrackerResult::Inst">/// Instruction using the sources in 'RegSrcs'.</i></td></tr>
<tr><th id="288">288</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::ValueTrackerResult::Inst" title='(anonymous namespace)::ValueTrackerResult::Inst' data-type='const llvm::MachineInstr *' data-ref="(anonymousnamespace)::ValueTrackerResult::Inst">Inst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <b>public</b>:</td></tr>
<tr><th id="291">291</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-type='void (anonymous namespace)::ValueTrackerResult::ValueTrackerResult()' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">ValueTrackerResult</dfn>() = <b>default</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-type='void (anonymous namespace)::ValueTrackerResult::ValueTrackerResult(unsigned int Reg, unsigned int SubReg)' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">ValueTrackerResult</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="42Reg" title='Reg' data-type='unsigned int' data-ref="42Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43SubReg" title='SubReg' data-type='unsigned int' data-ref="43SubReg">SubReg</dfn>) {</td></tr>
<tr><th id="294">294</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj" title='(anonymous namespace)::ValueTrackerResult::addSource' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj">addSource</a>(<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg">Reg</a>, <a class="local col3 ref" href="#43SubReg" title='SubReg' data-ref="43SubReg">SubReg</a>);</td></tr>
<tr><th id="295">295</th><td>    }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv" title='(anonymous namespace)::ValueTrackerResult::isValid' data-type='bool (anonymous namespace)::ValueTrackerResult::isValid() const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() &gt; <var>0</var>; }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResult7setInstEPKN4llvm12MachineInstrE" title='(anonymous namespace)::ValueTrackerResult::setInst' data-type='void (anonymous namespace)::ValueTrackerResult::setInst(const llvm::MachineInstr * I)' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult7setInstEPKN4llvm12MachineInstrE">setInst</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44I" title='I' data-type='const llvm::MachineInstr *' data-ref="44I">I</dfn>) { <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::Inst" title='(anonymous namespace)::ValueTrackerResult::Inst' data-use='w' data-ref="(anonymousnamespace)::ValueTrackerResult::Inst">Inst</a> = <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>; }</td></tr>
<tr><th id="300">300</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv" title='(anonymous namespace)::ValueTrackerResult::getInst' data-type='const llvm::MachineInstr * (anonymous namespace)::ValueTrackerResult::getInst() const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv">getInst</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::Inst" title='(anonymous namespace)::ValueTrackerResult::Inst' data-use='r' data-ref="(anonymousnamespace)::ValueTrackerResult::Inst">Inst</a>; }</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResult5clearEv" title='(anonymous namespace)::ValueTrackerResult::clear' data-type='void (anonymous namespace)::ValueTrackerResult::clear()' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult5clearEv">clear</dfn>() {</td></tr>
<tr><th id="303">303</th><td>      <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="304">304</th><td>      <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::Inst" title='(anonymous namespace)::ValueTrackerResult::Inst' data-use='w' data-ref="(anonymousnamespace)::ValueTrackerResult::Inst">Inst</a> = <b>nullptr</b>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj" title='(anonymous namespace)::ValueTrackerResult::addSource' data-type='void (anonymous namespace)::ValueTrackerResult::addSource(unsigned int SrcReg, unsigned int SrcSubReg)' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj">addSource</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45SrcReg" title='SrcReg' data-type='unsigned int' data-ref="45SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="46SrcSubReg">SrcSubReg</dfn>) {</td></tr>
<tr><th id="308">308</th><td>      <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col5 ref" href="#45SrcReg" title='SrcReg' data-ref="45SrcReg">SrcReg</a>, <a class="local col6 ref" href="#46SrcSubReg" title='SrcSubReg' data-ref="46SrcSubReg">SrcSubReg</a>));</td></tr>
<tr><th id="309">309</th><td>    }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResult9setSourceEijj" title='(anonymous namespace)::ValueTrackerResult::setSource' data-type='void (anonymous namespace)::ValueTrackerResult::setSource(int Idx, unsigned int SrcReg, unsigned int SrcSubReg)' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult9setSourceEijj">setSource</dfn>(<em>int</em> <dfn class="local col7 decl" id="47Idx" title='Idx' data-type='int' data-ref="47Idx">Idx</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48SrcReg" title='SrcReg' data-type='unsigned int' data-ref="48SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="49SrcSubReg">SrcSubReg</dfn>) {</td></tr>
<tr><th id="312">312</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; getNumSources() &amp;&amp; &quot;Reg pair source out of index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; getNumSources() &amp;&amp; \&quot;Reg pair source out of index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 312, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47Idx" title='Idx' data-ref="47Idx">Idx</a> &lt; <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() &amp;&amp; <q>"Reg pair source out of index"</q>);</td></tr>
<tr><th id="313">313</th><td>      <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#47Idx" title='Idx' data-ref="47Idx">Idx</a>]</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col8 ref" href="#48SrcReg" title='SrcReg' data-ref="48SrcReg">SrcReg</a>, <a class="local col9 ref" href="#49SrcSubReg" title='SrcSubReg' data-ref="49SrcSubReg">SrcSubReg</a>);</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    <em>int</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-type='int (anonymous namespace)::ValueTrackerResult::getNumSources() const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi" title='(anonymous namespace)::ValueTrackerResult::getSrc' data-type='RegSubRegPair (anonymous namespace)::ValueTrackerResult::getSrc(int Idx) const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi">getSrc</dfn>(<em>int</em> <dfn class="local col0 decl" id="50Idx" title='Idx' data-type='int' data-ref="50Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="319">319</th><td>      <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#50Idx" title='Idx' data-ref="50Idx">Idx</a>]</a>;</td></tr>
<tr><th id="320">320</th><td>    }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-type='unsigned int (anonymous namespace)::ValueTrackerResult::getSrcReg(int Idx) const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</dfn>(<em>int</em> <dfn class="local col1 decl" id="51Idx" title='Idx' data-type='int' data-ref="51Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="323">323</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; getNumSources() &amp;&amp; &quot;Reg source out of index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; getNumSources() &amp;&amp; \&quot;Reg source out of index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 323, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51Idx" title='Idx' data-ref="51Idx">Idx</a> &lt; <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() &amp;&amp; <q>"Reg source out of index"</q>);</td></tr>
<tr><th id="324">324</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#51Idx" title='Idx' data-ref="51Idx">Idx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>;</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-type='unsigned int (anonymous namespace)::ValueTrackerResult::getSrcSubReg(int Idx) const' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</dfn>(<em>int</em> <dfn class="local col2 decl" id="52Idx" title='Idx' data-type='int' data-ref="52Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="328">328</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; getNumSources() &amp;&amp; &quot;SubReg source out of index&quot;) ? void (0) : __assert_fail (&quot;Idx &lt; getNumSources() &amp;&amp; \&quot;SubReg source out of index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52Idx" title='Idx' data-ref="52Idx">Idx</a> &lt; <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() &amp;&amp; <q>"SubReg source out of index"</q>);</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ValueTrackerResult::RegSrcs" title='(anonymous namespace)::ValueTrackerResult::RegSrcs' data-use='m' data-ref="(anonymousnamespace)::ValueTrackerResult::RegSrcs">RegSrcs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#52Idx" title='Idx' data-ref="52Idx">Idx</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>;</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118ValueTrackerResulteqERKS0_" title='(anonymous namespace)::ValueTrackerResult::operator==' data-type='bool (anonymous namespace)::ValueTrackerResult::operator==(const (anonymous namespace)::ValueTrackerResult &amp; Other)' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResulteqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> &amp;<dfn class="local col3 decl" id="53Other" title='Other' data-type='const (anonymous namespace)::ValueTrackerResult &amp;' data-ref="53Other">Other</dfn>) {</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="local col3 ref" href="#53Other" title='Other' data-ref="53Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv" title='(anonymous namespace)::ValueTrackerResult::getInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv">getInst</a>() != <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv" title='(anonymous namespace)::ValueTrackerResult::getInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv">getInst</a>())</td></tr>
<tr><th id="334">334</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>      <b>if</b> (<a class="local col3 ref" href="#53Other" title='Other' data-ref="53Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() != <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>())</td></tr>
<tr><th id="337">337</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>      <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="54i" title='i' data-type='int' data-ref="54i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="55e" title='e' data-type='int' data-ref="55e">e</dfn> = <a class="local col3 ref" href="#53Other" title='Other' data-ref="53Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>(); <a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a> != <a class="local col5 ref" href="#55e" title='e' data-ref="55e">e</a>; ++<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>)</td></tr>
<tr><th id="340">340</th><td>        <b>if</b> (<a class="local col3 ref" href="#53Other" title='Other' data-ref="53Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</a>(<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>) != <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</a>(<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>) ||</td></tr>
<tr><th id="341">341</th><td>            <a class="local col3 ref" href="#53Other" title='Other' data-ref="53Other">Other</a>.<a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</a>(<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>) != <a class="tu member" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</a>(<a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>))</td></tr>
<tr><th id="342">342</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="343">343</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>  };</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ValueTracker">/// Helper class to track the possible sources of a value defined by</i></td></tr>
<tr><th id="348">348</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// a (chain of) copy related instructions.</i></td></tr>
<tr><th id="349">349</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// Given a definition (instruction and definition index), this class</i></td></tr>
<tr><th id="350">350</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// follows the use-def chain to find successive suitable sources.</i></td></tr>
<tr><th id="351">351</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// The given source can be used to rewrite the definition into</i></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// def = COPY src.</i></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  ///</i></td></tr>
<tr><th id="354">354</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// For instance, let us consider the following snippet:</i></td></tr>
<tr><th id="355">355</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// v0 =</i></td></tr>
<tr><th id="356">356</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// v2 = INSERT_SUBREG v1, v0, sub0</i></td></tr>
<tr><th id="357">357</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// def = COPY v2.sub0</i></td></tr>
<tr><th id="358">358</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  ///</i></td></tr>
<tr><th id="359">359</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// Using a ValueTracker for def = COPY v2.sub0 will give the following</i></td></tr>
<tr><th id="360">360</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// suitable sources:</i></td></tr>
<tr><th id="361">361</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// v2.sub0 and v0.</i></td></tr>
<tr><th id="362">362</th><td><i class="doc" data-doc="(anonymousnamespace)::ValueTracker">  /// Then, def can be rewritten into def = COPY v0.</i></td></tr>
<tr><th id="363">363</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</dfn> {</td></tr>
<tr><th id="364">364</th><td>  <b>private</b>:</td></tr>
<tr><th id="365">365</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::Def">/// The current point into the use-def chain.</i></td></tr>
<tr><th id="366">366</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-type='const llvm::MachineInstr *' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::DefIdx">/// The index of the definition in Def.</i></td></tr>
<tr><th id="369">369</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::DefSubReg">/// The sub register index of the definition.</i></td></tr>
<tr><th id="372">372</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-type='unsigned int' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</dfn>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::Reg">/// The register where the value can be found.</i></td></tr>
<tr><th id="375">375</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::Reg" title='(anonymous namespace)::ValueTracker::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::ValueTracker::Reg">Reg</dfn>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::MRI">/// MachineRegisterInfo used to perform tracking.</i></td></tr>
<tr><th id="378">378</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</dfn>;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>    <i class="doc" data-doc="(anonymousnamespace)::ValueTracker::TII">/// Optional TargetInstrInfo used to perform some complex tracking.</i></td></tr>
<tr><th id="381">381</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</dfn>;</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv">/// Dispatcher to the right underlying implementation of getNextSource.</i></td></tr>
<tr><th id="384">384</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv" title='(anonymous namespace)::ValueTracker::getNextSourceImpl' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceImpl()' data-ref="_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv">getNextSourceImpl</a>();</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv">/// Specialized version of getNextSource for Copy instructions.</i></td></tr>
<tr><th id="387">387</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromCopy' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromCopy()' data-ref="_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv">getNextSourceFromCopy</a>();</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv">/// Specialized version of getNextSource for Bitcast instructions.</i></td></tr>
<tr><th id="390">390</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromBitcast' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromBitcast()' data-ref="_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv">getNextSourceFromBitcast</a>();</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv">/// Specialized version of getNextSource for RegSequence instructions.</i></td></tr>
<tr><th id="393">393</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromRegSequence' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromRegSequence()' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv">getNextSourceFromRegSequence</a>();</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv">/// Specialized version of getNextSource for InsertSubreg instructions.</i></td></tr>
<tr><th id="396">396</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromInsertSubreg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromInsertSubreg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv">getNextSourceFromInsertSubreg</a>();</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv">/// Specialized version of getNextSource for ExtractSubreg instructions.</i></td></tr>
<tr><th id="399">399</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromExtractSubreg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromExtractSubreg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv">getNextSourceFromExtractSubreg</a>();</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv">/// Specialized version of getNextSource for SubregToReg instructions.</i></td></tr>
<tr><th id="402">402</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromSubregToReg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromSubregToReg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv">getNextSourceFromSubregToReg</a>();</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv">/// Specialized version of getNextSource for PHI instructions.</i></td></tr>
<tr><th id="405">405</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromPHI' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromPHI()' data-ref="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv">getNextSourceFromPHI</a>();</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>public</b>:</td></tr>
<tr><th id="408">408</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">/// Create a ValueTracker instance for the value defined by<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="409">409</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    ///<span class="command"> \p</span> <span class="arg">DefSubReg</span> represents the sub register index the value tracker will</i></td></tr>
<tr><th id="410">410</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// track. It does not need to match the sub register index used in the</i></td></tr>
<tr><th id="411">411</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// definition of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="412">412</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// If<span class="command"> \p</span> <span class="arg">Reg</span> is a physical register, a value tracker constructed with</i></td></tr>
<tr><th id="413">413</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// this constructor will not find any alternative source.</i></td></tr>
<tr><th id="414">414</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// Indeed, when<span class="command"> \p</span> <span class="arg">Reg</span> is a physical register that constructor does not</i></td></tr>
<tr><th id="415">415</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// know which definition of<span class="command"> \p</span> <span class="arg">Reg</span> it should track.</i></td></tr>
<tr><th id="416">416</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">    /// Use the next constructor to track a physical register.</i></td></tr>
<tr><th id="417">417</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::ValueTracker::ValueTracker' data-type='void (anonymous namespace)::ValueTracker::ValueTracker(unsigned int Reg, unsigned int DefSubReg, const llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo * TII = nullptr)' data-ref="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">ValueTracker</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='unsigned int' data-ref="56Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="57DefSubReg" title='DefSubReg' data-type='unsigned int' data-ref="57DefSubReg">DefSubReg</dfn>,</td></tr>
<tr><th id="418">418</th><td>                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="58MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="58MRI">MRI</dfn>,</td></tr>
<tr><th id="419">419</th><td>                 <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="59TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="59TII">TII</dfn> = <b>nullptr</b>)</td></tr>
<tr><th id="420">420</th><td>        : <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>(<a class="local col7 ref" href="#57DefSubReg" title='DefSubReg' data-ref="57DefSubReg">DefSubReg</a>), <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Reg" title='(anonymous namespace)::ValueTracker::Reg' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Reg">Reg</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>), <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>(<a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI">MRI</a>), <a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>(<a class="local col9 ref" href="#59TII" title='TII' data-ref="59TII">TII</a>) {</td></tr>
<tr><th id="421">421</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>)) {</td></tr>
<tr><th id="422">422</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a> = <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>);</td></tr>
<tr><th id="423">423</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a> = <a class="local col8 ref" href="#58MRI" title='MRI' data-ref="58MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg">Reg</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="424">424</th><td>      }</td></tr>
<tr><th id="425">425</th><td>    }</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">/// Following the use-def chain, get the next available source</i></td></tr>
<tr><th id="428">428</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">    /// for the tracked value.</i></td></tr>
<tr><th id="429">429</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">    /// <span class="command">\return</span> A ValueTrackerResult containing a set of registers</i></td></tr>
<tr><th id="430">430</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">    /// and sub registers with tracked values. A ValueTrackerResult with</i></td></tr>
<tr><th id="431">431</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">    /// an empty set of registers means no source was found.</i></td></tr>
<tr><th id="432">432</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv" title='(anonymous namespace)::ValueTracker::getNextSource' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSource()' data-ref="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">getNextSource</a>();</td></tr>
<tr><th id="433">433</th><td>  };</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PeepholeOptimizer::ID" title='(anonymous namespace)::PeepholeOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::PeepholeOptimizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::PeepholeOptimizerID" title='llvm::PeepholeOptimizerID' data-ref="llvm::PeepholeOptimizerID">PeepholeOptimizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<a class="tu ref" href="#(anonymousnamespace)::PeepholeOptimizer::ID" title='(anonymous namespace)::PeepholeOptimizer::ID' data-ref="(anonymousnamespace)::PeepholeOptimizer::ID">ID</a>;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializePeepholeOptimizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(PeepholeOptimizer, DEBUG_TYPE,</td></tr>
<tr><th id="442">442</th><td>                      <q>"Peephole Optimizations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="443">443</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="444">444</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="445">445</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Peephole Optimizations&quot;, &quot;peephole-opt&quot;, &amp;PeepholeOptimizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PeepholeOptimizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePeepholeOptimizerPassFlag; void llvm::initializePeepholeOptimizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePeepholeOptimizerPassFlag, initializePeepholeOptimizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>, <a class="macro" href="#103" title="&quot;peephole-opt&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="446">446</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Peephole Optimizations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// If instruction is a copy-like instruction, i.e. it reads a single register</i></td></tr>
<tr><th id="449">449</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// and writes a single register and it does not modify the source, and if the</i></td></tr>
<tr><th id="450">450</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// source value is preserved as a sub-register of the result, then replace all</i></td></tr>
<tr><th id="451">451</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// reachable uses of the source with the subreg of the result.</i></td></tr>
<tr><th id="452">452</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">///</i></td></tr>
<tr><th id="453">453</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// Do not generate an EXTRACT that is used only in a debug use, as this changes</i></td></tr>
<tr><th id="454">454</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// the code. Since this code does not currently share EXTRACTs, just ignore all</i></td></tr>
<tr><th id="455">455</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">/// debug uses.</i></td></tr>
<tr><th id="456">456</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::</td></tr>
<tr><th id="457">457</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeExtInstr' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeExtInstr(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">optimizeExtInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="61MBB">MBB</dfn>,</td></tr>
<tr><th id="458">458</th><td>                 <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; &amp;<dfn class="local col2 decl" id="62LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="62LocalMIs">LocalMIs</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63SrcReg" title='SrcReg' data-type='unsigned int' data-ref="63SrcReg">SrcReg</dfn>, <dfn class="local col4 decl" id="64DstReg" title='DstReg' data-type='unsigned int' data-ref="64DstReg">DstReg</dfn>, <dfn class="local col5 decl" id="65SubIdx" title='SubIdx' data-type='unsigned int' data-ref="65SubIdx">SubIdx</dfn>;</td></tr>
<tr><th id="460">460</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::TargetInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm15TargetInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</a>(<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a></span>))</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>) ||</td></tr>
<tr><th id="464">464</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a>))</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a>))</td></tr>
<tr><th id="468">468</th><td>    <i>// No other uses.</i></td></tr>
<tr><th id="469">469</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i>// Ensure DstReg can get a register class that actually supports</i></td></tr>
<tr><th id="472">472</th><td><i>  // sub-registers. Don't change the class until we commit.</i></td></tr>
<tr><th id="473">473</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="66DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="66DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>);</td></tr>
<tr><th id="474">474</th><td>  <a class="local col6 ref" href="#66DstRC" title='DstRC' data-ref="66DstRC">DstRC</a> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TRI" title='(anonymous namespace)::PeepholeOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col6 ref" href="#66DstRC" title='DstRC' data-ref="66DstRC">DstRC</a>, <a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a>);</td></tr>
<tr><th id="475">475</th><td>  <b>if</b> (!<a class="local col6 ref" href="#66DstRC" title='DstRC' data-ref="66DstRC">DstRC</a>)</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <i>// The ext instr may be operating on a sub-register of SrcReg as well.</i></td></tr>
<tr><th id="479">479</th><td><i>  // PPC::EXTSW is a 32 -&gt; 64-bit sign extension, but it reads a 64-bit</i></td></tr>
<tr><th id="480">480</th><td><i>  // register.</i></td></tr>
<tr><th id="481">481</th><td><i>  // If UseSrcSubIdx is Set, SubIdx also applies to SrcReg, and only uses of</i></td></tr>
<tr><th id="482">482</th><td><i>  // SrcReg:SubIdx should be replaced.</i></td></tr>
<tr><th id="483">483</th><td>  <em>bool</em> <dfn class="local col7 decl" id="67UseSrcSubIdx" title='UseSrcSubIdx' data-type='bool' data-ref="67UseSrcSubIdx">UseSrcSubIdx</dfn> =</td></tr>
<tr><th id="484">484</th><td>      <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TRI" title='(anonymous namespace)::PeepholeOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a>), <a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a>) != <b>nullptr</b>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i>// The source has other uses. See if we can replace the other uses with use of</i></td></tr>
<tr><th id="487">487</th><td><i>  // the result of the extension.</i></td></tr>
<tr><th id="488">488</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col8 decl" id="68ReachedBBs" title='ReachedBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="68ReachedBBs">ReachedBBs</dfn>;</td></tr>
<tr><th id="489">489</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69UI" title='UI' data-type='llvm::MachineInstr &amp;' data-ref="69UI">UI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>))</td></tr>
<tr><th id="490">490</th><td>    <a class="local col8 ref" href="#68ReachedBBs" title='ReachedBBs' data-ref="68ReachedBBs">ReachedBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#69UI" title='UI' data-ref="69UI">UI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i>// Uses that are in the same BB of uses of the result of the instruction.</i></td></tr>
<tr><th id="493">493</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="70Uses" title='Uses' data-type='SmallVector&lt;llvm::MachineOperand *, 8&gt;' data-ref="70Uses">Uses</dfn>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>  <i>// Uses that the result of the instruction can reach.</i></td></tr>
<tr><th id="496">496</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="71ExtendedUses" title='ExtendedUses' data-type='SmallVector&lt;llvm::MachineOperand *, 8&gt;' data-ref="71ExtendedUses">ExtendedUses</dfn>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72ExtendLife" title='ExtendLife' data-type='bool' data-ref="72ExtendLife">ExtendLife</dfn> = <b>true</b>;</td></tr>
<tr><th id="499">499</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="73UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="73UseMO">UseMO</dfn> : <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="500">500</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="74UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="74UseMI">UseMI</dfn> = <a class="local col3 ref" href="#73UseMO" title='UseMO' data-ref="73UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (<a class="local col4 ref" href="#74UseMI" title='UseMI' data-ref="74UseMI">UseMI</a> == &amp;<a class="local col0 ref" href="#60MI" title='MI' data-ref="60MI">MI</a>)</td></tr>
<tr><th id="502">502</th><td>      <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (<a class="local col4 ref" href="#74UseMI" title='UseMI' data-ref="74UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="505">505</th><td>      <a class="local col2 ref" href="#72ExtendLife" title='ExtendLife' data-ref="72ExtendLife">ExtendLife</a> = <b>false</b>;</td></tr>
<tr><th id="506">506</th><td>      <b>continue</b>;</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <i>// Only accept uses of SrcReg:SubIdx.</i></td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="local col7 ref" href="#67UseSrcSubIdx" title='UseSrcSubIdx' data-ref="67UseSrcSubIdx">UseSrcSubIdx</a> &amp;&amp; <a class="local col3 ref" href="#73UseMO" title='UseMO' data-ref="73UseMO">UseMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a>)</td></tr>
<tr><th id="511">511</th><td>      <b>continue</b>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <i>// It's an error to translate this:</i></td></tr>
<tr><th id="514">514</th><td><i>    //</i></td></tr>
<tr><th id="515">515</th><td><i>    //    %reg1025 = &lt;sext&gt; %reg1024</i></td></tr>
<tr><th id="516">516</th><td><i>    //     ...</i></td></tr>
<tr><th id="517">517</th><td><i>    //    %reg1026 = SUBREG_TO_REG 0, %reg1024, 4</i></td></tr>
<tr><th id="518">518</th><td><i>    //</i></td></tr>
<tr><th id="519">519</th><td><i>    // into this:</i></td></tr>
<tr><th id="520">520</th><td><i>    //</i></td></tr>
<tr><th id="521">521</th><td><i>    //    %reg1025 = &lt;sext&gt; %reg1024</i></td></tr>
<tr><th id="522">522</th><td><i>    //     ...</i></td></tr>
<tr><th id="523">523</th><td><i>    //    %reg1027 = COPY %reg1025:4</i></td></tr>
<tr><th id="524">524</th><td><i>    //    %reg1026 = SUBREG_TO_REG 0, %reg1027, 4</i></td></tr>
<tr><th id="525">525</th><td><i>    //</i></td></tr>
<tr><th id="526">526</th><td><i>    // The problem here is that SUBREG_TO_REG is there to assert that an</i></td></tr>
<tr><th id="527">527</th><td><i>    // implicit zext occurs. It doesn't insert a zext instruction. If we allow</i></td></tr>
<tr><th id="528">528</th><td><i>    // the COPY here, it will give us the value after the &lt;sext&gt;, not the</i></td></tr>
<tr><th id="529">529</th><td><i>    // original value of %reg1024 before &lt;sext&gt;.</i></td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (<a class="local col4 ref" href="#74UseMI" title='UseMI' data-ref="74UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>)</td></tr>
<tr><th id="531">531</th><td>      <b>continue</b>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75UseMBB" title='UseMBB' data-type='llvm::MachineBasicBlock *' data-ref="75UseMBB">UseMBB</dfn> = <a class="local col4 ref" href="#74UseMI" title='UseMI' data-ref="74UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="534">534</th><td>    <b>if</b> (<a class="local col5 ref" href="#75UseMBB" title='UseMBB' data-ref="75UseMBB">UseMBB</a> == &amp;<a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>) {</td></tr>
<tr><th id="535">535</th><td>      <i>// Local uses that come after the extension.</i></td></tr>
<tr><th id="536">536</th><td>      <b>if</b> (!<a class="local col2 ref" href="#62LocalMIs" title='LocalMIs' data-ref="62LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col4 ref" href="#74UseMI" title='UseMI' data-ref="74UseMI">UseMI</a>))</td></tr>
<tr><th id="537">537</th><td>        <a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#73UseMO" title='UseMO' data-ref="73UseMO">UseMO</a>);</td></tr>
<tr><th id="538">538</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#68ReachedBBs" title='ReachedBBs' data-ref="68ReachedBBs">ReachedBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col5 ref" href="#75UseMBB" title='UseMBB' data-ref="75UseMBB">UseMBB</a>)) {</td></tr>
<tr><th id="539">539</th><td>      <i>// Non-local uses where the result of the extension is used. Always</i></td></tr>
<tr><th id="540">540</th><td><i>      // replace these unless it's a PHI.</i></td></tr>
<tr><th id="541">541</th><td>      <a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#73UseMO" title='UseMO' data-ref="73UseMO">UseMO</a>);</td></tr>
<tr><th id="542">542</th><td>    } <b>else</b> <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Aggressive" title='Aggressive' data-use='m' data-ref="Aggressive">Aggressive</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::DT" title='(anonymous namespace)::PeepholeOptimizer::DT' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(&amp;<a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB">MBB</a>, <a class="local col5 ref" href="#75UseMBB" title='UseMBB' data-ref="75UseMBB">UseMBB</a>)) {</td></tr>
<tr><th id="543">543</th><td>      <i>// We may want to extend the live range of the extension result in order</i></td></tr>
<tr><th id="544">544</th><td><i>      // to replace these uses.</i></td></tr>
<tr><th id="545">545</th><td>      <a class="local col1 ref" href="#71ExtendedUses" title='ExtendedUses' data-ref="71ExtendedUses">ExtendedUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#73UseMO" title='UseMO' data-ref="73UseMO">UseMO</a>);</td></tr>
<tr><th id="546">546</th><td>    } <b>else</b> {</td></tr>
<tr><th id="547">547</th><td>      <i>// Both will be live out of the def MBB anyway. Don't extend live range of</i></td></tr>
<tr><th id="548">548</th><td><i>      // the extension result.</i></td></tr>
<tr><th id="549">549</th><td>      <a class="local col2 ref" href="#72ExtendLife" title='ExtendLife' data-ref="72ExtendLife">ExtendLife</a> = <b>false</b>;</td></tr>
<tr><th id="550">550</th><td>      <b>break</b>;</td></tr>
<tr><th id="551">551</th><td>    }</td></tr>
<tr><th id="552">552</th><td>  }</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col2 ref" href="#72ExtendLife" title='ExtendLife' data-ref="72ExtendLife">ExtendLife</a> &amp;&amp; !<a class="local col1 ref" href="#71ExtendedUses" title='ExtendedUses' data-ref="71ExtendedUses">ExtendedUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="555">555</th><td>    <i>// Extend the liveness of the extension result.</i></td></tr>
<tr><th id="556">556</th><td>    <a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col1 ref" href="#71ExtendedUses" title='ExtendedUses' data-ref="71ExtendedUses">ExtendedUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col1 ref" href="#71ExtendedUses" title='ExtendedUses' data-ref="71ExtendedUses">ExtendedUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// Now replace all uses.</i></td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="local col6 decl" id="76Changed" title='Changed' data-type='bool' data-ref="76Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="560">560</th><td>  <b>if</b> (!<a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="561">561</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col7 decl" id="77PHIBBs" title='PHIBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="77PHIBBs">PHIBBs</dfn>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>    <i>// Look for PHI uses of the extended result, we don't want to extend the</i></td></tr>
<tr><th id="564">564</th><td><i>    // liveness of a PHI input. It breaks all kinds of assumptions down</i></td></tr>
<tr><th id="565">565</th><td><i>    // stream. A PHI use is expected to be the kill of its source values.</i></td></tr>
<tr><th id="566">566</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78UI" title='UI' data-type='llvm::MachineInstr &amp;' data-ref="78UI">UI</dfn> : <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>))</td></tr>
<tr><th id="567">567</th><td>      <b>if</b> (<a class="local col8 ref" href="#78UI" title='UI' data-ref="78UI">UI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="568">568</th><td>        <a class="local col7 ref" href="#77PHIBBs" title='PHIBBs' data-ref="77PHIBBs">PHIBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#78UI" title='UI' data-ref="78UI">UI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="79RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="79RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#63SrcReg" title='SrcReg' data-ref="63SrcReg">SrcReg</a>);</td></tr>
<tr><th id="571">571</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="80i" title='i' data-type='unsigned int' data-ref="80i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="81e" title='e' data-type='unsigned int' data-ref="81e">e</dfn> = <a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a> != <a class="local col1 ref" href="#81e" title='e' data-ref="81e">e</a>; ++<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>) {</td></tr>
<tr><th id="572">572</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="82UseMO" title='UseMO' data-type='llvm::MachineOperand *' data-ref="82UseMO">UseMO</dfn> = <a class="local col0 ref" href="#70Uses" title='Uses' data-ref="70Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>;</td></tr>
<tr><th id="573">573</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="83UseMI">UseMI</dfn> = <a class="local col2 ref" href="#82UseMO" title='UseMO' data-ref="82UseMO">UseMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="574">574</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84UseMBB" title='UseMBB' data-type='llvm::MachineBasicBlock *' data-ref="84UseMBB">UseMBB</dfn> = <a class="local col3 ref" href="#83UseMI" title='UseMI' data-ref="83UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="575">575</th><td>      <b>if</b> (<a class="local col7 ref" href="#77PHIBBs" title='PHIBBs' data-ref="77PHIBBs">PHIBBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col4 ref" href="#84UseMBB" title='UseMBB' data-ref="84UseMBB">UseMBB</a>))</td></tr>
<tr><th id="576">576</th><td>        <b>continue</b>;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>      <i>// About to add uses of DstReg, clear DstReg's kill flags.</i></td></tr>
<tr><th id="579">579</th><td>      <b>if</b> (!<a class="local col6 ref" href="#76Changed" title='Changed' data-ref="76Changed">Changed</a>) {</td></tr>
<tr><th id="580">580</th><td>        <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>);</td></tr>
<tr><th id="581">581</th><td>        <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>, <a class="local col6 ref" href="#66DstRC" title='DstRC' data-ref="66DstRC">DstRC</a>);</td></tr>
<tr><th id="582">582</th><td>      }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="85NewVR" title='NewVR' data-type='unsigned int' data-ref="85NewVR">NewVR</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC">RC</a>);</td></tr>
<tr><th id="585">585</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="86Copy">Copy</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#84UseMBB" title='UseMBB' data-ref="84UseMBB">UseMBB</a></span>, <a class="local col3 ref" href="#83UseMI" title='UseMI' data-ref="83UseMI">UseMI</a>, <a class="local col3 ref" href="#83UseMI" title='UseMI' data-ref="83UseMI">UseMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="586">586</th><td>                                   <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col5 ref" href="#85NewVR" title='NewVR' data-ref="85NewVR">NewVR</a>)</td></tr>
<tr><th id="587">587</th><td>        .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64DstReg" title='DstReg' data-ref="64DstReg">DstReg</a>, <var>0</var>, <a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a>);</td></tr>
<tr><th id="588">588</th><td>      <i>// SubIdx applies to both SrcReg and DstReg when UseSrcSubIdx is set.</i></td></tr>
<tr><th id="589">589</th><td>      <b>if</b> (<a class="local col7 ref" href="#67UseSrcSubIdx" title='UseSrcSubIdx' data-ref="67UseSrcSubIdx">UseSrcSubIdx</a>) {</td></tr>
<tr><th id="590">590</th><td>        <a class="local col6 ref" href="#86Copy" title='Copy' data-ref="86Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col5 ref" href="#65SubIdx" title='SubIdx' data-ref="65SubIdx">SubIdx</a>);</td></tr>
<tr><th id="591">591</th><td>        <a class="local col6 ref" href="#86Copy" title='Copy' data-ref="86Copy">Copy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="592">592</th><td>      }</td></tr>
<tr><th id="593">593</th><td>      <a class="local col2 ref" href="#82UseMO" title='UseMO' data-ref="82UseMO">UseMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#85NewVR" title='NewVR' data-ref="85NewVR">NewVR</a>);</td></tr>
<tr><th id="594">594</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#139" title='NumReuse' data-ref="NumReuse">NumReuse</a>;</td></tr>
<tr><th id="595">595</th><td>      <a class="local col6 ref" href="#76Changed" title='Changed' data-ref="76Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="596">596</th><td>    }</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <b>return</b> <a class="local col6 ref" href="#76Changed" title='Changed' data-ref="76Changed">Changed</a>;</td></tr>
<tr><th id="600">600</th><td>}</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">/// If the instruction is a compare and the previous instruction it's comparing</i></td></tr>
<tr><th id="603">603</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">/// against already sets (or could be modified to set) the same flag as the</i></td></tr>
<tr><th id="604">604</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">/// compare, then we can remove the comparison and use the flag from the</i></td></tr>
<tr><th id="605">605</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">/// previous instruction.</i></td></tr>
<tr><th id="606">606</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCmpInstr' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCmpInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">optimizeCmpInstr</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI">MI</dfn>) {</td></tr>
<tr><th id="607">607</th><td>  <i>// If this instruction is a comparison against zero and isn't comparing a</i></td></tr>
<tr><th id="608">608</th><td><i>  // physical register, we can try to optimize it.</i></td></tr>
<tr><th id="609">609</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88SrcReg" title='SrcReg' data-type='unsigned int' data-ref="88SrcReg">SrcReg</dfn>, <dfn class="local col9 decl" id="89SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="89SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="610">610</th><td>  <em>int</em> <dfn class="local col0 decl" id="90CmpMask" title='CmpMask' data-type='int' data-ref="90CmpMask">CmpMask</dfn>, <dfn class="local col1 decl" id="91CmpValue" title='CmpValue' data-type='int' data-ref="91CmpValue">CmpValue</dfn>;</td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::TargetInstrInfo::analyzeCompare' data-ref="_ZNK4llvm15TargetInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#89SrcReg2" title='SrcReg2' data-ref="89SrcReg2">SrcReg2</a></span>, <span class='refarg'><a class="local col0 ref" href="#90CmpMask" title='CmpMask' data-ref="90CmpMask">CmpMask</a></span>, <span class='refarg'><a class="local col1 ref" href="#91CmpValue" title='CmpValue' data-ref="91CmpValue">CmpValue</a></span>) ||</td></tr>
<tr><th id="612">612</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="613">613</th><td>      (<a class="local col9 ref" href="#89SrcReg2" title='SrcReg2' data-ref="89SrcReg2">SrcReg2</a> != <var>0</var> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#89SrcReg2" title='SrcReg2' data-ref="89SrcReg2">SrcReg2</a>)))</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <i>// Attempt to optimize the comparison instruction.</i></td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm15TargetInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI">MI</a></span>, <a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg">SrcReg</a>, <a class="local col9 ref" href="#89SrcReg2" title='SrcReg2' data-ref="89SrcReg2">SrcReg2</a>, <a class="local col0 ref" href="#90CmpMask" title='CmpMask' data-ref="90CmpMask">CmpMask</a>, <a class="local col1 ref" href="#91CmpValue" title='CmpValue' data-ref="91CmpValue">CmpValue</a>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>)) {</td></tr>
<tr><th id="618">618</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#140" title='NumCmps' data-ref="NumCmps">NumCmps</a>;</td></tr>
<tr><th id="619">619</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// Optimize a select instruction.</i></td></tr>
<tr><th id="626">626</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeSelect' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeSelect(llvm::MachineInstr &amp; MI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeSelect</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI">MI</dfn>,</td></tr>
<tr><th id="627">627</th><td>                            <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="93LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="93LocalMIs">LocalMIs</dfn>) {</td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94TrueOp" title='TrueOp' data-type='unsigned int' data-ref="94TrueOp">TrueOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95FalseOp" title='FalseOp' data-type='unsigned int' data-ref="95FalseOp">FalseOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="630">630</th><td>  <em>bool</em> <dfn class="local col6 decl" id="96Optimizable" title='Optimizable' data-type='bool' data-ref="96Optimizable">Optimizable</dfn> = <b>false</b>;</td></tr>
<tr><th id="631">631</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="97Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="97Cond">Cond</dfn>;</td></tr>
<tr><th id="632">632</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb" title='llvm::TargetInstrInfo::analyzeSelect' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeSelectERKNS_12MachineInstrERNS_15SmallVectorImplINS_14MachineOperandEEERjS8_Rb">analyzeSelect</a>(<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>, <span class='refarg'><a class="local col7 ref" href="#97Cond" title='Cond' data-ref="97Cond">Cond</a></span>, <span class='refarg'><a class="local col4 ref" href="#94TrueOp" title='TrueOp' data-ref="94TrueOp">TrueOp</a></span>, <span class='refarg'><a class="local col5 ref" href="#95FalseOp" title='FalseOp' data-ref="95FalseOp">FalseOp</a></span>, <span class='refarg'><a class="local col6 ref" href="#96Optimizable" title='Optimizable' data-ref="96Optimizable">Optimizable</a></span>))</td></tr>
<tr><th id="633">633</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (!<a class="local col6 ref" href="#96Optimizable" title='Optimizable' data-ref="96Optimizable">Optimizable</a>)</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="636">636</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb" title='llvm::TargetInstrInfo::optimizeSelect' data-ref="_ZNK4llvm15TargetInstrInfo14optimizeSelectERNS_12MachineInstrERNS_15SmallPtrSetImplIPS1_EEb">optimizeSelect</a>(<span class='refarg'><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#93LocalMIs" title='LocalMIs' data-ref="93LocalMIs">LocalMIs</a></span>))</td></tr>
<tr><th id="637">637</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="638">638</th><td>  <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="639">639</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#143" title='NumSelects' data-ref="NumSelects">NumSelects</a>;</td></tr>
<tr><th id="640">640</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="641">641</th><td>}</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE">/// Check if a simpler conditional branch can be generated.</i></td></tr>
<tr><th id="644">644</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCondBranch' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCondBranch(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI">MI</dfn>) {</td></tr>
<tr><th id="645">645</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::TargetInstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm15TargetInstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</a>(<span class='refarg'><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI">MI</a></span>);</td></tr>
<tr><th id="646">646</th><td>}</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// Try to find the next source that share the same register file</i></td></tr>
<tr><th id="649">649</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// for the value defined by<span class="command"> \p</span> <span class="arg">Reg</span> and<span class="command"> \p</span> <span class="arg">SubReg.</span></i></td></tr>
<tr><th id="650">650</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// When true is returned, the<span class="command"> \p</span> <span class="arg">RewriteMap</span> can be used by the client to</i></td></tr>
<tr><th id="651">651</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// retrieve all Def -&gt; Use along the way up to the next source. Any found</i></td></tr>
<tr><th id="652">652</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// Use that is not itself a key for another entry, is the next source to</i></td></tr>
<tr><th id="653">653</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// use. During the search for the next source, multiple sources can be found</i></td></tr>
<tr><th id="654">654</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// given multiple incoming sources of a PHI instruction. In this case, we</i></td></tr>
<tr><th id="655">655</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// look in each PHI source for the next source; all found next sources must</i></td></tr>
<tr><th id="656">656</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// share the same register file as<span class="command"> \p</span> <span class="arg">Reg</span> and<span class="command"> \p</span> <span class="arg">SubReg.</span> The client should</i></td></tr>
<tr><th id="657">657</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// then be capable to rewrite all intermediate PHIs to get the next source.</i></td></tr>
<tr><th id="658">658</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">/// <span class="command">\return</span> False if no alternative sources are available. True otherwise.</i></td></tr>
<tr><th id="659">659</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382" title='(anonymous namespace)::PeepholeOptimizer::findNextSource' data-type='bool (anonymous namespace)::PeepholeOptimizer::findNextSource(RegSubRegPair RegSubReg, RewriteMapTy &amp; RewriteMap)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">findNextSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col9 decl" id="99RegSubReg" title='RegSubReg' data-type='RegSubRegPair' data-ref="99RegSubReg">RegSubReg</dfn>,</td></tr>
<tr><th id="660">660</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> &amp;<dfn class="local col0 decl" id="100RewriteMap" title='RewriteMap' data-type='RewriteMapTy &amp;' data-ref="100RewriteMap">RewriteMap</dfn>) {</td></tr>
<tr><th id="661">661</th><td>  <i>// Do not try to find a new source for a physical register.</i></td></tr>
<tr><th id="662">662</th><td><i>  // So far we do not have any motivating example for doing that.</i></td></tr>
<tr><th id="663">663</th><td><i>  // Thus, instead of maintaining untested code, we will revisit that if</i></td></tr>
<tr><th id="664">664</th><td><i>  // that changes at some point.</i></td></tr>
<tr><th id="665">665</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='unsigned int' data-ref="101Reg">Reg</dfn> = <a class="local col9 ref" href="#99RegSubReg" title='RegSubReg' data-ref="99RegSubReg">RegSubReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>;</td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>))</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="668">668</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="102DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="102DefRC">DefRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="103SrcToLook" title='SrcToLook' data-type='SmallVector&lt;RegSubRegPair, 4&gt;' data-ref="103SrcToLook">SrcToLook</dfn>;</td></tr>
<tr><th id="671">671</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col4 decl" id="104CurSrcPair" title='CurSrcPair' data-type='RegSubRegPair' data-ref="104CurSrcPair">CurSrcPair</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col9 ref" href="#99RegSubReg" title='RegSubReg' data-ref="99RegSubReg">RegSubReg</a>;</td></tr>
<tr><th id="672">672</th><td>  <a class="local col3 ref" href="#103SrcToLook" title='SrcToLook' data-ref="103SrcToLook">SrcToLook</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>);</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="105PHICount" title='PHICount' data-type='unsigned int' data-ref="105PHICount">PHICount</dfn> = <var>0</var>;</td></tr>
<tr><th id="675">675</th><td>  <b>do</b> {</td></tr>
<tr><th id="676">676</th><td>    <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="local col3 ref" href="#103SrcToLook" title='SrcToLook' data-ref="103SrcToLook">SrcToLook</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="677">677</th><td>    <i>// As explained above, do not handle physical registers</i></td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>))</td></tr>
<tr><th id="679">679</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a> <dfn class="local col6 decl" id="106ValTracker" title='ValTracker' data-type='(anonymous namespace)::ValueTracker' data-ref="106ValTracker">ValTracker</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::ValueTracker::ValueTracker' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTrackerC1EjjRKN4llvm19MachineRegisterInfoEPKNS1_15TargetInstrInfoE">(</a><a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>, *<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <i>// Follow the chain of copies until we find a more suitable source, a phi</i></td></tr>
<tr><th id="684">684</th><td><i>    // or have to abort.</i></td></tr>
<tr><th id="685">685</th><td>    <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="686">686</th><td>      <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <dfn class="local col7 decl" id="107Res" title='Res' data-type='(anonymous namespace)::ValueTrackerResult' data-ref="107Res">Res</dfn> = <a class="local col6 ref" href="#106ValTracker" title='ValTracker' data-ref="106ValTracker">ValTracker</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv" title='(anonymous namespace)::ValueTracker::getNextSource' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">getNextSource</a>();</td></tr>
<tr><th id="687">687</th><td>      <i>// Abort at the end of a chain (without finding a suitable source).</i></td></tr>
<tr><th id="688">688</th><td>      <b>if</b> (!<a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv" title='(anonymous namespace)::ValueTrackerResult::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv">isValid</a>())</td></tr>
<tr><th id="689">689</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>      <i>// Insert the Def -&gt; Use entry for the recently found source.</i></td></tr>
<tr><th id="692">692</th><td>      <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <dfn class="local col8 decl" id="108CurSrcRes" title='CurSrcRes' data-type='(anonymous namespace)::ValueTrackerResult' data-ref="108CurSrcRes">CurSrcRes</dfn> = <a class="local col0 ref" href="#100RewriteMap" title='RewriteMap' data-ref="100RewriteMap">RewriteMap</a>.<a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-use='c' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>);</td></tr>
<tr><th id="693">693</th><td>      <b>if</b> (<a class="local col8 ref" href="#108CurSrcRes" title='CurSrcRes' data-ref="108CurSrcRes">CurSrcRes</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv" title='(anonymous namespace)::ValueTrackerResult::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="694">694</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurSrcRes == Res &amp;&amp; &quot;ValueTrackerResult found must match&quot;) ? void (0) : __assert_fail (&quot;CurSrcRes == Res &amp;&amp; \&quot;ValueTrackerResult found must match\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 694, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#108CurSrcRes" title='CurSrcRes' data-ref="108CurSrcRes">CurSrcRes</a> <a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResulteqERKS0_" title='(anonymous namespace)::ValueTrackerResult::operator==' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResulteqERKS0_">==</a> <a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a> &amp;&amp; <q>"ValueTrackerResult found must match"</q>);</td></tr>
<tr><th id="695">695</th><td>        <i>// An existent entry with multiple sources is a PHI cycle we must avoid.</i></td></tr>
<tr><th id="696">696</th><td><i>        // Otherwise it's an entry with a valid next source we already found.</i></td></tr>
<tr><th id="697">697</th><td>        <b>if</b> (<a class="local col8 ref" href="#108CurSrcRes" title='CurSrcRes' data-ref="108CurSrcRes">CurSrcRes</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="698">698</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;findNextSource: found PHI cycle, aborting...\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="699">699</th><td>                     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"findNextSource: found PHI cycle, aborting...\n"</q>);</td></tr>
<tr><th id="700">700</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="701">701</th><td>        }</td></tr>
<tr><th id="702">702</th><td>        <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>      }</td></tr>
<tr><th id="704">704</th><td>      <a class="local col0 ref" href="#100RewriteMap" title='RewriteMap' data-ref="100RewriteMap">RewriteMap</a>.<a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-use='c' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="tu ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a></span>, <span class='refarg'><a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a></span>));</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>      <i>// ValueTrackerResult usually have one source unless it's the result from</i></td></tr>
<tr><th id="707">707</th><td><i>      // a PHI instruction. Add the found PHI edges to be looked up further.</i></td></tr>
<tr><th id="708">708</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="109NumSrcs" title='NumSrcs' data-type='unsigned int' data-ref="109NumSrcs">NumSrcs</dfn> = <a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>();</td></tr>
<tr><th id="709">709</th><td>      <b>if</b> (<a class="local col9 ref" href="#109NumSrcs" title='NumSrcs' data-ref="109NumSrcs">NumSrcs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="710">710</th><td>        <a class="local col5 ref" href="#105PHICount" title='PHICount' data-ref="105PHICount">PHICount</a>++;</td></tr>
<tr><th id="711">711</th><td>        <b>if</b> (<a class="local col5 ref" href="#105PHICount" title='PHICount' data-ref="105PHICount">PHICount</a> &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RewritePHILimit" title='RewritePHILimit' data-use='m' data-ref="RewritePHILimit">RewritePHILimit</a>) {</td></tr>
<tr><th id="712">712</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;findNextSource: PHI limit reached\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"findNextSource: PHI limit reached\n"</q>);</td></tr>
<tr><th id="713">713</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="714">714</th><td>        }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110i" title='i' data-type='unsigned int' data-ref="110i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a> &lt; <a class="local col9 ref" href="#109NumSrcs" title='NumSrcs' data-ref="109NumSrcs">NumSrcs</a>; ++<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>)</td></tr>
<tr><th id="717">717</th><td>          <a class="local col3 ref" href="#103SrcToLook" title='SrcToLook' data-ref="103SrcToLook">SrcToLook</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi" title='(anonymous namespace)::ValueTrackerResult::getSrc' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi">getSrc</a>(<a class="local col0 ref" href="#110i" title='i' data-ref="110i">i</a>));</td></tr>
<tr><th id="718">718</th><td>        <b>break</b>;</td></tr>
<tr><th id="719">719</th><td>      }</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>      <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="local col7 ref" href="#107Res" title='Res' data-ref="107Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi" title='(anonymous namespace)::ValueTrackerResult::getSrc' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult6getSrcEi">getSrc</a>(<var>0</var>);</td></tr>
<tr><th id="722">722</th><td>      <i>// Do not extend the live-ranges of physical registers as they add</i></td></tr>
<tr><th id="723">723</th><td><i>      // constraints to the register allocator. Moreover, if we want to extend</i></td></tr>
<tr><th id="724">724</th><td><i>      // the live-range of a physical register, unlike SSA virtual register,</i></td></tr>
<tr><th id="725">725</th><td><i>      // we will have to check that they aren't redefine before the related use.</i></td></tr>
<tr><th id="726">726</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>))</td></tr>
<tr><th id="727">727</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>      <i>// Keep following the chain if the value isn't any better yet.</i></td></tr>
<tr><th id="730">730</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="111SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="111SrcRC">SrcRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="731">731</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TRI" title='(anonymous namespace)::PeepholeOptimizer::TRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j" title='llvm::TargetRegisterInfo::shouldRewriteCopySrc' data-ref="_ZNK4llvm18TargetRegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j">shouldRewriteCopySrc</a>(<a class="local col2 ref" href="#102DefRC" title='DefRC' data-ref="102DefRC">DefRC</a>, <a class="local col9 ref" href="#99RegSubReg" title='RegSubReg' data-ref="99RegSubReg">RegSubReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>, <a class="local col1 ref" href="#111SrcRC" title='SrcRC' data-ref="111SrcRC">SrcRC</a>,</td></tr>
<tr><th id="732">732</th><td>                                     <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>))</td></tr>
<tr><th id="733">733</th><td>        <b>continue</b>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>      <i>// We currently cannot deal with subreg operands on PHI instructions</i></td></tr>
<tr><th id="736">736</th><td><i>      // (see insertPHI()).</i></td></tr>
<tr><th id="737">737</th><td>      <b>if</b> (<a class="local col5 ref" href="#105PHICount" title='PHICount' data-ref="105PHICount">PHICount</a> &gt; <var>0</var> &amp;&amp; <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> != <var>0</var>)</td></tr>
<tr><th id="738">738</th><td>        <b>continue</b>;</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>      <i>// We found a suitable source, and are done with this chain.</i></td></tr>
<tr><th id="741">741</th><td>      <b>break</b>;</td></tr>
<tr><th id="742">742</th><td>    }</td></tr>
<tr><th id="743">743</th><td>  } <b>while</b> (!<a class="local col3 ref" href="#103SrcToLook" title='SrcToLook' data-ref="103SrcToLook">SrcToLook</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  <i>// If we did not find a more suitable source, there is nothing to optimize.</i></td></tr>
<tr><th id="746">746</th><td>  <b>return</b> <a class="local col4 ref" href="#104CurSrcPair" title='CurSrcPair' data-ref="104CurSrcPair">CurSrcPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> != <a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>;</td></tr>
<tr><th id="747">747</th><td>}</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><i class="doc" data-doc="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">/// Insert a PHI instruction with incoming edges<span class="command"> \p</span> <span class="arg">SrcRegs</span> that are</i></td></tr>
<tr><th id="750">750</th><td><i class="doc" data-doc="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">/// guaranteed to have the same register class. This is necessary whenever we</i></td></tr>
<tr><th id="751">751</th><td><i class="doc" data-doc="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">/// successfully traverse a PHI instruction and find suitable sources coming</i></td></tr>
<tr><th id="752">752</th><td><i class="doc" data-doc="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">/// from its edges. By inserting a new PHI, we provide a rewritten PHI def</i></td></tr>
<tr><th id="753">753</th><td><i class="doc" data-doc="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">/// suitable to be used in a new COPY instruction.</i></td></tr>
<tr><th id="754">754</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="755">755</th><td><dfn class="tu decl def" id="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE" title='insertPHI' data-type='llvm::MachineInstr &amp; insertPHI(llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo &amp; TII, const SmallVectorImpl&lt;RegSubRegPair&gt; &amp; SrcRegs, llvm::MachineInstr &amp; OrigPHI)' data-ref="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">insertPHI</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="112MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="112MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col3 decl" id="113TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="113TII">TII</dfn>,</td></tr>
<tr><th id="756">756</th><td>          <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>&gt; &amp;<dfn class="local col4 decl" id="114SrcRegs" title='SrcRegs' data-type='const SmallVectorImpl&lt;RegSubRegPair&gt; &amp;' data-ref="114SrcRegs">SrcRegs</dfn>,</td></tr>
<tr><th id="757">757</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115OrigPHI" title='OrigPHI' data-type='llvm::MachineInstr &amp;' data-ref="115OrigPHI">OrigPHI</dfn>) {</td></tr>
<tr><th id="758">758</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SrcRegs.empty() &amp;&amp; &quot;No sources to create a PHI instruction?&quot;) ? void (0) : __assert_fail (&quot;!SrcRegs.empty() &amp;&amp; \&quot;No sources to create a PHI instruction?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 758, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#114SrcRegs" title='SrcRegs' data-ref="114SrcRegs">SrcRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"No sources to create a PHI instruction?"</q>);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="116NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="116NewRC">NewRC</dfn> = <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#114SrcRegs" title='SrcRegs' data-ref="114SrcRegs">SrcRegs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="761">761</th><td>  <i>// NewRC is only correct if no subregisters are involved. findNextSource()</i></td></tr>
<tr><th id="762">762</th><td><i>  // should have rejected those cases already.</i></td></tr>
<tr><th id="763">763</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcRegs[0].SubReg == 0 &amp;&amp; &quot;should not have subreg operand&quot;) ? void (0) : __assert_fail (&quot;SrcRegs[0].SubReg == 0 &amp;&amp; \&quot;should not have subreg operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 763, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#114SrcRegs" title='SrcRegs' data-ref="114SrcRegs">SrcRegs</a>[<var>0</var>].<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> == <var>0</var> &amp;&amp; <q>"should not have subreg operand"</q>);</td></tr>
<tr><th id="764">764</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117NewVR" title='NewVR' data-type='unsigned int' data-ref="117NewVR">NewVR</dfn> = <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col6 ref" href="#116NewRC" title='NewRC' data-ref="116NewRC">NewRC</a>);</td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="118MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="118MBB">MBB</dfn> = <a class="local col5 ref" href="#115OrigPHI" title='OrigPHI' data-ref="115OrigPHI">OrigPHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="766">766</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="119MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="119MIB">MIB</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#118MBB" title='MBB' data-ref="118MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#115OrigPHI" title='OrigPHI' data-ref="115OrigPHI">OrigPHI</a>, <a class="local col5 ref" href="#115OrigPHI" title='OrigPHI' data-ref="115OrigPHI">OrigPHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="767">767</th><td>                                    <a class="local col3 ref" href="#113TII" title='TII' data-ref="113TII">TII</a>.<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>), <a class="local col7 ref" href="#117NewVR" title='NewVR' data-ref="117NewVR">NewVR</a>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120MBBOpIdx" title='MBBOpIdx' data-type='unsigned int' data-ref="120MBBOpIdx">MBBOpIdx</dfn> = <var>2</var>;</td></tr>
<tr><th id="770">770</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col1 decl" id="121RegPair" title='RegPair' data-type='const RegSubRegPair &amp;' data-ref="121RegPair">RegPair</dfn> : <a class="local col4 ref" href="#114SrcRegs" title='SrcRegs' data-ref="114SrcRegs">SrcRegs</a>) {</td></tr>
<tr><th id="771">771</th><td>    <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#121RegPair" title='RegPair' data-ref="121RegPair">RegPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <var>0</var>, <a class="local col1 ref" href="#121RegPair" title='RegPair' data-ref="121RegPair">RegPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="772">772</th><td>    <a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col5 ref" href="#115OrigPHI" title='OrigPHI' data-ref="115OrigPHI">OrigPHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#120MBBOpIdx" title='MBBOpIdx' data-ref="120MBBOpIdx">MBBOpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="773">773</th><td>    <i>// Since we're extended the lifetime of RegPair.Reg, clear the</i></td></tr>
<tr><th id="774">774</th><td><i>    // kill flags to account for that and make RegPair.Reg reaches</i></td></tr>
<tr><th id="775">775</th><td><i>    // the new PHI.</i></td></tr>
<tr><th id="776">776</th><td>    <a class="local col2 ref" href="#112MRI" title='MRI' data-ref="112MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#121RegPair" title='RegPair' data-ref="121RegPair">RegPair</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="777">777</th><td>    <a class="local col0 ref" href="#120MBBOpIdx" title='MBBOpIdx' data-ref="120MBBOpIdx">MBBOpIdx</a> += <var>2</var>;</td></tr>
<tr><th id="778">778</th><td>  }</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>  <b>return</b> *<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#119MIB" title='MIB' data-ref="119MIB">MIB</a>;</td></tr>
<tr><th id="781">781</th><td>}</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><b>namespace</b> {</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><i class="doc" data-doc="(anonymousnamespace)::Rewriter">/// Interface to query instructions amenable to copy rewriting.</i></td></tr>
<tr><th id="786">786</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</dfn> {</td></tr>
<tr><th id="787">787</th><td><b>protected</b>:</td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-type='llvm::MachineInstr &amp;' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</dfn>;</td></tr>
<tr><th id="789">789</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</dfn> = <var>0</var>;   <i class="doc" data-doc="(anonymousnamespace)::Rewriter::CurrentSrcIdx">///&lt; The index of the source being rewritten.</i></td></tr>
<tr><th id="790">790</th><td><b>public</b>:</td></tr>
<tr><th id="791">791</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-type='void (anonymous namespace)::Rewriter::Rewriter(llvm::MachineInstr &amp; CopyLike)' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">Rewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122CopyLike" title='CopyLike' data-type='llvm::MachineInstr &amp;' data-ref="122CopyLike">CopyLike</dfn>) : <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>(<a class="local col2 ref" href="#122CopyLike" title='CopyLike' data-ref="122CopyLike">CopyLike</a>) {}</td></tr>
<tr><th id="792">792</th><td>  <b>virtual</b> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RewriterD1Ev" title='(anonymous namespace)::Rewriter::~Rewriter' data-type='void (anonymous namespace)::Rewriter::~Rewriter()' data-ref="_ZN12_GLOBAL__N_18RewriterD1Ev">~Rewriter</dfn>() {}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">/// Get the next rewritable source (SrcReg, SrcSubReg) and</i></td></tr>
<tr><th id="795">795</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// the related value that it affects (DstReg, DstSubReg).</i></td></tr>
<tr><th id="796">796</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// A source is considered rewritable if its register class and the</i></td></tr>
<tr><th id="797">797</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// register class of the related DstReg may not be register</i></td></tr>
<tr><th id="798">798</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// coalescer friendly. In other words, given a copy-like instruction</i></td></tr>
<tr><th id="799">799</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// not all the arguments may be returned at rewritable source, since</i></td></tr>
<tr><th id="800">800</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// some arguments are none to be register coalescer friendly.</i></td></tr>
<tr><th id="801">801</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="802">802</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Each call of this method moves the current source to the next</i></td></tr>
<tr><th id="803">803</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// rewritable source.</i></td></tr>
<tr><th id="804">804</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// For instance, let CopyLike be the instruction to rewrite.</i></td></tr>
<tr><th id="805">805</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// CopyLike has one definition and one source:</i></td></tr>
<tr><th id="806">806</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// dst.dstSubIdx = CopyLike src.srcSubIdx.</i></td></tr>
<tr><th id="807">807</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="808">808</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// The first call will give the first rewritable source, i.e.,</i></td></tr>
<tr><th id="809">809</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// the only source this instruction has:</i></td></tr>
<tr><th id="810">810</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (SrcReg, SrcSubReg) = (src, srcSubIdx).</i></td></tr>
<tr><th id="811">811</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// This source defines the whole definition, i.e.,</i></td></tr>
<tr><th id="812">812</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (DstReg, DstSubReg) = (dst, dstSubIdx).</i></td></tr>
<tr><th id="813">813</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="814">814</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// The second and subsequent calls will return false, as there is only one</i></td></tr>
<tr><th id="815">815</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// rewritable source.</i></td></tr>
<tr><th id="816">816</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="817">817</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// <span class="command">\return</span> True if a rewritable source has been found, false otherwise.</i></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// The output arguments are valid if and only if true is returned.</i></td></tr>
<tr><th id="819">819</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::Rewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::Rewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="123Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="123Src">Src</dfn>,</td></tr>
<tr><th id="820">820</th><td>                                       <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col4 decl" id="124Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="124Dst">Dst</dfn>) = <var>0</var>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj">/// Rewrite the current source with<span class="command"> \p</span> <span class="arg">NewReg</span> and<span class="command"> \p</span> <span class="arg">NewSubReg</span> if possible.</i></td></tr>
<tr><th id="823">823</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj">  /// <span class="command">\return</span> True if the rewriting was possible, false otherwise.</i></td></tr>
<tr><th id="824">824</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::Rewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::Rewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125NewReg" title='NewReg' data-type='unsigned int' data-ref="125NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="126NewSubReg">NewSubReg</dfn>) = <var>0</var>;</td></tr>
<tr><th id="825">825</th><td>};</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i class="doc" data-doc="(anonymousnamespace)::CopyRewriter">/// Rewriter for COPY instructions.</i></td></tr>
<tr><th id="828">828</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::CopyRewriter" title='(anonymous namespace)::CopyRewriter' data-ref="(anonymousnamespace)::CopyRewriter">CopyRewriter</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> {</td></tr>
<tr><th id="829">829</th><td><b>public</b>:</td></tr>
<tr><th id="830">830</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112CopyRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::CopyRewriter::CopyRewriter' data-type='void (anonymous namespace)::CopyRewriter::CopyRewriter(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_112CopyRewriterC1ERN4llvm12MachineInstrE">CopyRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="127MI">MI</dfn>) : <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>) {</td></tr>
<tr><th id="831">831</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy() &amp;&amp; &quot;Expected copy instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isCopy() &amp;&amp; \&quot;Expected copy instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 831, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"Expected copy instruction"</q>);</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>  <b>virtual</b> <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_112CopyRewriterD1Ev" title='(anonymous namespace)::CopyRewriter::~CopyRewriter' data-type='void (anonymous namespace)::CopyRewriter::~CopyRewriter()' data-ref="_ZN12_GLOBAL__N_112CopyRewriterD1Ev">~CopyRewriter</dfn>() = <b>default</b>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112CopyRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::CopyRewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::CopyRewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_112CopyRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col8 decl" id="128Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="128Src">Src</dfn>,</td></tr>
<tr><th id="836">836</th><td>                               <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col9 decl" id="129Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="129Dst">Dst</dfn>) override {</td></tr>
<tr><th id="837">837</th><td>    <i>// CurrentSrcIdx &gt; 0 means this function has already been called.</i></td></tr>
<tr><th id="838">838</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> &gt; <var>0</var>)</td></tr>
<tr><th id="839">839</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="840">840</th><td>    <i>// This is the first call to getNextRewritableSource.</i></td></tr>
<tr><th id="841">841</th><td><i>    // Move the CurrentSrcIdx to remember that we made that call.</i></td></tr>
<tr><th id="842">842</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> = <var>1</var>;</td></tr>
<tr><th id="843">843</th><td>    <i>// The rewritable source is the argument.</i></td></tr>
<tr><th id="844">844</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="130MOSrc" title='MOSrc' data-type='const llvm::MachineOperand &amp;' data-ref="130MOSrc">MOSrc</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="845">845</th><td>    <a class="local col8 ref" href="#128Src" title='Src' data-ref="128Src">Src</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col0 ref" href="#130MOSrc" title='MOSrc' data-ref="130MOSrc">MOSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#130MOSrc" title='MOSrc' data-ref="130MOSrc">MOSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="846">846</th><td>    <i>// What we track are the alternative sources of the definition.</i></td></tr>
<tr><th id="847">847</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="131MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="131MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="848">848</th><td>    <a class="local col9 ref" href="#129Dst" title='Dst' data-ref="129Dst">Dst</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col1 ref" href="#131MODef" title='MODef' data-ref="131MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#131MODef" title='MODef' data-ref="131MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_112CopyRewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::CopyRewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::CopyRewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_112CopyRewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="132NewReg" title='NewReg' data-type='unsigned int' data-ref="132NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="133NewSubReg">NewSubReg</dfn>) override {</td></tr>
<tr><th id="853">853</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> != <var>1</var>)</td></tr>
<tr><th id="854">854</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="855">855</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="134MOSrc" title='MOSrc' data-type='llvm::MachineOperand &amp;' data-ref="134MOSrc">MOSrc</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>);</td></tr>
<tr><th id="856">856</th><td>    <a class="local col4 ref" href="#134MOSrc" title='MOSrc' data-ref="134MOSrc">MOSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#132NewReg" title='NewReg' data-ref="132NewReg">NewReg</a>);</td></tr>
<tr><th id="857">857</th><td>    <a class="local col4 ref" href="#134MOSrc" title='MOSrc' data-ref="134MOSrc">MOSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#133NewSubReg" title='NewSubReg' data-ref="133NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="858">858</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>};</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><i class="doc" data-doc="(anonymousnamespace)::UncoalescableRewriter">/// Helper class to rewrite uncoalescable copy like instructions</i></td></tr>
<tr><th id="863">863</th><td><i class="doc" data-doc="(anonymousnamespace)::UncoalescableRewriter">/// into new COPY (coalescable friendly) instructions.</i></td></tr>
<tr><th id="864">864</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::UncoalescableRewriter" title='(anonymous namespace)::UncoalescableRewriter' data-ref="(anonymousnamespace)::UncoalescableRewriter">UncoalescableRewriter</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> {</td></tr>
<tr><th id="865">865</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::UncoalescableRewriter::NumDefs" title='(anonymous namespace)::UncoalescableRewriter::NumDefs' data-type='unsigned int' data-ref="(anonymousnamespace)::UncoalescableRewriter::NumDefs">NumDefs</dfn>;  <i class="doc" data-doc="(anonymousnamespace)::UncoalescableRewriter::NumDefs">///&lt; Number of defs in the bitcast.</i></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><b>public</b>:</td></tr>
<tr><th id="868">868</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::UncoalescableRewriter::UncoalescableRewriter' data-type='void (anonymous namespace)::UncoalescableRewriter::UncoalescableRewriter(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE">UncoalescableRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="135MI">MI</dfn>) : <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>) {</td></tr>
<tr><th id="869">869</th><td>    <a class="tu member" href="#(anonymousnamespace)::UncoalescableRewriter::NumDefs" title='(anonymous namespace)::UncoalescableRewriter::NumDefs' data-use='w' data-ref="(anonymousnamespace)::UncoalescableRewriter::NumDefs">NumDefs</a> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="870">870</th><td>  }</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">/// <span class="command">\see</span> See Rewriter::getNextRewritableSource()</i></td></tr>
<tr><th id="873">873</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// All such sources need to be considered rewritable in order to</i></td></tr>
<tr><th id="874">874</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// rewrite a uncoalescable copy-like instruction. This method return</i></td></tr>
<tr><th id="875">875</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// each definition that must be checked if rewritable.</i></td></tr>
<tr><th id="876">876</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::UncoalescableRewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::UncoalescableRewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col6 decl" id="136Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="136Src">Src</dfn>,</td></tr>
<tr><th id="877">877</th><td>                               <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col7 decl" id="137Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="137Dst">Dst</dfn>) override {</td></tr>
<tr><th id="878">878</th><td>    <i>// Find the next non-dead definition and continue from there.</i></td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> == <a class="tu member" href="#(anonymousnamespace)::UncoalescableRewriter::NumDefs" title='(anonymous namespace)::UncoalescableRewriter::NumDefs' data-use='r' data-ref="(anonymousnamespace)::UncoalescableRewriter::NumDefs">NumDefs</a>)</td></tr>
<tr><th id="880">880</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>    <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="883">883</th><td>      ++<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>;</td></tr>
<tr><th id="884">884</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> == <a class="tu member" href="#(anonymousnamespace)::UncoalescableRewriter::NumDefs" title='(anonymous namespace)::UncoalescableRewriter::NumDefs' data-use='r' data-ref="(anonymousnamespace)::UncoalescableRewriter::NumDefs">NumDefs</a>)</td></tr>
<tr><th id="885">885</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="886">886</th><td>    }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>    <i>// What we track are the alternative sources of the definition.</i></td></tr>
<tr><th id="889">889</th><td>    <a class="local col6 ref" href="#136Src" title='Src' data-ref="136Src">Src</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><var>0</var>, <var>0</var>);</td></tr>
<tr><th id="890">890</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="138MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="138MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>);</td></tr>
<tr><th id="891">891</th><td>    <a class="local col7 ref" href="#137Dst" title='Dst' data-ref="137Dst">Dst</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col8 ref" href="#138MODef" title='MODef' data-ref="138MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#138MODef" title='MODef' data-ref="138MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>++;</td></tr>
<tr><th id="894">894</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="895">895</th><td>  }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121UncoalescableRewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::UncoalescableRewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::UncoalescableRewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="139NewReg" title='NewReg' data-type='unsigned int' data-ref="139NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="140NewSubReg">NewSubReg</dfn>) override {</td></tr>
<tr><th id="898">898</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="899">899</th><td>  }</td></tr>
<tr><th id="900">900</th><td>};</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i class="doc" data-doc="(anonymousnamespace)::InsertSubregRewriter">/// Specialized rewriter for INSERT_SUBREG instruction.</i></td></tr>
<tr><th id="903">903</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InsertSubregRewriter" title='(anonymous namespace)::InsertSubregRewriter' data-ref="(anonymousnamespace)::InsertSubregRewriter">InsertSubregRewriter</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> {</td></tr>
<tr><th id="904">904</th><td><b>public</b>:</td></tr>
<tr><th id="905">905</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120InsertSubregRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::InsertSubregRewriter::InsertSubregRewriter' data-type='void (anonymous namespace)::InsertSubregRewriter::InsertSubregRewriter(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_120InsertSubregRewriterC1ERN4llvm12MachineInstrE">InsertSubregRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="141MI">MI</dfn>) : <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>) {</td></tr>
<tr><th id="906">906</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isInsertSubreg() &amp;&amp; &quot;Invalid instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isInsertSubreg() &amp;&amp; \&quot;Invalid instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 906, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() &amp;&amp; <q>"Invalid instruction"</q>);</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">/// <span class="command">\see</span> See Rewriter::getNextRewritableSource()</i></td></tr>
<tr><th id="910">910</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Here CopyLike has the following form:</i></td></tr>
<tr><th id="911">911</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// dst = INSERT_SUBREG Src1, Src2.src2SubIdx, subIdx.</i></td></tr>
<tr><th id="912">912</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Src1 has the same register class has dst, hence, there is</i></td></tr>
<tr><th id="913">913</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// nothing to rewrite.</i></td></tr>
<tr><th id="914">914</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Src2.src2SubIdx, may not be register coalescer friendly.</i></td></tr>
<tr><th id="915">915</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Therefore, the first call to this method returns:</i></td></tr>
<tr><th id="916">916</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (SrcReg, SrcSubReg) = (Src2, src2SubIdx).</i></td></tr>
<tr><th id="917">917</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (DstReg, DstSubReg) = (dst, subIdx).</i></td></tr>
<tr><th id="918">918</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="919">919</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Subsequence calls will return false.</i></td></tr>
<tr><th id="920">920</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::InsertSubregRewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::InsertSubregRewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_120InsertSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col2 decl" id="142Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="142Src">Src</dfn>,</td></tr>
<tr><th id="921">921</th><td>                               <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="143Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="143Dst">Dst</dfn>) override {</td></tr>
<tr><th id="922">922</th><td>    <i>// If we already get the only source we can rewrite, return false.</i></td></tr>
<tr><th id="923">923</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> == <var>2</var>)</td></tr>
<tr><th id="924">924</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="925">925</th><td>    <i>// We are looking at v2 = INSERT_SUBREG v0, v1, sub0.</i></td></tr>
<tr><th id="926">926</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> = <var>2</var>;</td></tr>
<tr><th id="927">927</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144MOInsertedReg" title='MOInsertedReg' data-type='const llvm::MachineOperand &amp;' data-ref="144MOInsertedReg">MOInsertedReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="928">928</th><td>    <a class="local col2 ref" href="#142Src" title='Src' data-ref="142Src">Src</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col4 ref" href="#144MOInsertedReg" title='MOInsertedReg' data-ref="144MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#144MOInsertedReg" title='MOInsertedReg' data-ref="144MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="929">929</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="145MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="145MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>    <i>// We want to track something that is compatible with the</i></td></tr>
<tr><th id="932">932</th><td><i>    // partial definition.</i></td></tr>
<tr><th id="933">933</th><td>    <b>if</b> (<a class="local col5 ref" href="#145MODef" title='MODef' data-ref="145MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="934">934</th><td>      <i>// Bail if we have to compose sub-register indices.</i></td></tr>
<tr><th id="935">935</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="936">936</th><td>    <a class="local col3 ref" href="#143Dst" title='Dst' data-ref="143Dst">Dst</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col5 ref" href="#145MODef" title='MODef' data-ref="145MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="937">937</th><td>                        (<em>unsigned</em>)<a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="938">938</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120InsertSubregRewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::InsertSubregRewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::InsertSubregRewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_120InsertSubregRewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="146NewReg" title='NewReg' data-type='unsigned int' data-ref="146NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="147NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="147NewSubReg">NewSubReg</dfn>) override {</td></tr>
<tr><th id="942">942</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> != <var>2</var>)</td></tr>
<tr><th id="943">943</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="944">944</th><td>    <i>// We are rewriting the inserted reg.</i></td></tr>
<tr><th id="945">945</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="148MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="148MO">MO</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>);</td></tr>
<tr><th id="946">946</th><td>    <a class="local col8 ref" href="#148MO" title='MO' data-ref="148MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#146NewReg" title='NewReg' data-ref="146NewReg">NewReg</a>);</td></tr>
<tr><th id="947">947</th><td>    <a class="local col8 ref" href="#148MO" title='MO' data-ref="148MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#147NewSubReg" title='NewSubReg' data-ref="147NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="948">948</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td>};</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i class="doc" data-doc="(anonymousnamespace)::ExtractSubregRewriter">/// Specialized rewriter for EXTRACT_SUBREG instruction.</i></td></tr>
<tr><th id="953">953</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ExtractSubregRewriter" title='(anonymous namespace)::ExtractSubregRewriter' data-ref="(anonymousnamespace)::ExtractSubregRewriter">ExtractSubregRewriter</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> {</td></tr>
<tr><th id="954">954</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ExtractSubregRewriter::TII" title='(anonymous namespace)::ExtractSubregRewriter::TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="(anonymousnamespace)::ExtractSubregRewriter::TII">TII</dfn>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><b>public</b>:</td></tr>
<tr><th id="957">957</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121ExtractSubregRewriterC1ERN4llvm12MachineInstrERKNS1_15TargetInstrInfoE" title='(anonymous namespace)::ExtractSubregRewriter::ExtractSubregRewriter' data-type='void (anonymous namespace)::ExtractSubregRewriter::ExtractSubregRewriter(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZN12_GLOBAL__N_121ExtractSubregRewriterC1ERN4llvm12MachineInstrERKNS1_15TargetInstrInfoE">ExtractSubregRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="149MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="149MI">MI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="150TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="150TII">TII</dfn>)</td></tr>
<tr><th id="958">958</th><td>      : <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>), <a class="tu member" href="#(anonymousnamespace)::ExtractSubregRewriter::TII" title='(anonymous namespace)::ExtractSubregRewriter::TII' data-use='w' data-ref="(anonymousnamespace)::ExtractSubregRewriter::TII">TII</a>(<a class="local col0 ref" href="#150TII" title='TII' data-ref="150TII">TII</a>) {</td></tr>
<tr><th id="959">959</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isExtractSubreg() &amp;&amp; &quot;Invalid instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isExtractSubreg() &amp;&amp; \&quot;Invalid instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 959, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#149MI" title='MI' data-ref="149MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>() &amp;&amp; <q>"Invalid instruction"</q>);</td></tr>
<tr><th id="960">960</th><td>  }</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">/// <span class="command">\see</span> Rewriter::getNextRewritableSource()</i></td></tr>
<tr><th id="963">963</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Here CopyLike has the following form:</i></td></tr>
<tr><th id="964">964</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// dst.dstSubIdx = EXTRACT_SUBREG Src, subIdx.</i></td></tr>
<tr><th id="965">965</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// There is only one rewritable source: Src.subIdx,</i></td></tr>
<tr><th id="966">966</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// which defines dst.dstSubIdx.</i></td></tr>
<tr><th id="967">967</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::ExtractSubregRewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::ExtractSubregRewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_121ExtractSubregRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col1 decl" id="151Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="151Src">Src</dfn>,</td></tr>
<tr><th id="968">968</th><td>                               <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col2 decl" id="152Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="152Dst">Dst</dfn>) override {</td></tr>
<tr><th id="969">969</th><td>    <i>// If we already get the only source we can rewrite, return false.</i></td></tr>
<tr><th id="970">970</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> == <var>1</var>)</td></tr>
<tr><th id="971">971</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="972">972</th><td>    <i>// We are looking at v1 = EXTRACT_SUBREG v0, sub0.</i></td></tr>
<tr><th id="973">973</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> = <var>1</var>;</td></tr>
<tr><th id="974">974</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="153MOExtractedReg" title='MOExtractedReg' data-type='const llvm::MachineOperand &amp;' data-ref="153MOExtractedReg">MOExtractedReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="975">975</th><td>    <i>// If we have to compose sub-register indices, bail out.</i></td></tr>
<tr><th id="976">976</th><td>    <b>if</b> (<a class="local col3 ref" href="#153MOExtractedReg" title='MOExtractedReg' data-ref="153MOExtractedReg">MOExtractedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="977">977</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>    <a class="local col1 ref" href="#151Src" title='Src' data-ref="151Src">Src</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col3 ref" href="#153MOExtractedReg" title='MOExtractedReg' data-ref="153MOExtractedReg">MOExtractedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="980">980</th><td>                        <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>    <i>// We want to track something that is compatible with the definition.</i></td></tr>
<tr><th id="983">983</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="154MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="154MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="984">984</th><td>    <a class="local col2 ref" href="#152Dst" title='Dst' data-ref="152Dst">Dst</a> <a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::operator=' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairaSEOS1_">=</a> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col4 ref" href="#154MODef" title='MODef' data-ref="154MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#154MODef" title='MODef' data-ref="154MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="985">985</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="986">986</th><td>  }</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121ExtractSubregRewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::ExtractSubregRewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::ExtractSubregRewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_121ExtractSubregRewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="155NewReg" title='NewReg' data-type='unsigned int' data-ref="155NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="156NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="156NewSubReg">NewSubReg</dfn>) override {</td></tr>
<tr><th id="989">989</th><td>    <i>// The only source we can rewrite is the input register.</i></td></tr>
<tr><th id="990">990</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> != <var>1</var>)</td></tr>
<tr><th id="991">991</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#155NewReg" title='NewReg' data-ref="155NewReg">NewReg</a>);</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>    <i>// If we find a source that does not require to extract something,</i></td></tr>
<tr><th id="996">996</th><td><i>    // rewrite the operation with a copy.</i></td></tr>
<tr><th id="997">997</th><td>    <b>if</b> (!<a class="local col6 ref" href="#156NewSubReg" title='NewSubReg' data-ref="156NewSubReg">NewSubReg</a>) {</td></tr>
<tr><th id="998">998</th><td>      <i>// Move the current index to an invalid position.</i></td></tr>
<tr><th id="999">999</th><td><i>      // We do not want another call to this method to be able</i></td></tr>
<tr><th id="1000">1000</th><td><i>      // to do any change.</i></td></tr>
<tr><th id="1001">1001</th><td>      <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> = -<var>1</var>;</td></tr>
<tr><th id="1002">1002</th><td>      <i>// Rewrite the operation as a COPY.</i></td></tr>
<tr><th id="1003">1003</th><td><i>      // Get rid of the sub-register index.</i></td></tr>
<tr><th id="1004">1004</th><td>      <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1005">1005</th><td>      <i>// Morph the operation into a COPY.</i></td></tr>
<tr><th id="1006">1006</th><td>      <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member" href="#(anonymousnamespace)::ExtractSubregRewriter::TII" title='(anonymous namespace)::ExtractSubregRewriter::TII' data-use='m' data-ref="(anonymousnamespace)::ExtractSubregRewriter::TII">TII</a>.<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>));</td></tr>
<tr><th id="1007">1007</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1008">1008</th><td>    }</td></tr>
<tr><th id="1009">1009</th><td>    <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#156NewSubReg" title='NewSubReg' data-ref="156NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="1010">1010</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1011">1011</th><td>  }</td></tr>
<tr><th id="1012">1012</th><td>};</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><i class="doc" data-doc="(anonymousnamespace)::RegSequenceRewriter">/// Specialized rewriter for REG_SEQUENCE instruction.</i></td></tr>
<tr><th id="1015">1015</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegSequenceRewriter" title='(anonymous namespace)::RegSequenceRewriter' data-ref="(anonymousnamespace)::RegSequenceRewriter">RegSequenceRewriter</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> {</td></tr>
<tr><th id="1016">1016</th><td><b>public</b>:</td></tr>
<tr><th id="1017">1017</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119RegSequenceRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::RegSequenceRewriter::RegSequenceRewriter' data-type='void (anonymous namespace)::RegSequenceRewriter::RegSequenceRewriter(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_119RegSequenceRewriterC1ERN4llvm12MachineInstrE">RegSequenceRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="157MI">MI</dfn>) : <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::Rewriter::Rewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_18RewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>) {</td></tr>
<tr><th id="1018">1018</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isRegSequence() &amp;&amp; &quot;Invalid instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isRegSequence() &amp;&amp; \&quot;Invalid instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1018, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() &amp;&amp; <q>"Invalid instruction"</q>);</td></tr>
<tr><th id="1019">1019</th><td>  }</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">/// <span class="command">\see</span> Rewriter::getNextRewritableSource()</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Here CopyLike has the following form:</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// dst = REG_SEQUENCE Src1.src1SubIdx, subIdx1, Src2.src2SubIdx, subIdx2.</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// Each call will return a different source, walking all the available</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// source.</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="1027">1027</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// The first call returns:</i></td></tr>
<tr><th id="1028">1028</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (SrcReg, SrcSubReg) = (Src1, src1SubIdx).</i></td></tr>
<tr><th id="1029">1029</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (DstReg, DstSubReg) = (dst, subIdx1).</i></td></tr>
<tr><th id="1030">1030</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// The second call returns:</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (SrcReg, SrcSubReg) = (Src2, src2SubIdx).</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// (DstReg, DstSubReg) = (dst, subIdx2).</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  ///</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// And so on, until all the sources have been traversed, then</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">  /// it returns false.</i></td></tr>
<tr><th id="1037">1037</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::RegSequenceRewriter::getNextRewritableSource' data-type='bool (anonymous namespace)::RegSequenceRewriter::getNextRewritableSource(RegSubRegPair &amp; Src, RegSubRegPair &amp; Dst)' data-ref="_ZN12_GLOBAL__N_119RegSequenceRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</dfn>(<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col8 decl" id="158Src" title='Src' data-type='RegSubRegPair &amp;' data-ref="158Src">Src</dfn>,</td></tr>
<tr><th id="1038">1038</th><td>                               <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col9 decl" id="159Dst" title='Dst' data-type='RegSubRegPair &amp;' data-ref="159Dst">Dst</dfn>) override {</td></tr>
<tr><th id="1039">1039</th><td>    <i>// We are looking at v0 = REG_SEQUENCE v1, sub1, v2, sub2, etc.</i></td></tr>
<tr><th id="1040">1040</th><td><i></i></td></tr>
<tr><th id="1041">1041</th><td><i>    // If this is the first call, move to the first argument.</i></td></tr>
<tr><th id="1042">1042</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> == <var>0</var>) {</td></tr>
<tr><th id="1043">1043</th><td>      <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> = <var>1</var>;</td></tr>
<tr><th id="1044">1044</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1045">1045</th><td>      <i>// Otherwise, move to the next argument and check that it is valid.</i></td></tr>
<tr><th id="1046">1046</th><td>      <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='w' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> += <var>2</var>;</td></tr>
<tr><th id="1047">1047</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1048">1048</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1049">1049</th><td>    }</td></tr>
<tr><th id="1050">1050</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="160MOInsertedReg" title='MOInsertedReg' data-type='const llvm::MachineOperand &amp;' data-ref="160MOInsertedReg">MOInsertedReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>);</td></tr>
<tr><th id="1051">1051</th><td>    <a class="local col8 ref" href="#158Src" title='Src' data-ref="158Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col0 ref" href="#160MOInsertedReg" title='MOInsertedReg' data-ref="160MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1052">1052</th><td>    <i>// If we have to compose sub-register indices, bail out.</i></td></tr>
<tr><th id="1053">1053</th><td>    <b>if</b> ((<a class="local col8 ref" href="#158Src" title='Src' data-ref="158Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="local col0 ref" href="#160MOInsertedReg" title='MOInsertedReg' data-ref="160MOInsertedReg">MOInsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()))</td></tr>
<tr><th id="1054">1054</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>    <i>// We want to track something that is compatible with the related</i></td></tr>
<tr><th id="1057">1057</th><td><i>    // partial definition.</i></td></tr>
<tr><th id="1058">1058</th><td>    <a class="local col9 ref" href="#159Dst" title='Dst' data-ref="159Dst">Dst</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="161MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="161MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col9 ref" href="#159Dst" title='Dst' data-ref="159Dst">Dst</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col1 ref" href="#161MODef" title='MODef' data-ref="161MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1062">1062</th><td>    <i>// If we have to compose sub-registers, bail.</i></td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <a class="local col1 ref" href="#161MODef" title='MODef' data-ref="161MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>;</td></tr>
<tr><th id="1064">1064</th><td>  }</td></tr>
<tr><th id="1065">1065</th><td></td></tr>
<tr><th id="1066">1066</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119RegSequenceRewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::RegSequenceRewriter::RewriteCurrentSource' data-type='bool (anonymous namespace)::RegSequenceRewriter::RewriteCurrentSource(unsigned int NewReg, unsigned int NewSubReg)' data-ref="_ZN12_GLOBAL__N_119RegSequenceRewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="162NewReg" title='NewReg' data-type='unsigned int' data-ref="162NewReg">NewReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="163NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="163NewSubReg">NewSubReg</dfn>) override {</td></tr>
<tr><th id="1067">1067</th><td>    <i>// We cannot rewrite out of bound operands.</i></td></tr>
<tr><th id="1068">1068</th><td><i>    // Moreover, rewritable sources are at odd positions.</i></td></tr>
<tr><th id="1069">1069</th><td>    <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> &amp; <var>1</var>) != <var>1</var> || <a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a> &gt; <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="1070">1070</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="164MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="164MO">MO</dfn> = <a class="tu member" href="#(anonymousnamespace)::Rewriter::CopyLike" title='(anonymous namespace)::Rewriter::CopyLike' data-use='m' data-ref="(anonymousnamespace)::Rewriter::CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::Rewriter::CurrentSrcIdx" title='(anonymous namespace)::Rewriter::CurrentSrcIdx' data-use='r' data-ref="(anonymousnamespace)::Rewriter::CurrentSrcIdx">CurrentSrcIdx</a>);</td></tr>
<tr><th id="1073">1073</th><td>    <a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#162NewReg" title='NewReg' data-ref="162NewReg">NewReg</a>);</td></tr>
<tr><th id="1074">1074</th><td>    <a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#163NewSubReg" title='NewSubReg' data-ref="163NewSubReg">NewSubReg</a>);</td></tr>
<tr><th id="1075">1075</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1076">1076</th><td>  }</td></tr>
<tr><th id="1077">1077</th><td>};</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><i class="doc" data-doc="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE">/// Get the appropriated Rewriter for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc" data-doc="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE">/// <span class="command">\return</span> A pointer to a dynamically allocated Rewriter or nullptr if no</i></td></tr>
<tr><th id="1083">1083</th><td><i class="doc" data-doc="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE">/// rewriter works for<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="1084">1084</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a> *<dfn class="tu decl def" id="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE" title='getCopyRewriter' data-type='(anonymous namespace)::Rewriter * getCopyRewriter(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE">getCopyRewriter</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="165MI">MI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col6 decl" id="166TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="166TII">TII</dfn>) {</td></tr>
<tr><th id="1085">1085</th><td>  <i>// Handle uncoalescable copy-like instructions.</i></td></tr>
<tr><th id="1086">1086</th><td>  <b>if</b> (<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE" title='llvm::MachineInstr::isBitcast' data-ref="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE">isBitcast</a>() || <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</a>() || <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</a>() ||</td></tr>
<tr><th id="1087">1087</th><td>      <a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</a>())</td></tr>
<tr><th id="1088">1088</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::UncoalescableRewriter" title='(anonymous namespace)::UncoalescableRewriter' data-ref="(anonymousnamespace)::UncoalescableRewriter">UncoalescableRewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::UncoalescableRewriter::UncoalescableRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>);</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <b>switch</b> (<a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1091">1091</th><td>  <b>default</b>:</td></tr>
<tr><th id="1092">1092</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1094">1094</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CopyRewriter" title='(anonymous namespace)::CopyRewriter' data-ref="(anonymousnamespace)::CopyRewriter">CopyRewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_112CopyRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::CopyRewriter::CopyRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_112CopyRewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>);</td></tr>
<tr><th id="1095">1095</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="1096">1096</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::InsertSubregRewriter" title='(anonymous namespace)::InsertSubregRewriter' data-ref="(anonymousnamespace)::InsertSubregRewriter">InsertSubregRewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120InsertSubregRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::InsertSubregRewriter::InsertSubregRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_120InsertSubregRewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>);</td></tr>
<tr><th id="1097">1097</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="1098">1098</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ExtractSubregRewriter" title='(anonymous namespace)::ExtractSubregRewriter' data-ref="(anonymousnamespace)::ExtractSubregRewriter">ExtractSubregRewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121ExtractSubregRewriterC1ERN4llvm12MachineInstrERKNS1_15TargetInstrInfoE" title='(anonymous namespace)::ExtractSubregRewriter::ExtractSubregRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_121ExtractSubregRewriterC1ERN4llvm12MachineInstrERKNS1_15TargetInstrInfoE">(</a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>, <a class="local col6 ref" href="#166TII" title='TII' data-ref="166TII">TII</a>);</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="1100">1100</th><td>    <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RegSequenceRewriter" title='(anonymous namespace)::RegSequenceRewriter' data-ref="(anonymousnamespace)::RegSequenceRewriter">RegSequenceRewriter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119RegSequenceRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::RegSequenceRewriter::RegSequenceRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_119RegSequenceRewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col5 ref" href="#165MI" title='MI' data-ref="165MI">MI</a>);</td></tr>
<tr><th id="1101">1101</th><td>  }</td></tr>
<tr><th id="1102">1102</th><td>}</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// Given a<span class="command"> \p</span> <span class="arg">Def.Reg</span> and Def.SubReg  pair, use<span class="command"> \p</span> <span class="arg">RewriteMap</span> to find</i></td></tr>
<tr><th id="1105">1105</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// the new source to use for rewrite. If<span class="command"> \p</span> <span class="arg">HandleMultipleSources</span> is true and</i></td></tr>
<tr><th id="1106">1106</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// multiple sources for a given<span class="command"> \p</span> <span class="arg">Def</span> are found along the way, we found a</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// PHI instructions that needs to be rewritten.</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// TODO: HandleMultipleSources should be removed once we test PHI handling</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc" data-doc="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">/// with coalescable copies.</i></td></tr>
<tr><th id="1110">1110</th><td><em>static</em> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a></td></tr>
<tr><th id="1111">1111</th><td><dfn class="tu decl def" id="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633" title='getNewSource' data-type='RegSubRegPair getNewSource(llvm::MachineRegisterInfo * MRI, const llvm::TargetInstrInfo * TII, RegSubRegPair Def, const PeepholeOptimizer::RewriteMapTy &amp; RewriteMap, bool HandleMultipleSources = true)' data-ref="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">getNewSource</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="167MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="167MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="168TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="168TII">TII</dfn>,</td></tr>
<tr><th id="1112">1112</th><td>             <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col9 decl" id="169Def" title='Def' data-type='RegSubRegPair' data-ref="169Def">Def</dfn>,</td></tr>
<tr><th id="1113">1113</th><td>             <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> &amp;<dfn class="local col0 decl" id="170RewriteMap" title='RewriteMap' data-type='const PeepholeOptimizer::RewriteMapTy &amp;' data-ref="170RewriteMap">RewriteMap</dfn>,</td></tr>
<tr><th id="1114">1114</th><td>             <em>bool</em> <dfn class="local col1 decl" id="171HandleMultipleSources" title='HandleMultipleSources' data-type='bool' data-ref="171HandleMultipleSources">HandleMultipleSources</dfn> = <b>true</b>) {</td></tr>
<tr><th id="1115">1115</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col2 decl" id="172LookupSrc" title='LookupSrc' data-type='RegSubRegPair' data-ref="172LookupSrc">LookupSrc</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col9 ref" href="#169Def" title='Def' data-ref="169Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col9 ref" href="#169Def" title='Def' data-ref="169Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1116">1116</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="1117">1117</th><td>    <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <dfn class="local col3 decl" id="173Res" title='Res' data-type='(anonymous namespace)::ValueTrackerResult' data-ref="173Res">Res</dfn> = <a class="local col0 ref" href="#170RewriteMap" title='RewriteMap' data-ref="170RewriteMap">RewriteMap</a>.<a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-use='c' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col2 ref" href="#172LookupSrc" title='LookupSrc' data-ref="172LookupSrc">LookupSrc</a>);</td></tr>
<tr><th id="1118">1118</th><td>    <i>// If there are no entries on the map, LookupSrc is the new source.</i></td></tr>
<tr><th id="1119">1119</th><td>    <b>if</b> (!<a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv" title='(anonymous namespace)::ValueTrackerResult::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv">isValid</a>())</td></tr>
<tr><th id="1120">1120</th><td>      <b>return</b> <a class="local col2 ref" href="#172LookupSrc" title='LookupSrc' data-ref="172LookupSrc">LookupSrc</a>;</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>    <i>// There's only one source for this definition, keep searching...</i></td></tr>
<tr><th id="1123">1123</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="174NumSrcs" title='NumSrcs' data-type='unsigned int' data-ref="174NumSrcs">NumSrcs</dfn> = <a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>();</td></tr>
<tr><th id="1124">1124</th><td>    <b>if</b> (<a class="local col4 ref" href="#174NumSrcs" title='NumSrcs' data-ref="174NumSrcs">NumSrcs</a> == <var>1</var>) {</td></tr>
<tr><th id="1125">1125</th><td>      <a class="local col2 ref" href="#172LookupSrc" title='LookupSrc' data-ref="172LookupSrc">LookupSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> = <a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</a>(<var>0</var>);</td></tr>
<tr><th id="1126">1126</th><td>      <a class="local col2 ref" href="#172LookupSrc" title='LookupSrc' data-ref="172LookupSrc">LookupSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a> = <a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1127">1127</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1128">1128</th><td>    }</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>    <i>// TODO: Remove once multiple srcs w/ coalescable copies are supported.</i></td></tr>
<tr><th id="1131">1131</th><td>    <b>if</b> (!<a class="local col1 ref" href="#171HandleMultipleSources" title='HandleMultipleSources' data-ref="171HandleMultipleSources">HandleMultipleSources</a>)</td></tr>
<tr><th id="1132">1132</th><td>      <b>break</b>;</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td>    <i>// Multiple sources, recurse into each source to find a new source</i></td></tr>
<tr><th id="1135">1135</th><td><i>    // for it. Then, rewrite the PHI accordingly to its new edges.</i></td></tr>
<tr><th id="1136">1136</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="175NewPHISrcs" title='NewPHISrcs' data-type='SmallVector&lt;RegSubRegPair, 4&gt;' data-ref="175NewPHISrcs">NewPHISrcs</dfn>;</td></tr>
<tr><th id="1137">1137</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="176i" title='i' data-type='unsigned int' data-ref="176i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#176i" title='i' data-ref="176i">i</a> &lt; <a class="local col4 ref" href="#174NumSrcs" title='NumSrcs' data-ref="174NumSrcs">NumSrcs</a>; ++<a class="local col6 ref" href="#176i" title='i' data-ref="176i">i</a>) {</td></tr>
<tr><th id="1138">1138</th><td>      <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col7 decl" id="177PHISrc" title='PHISrc' data-type='RegSubRegPair' data-ref="177PHISrc">PHISrc</dfn><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</a>(<a class="local col6 ref" href="#176i" title='i' data-ref="176i">i</a>), <a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</a>(<a class="local col6 ref" href="#176i" title='i' data-ref="176i">i</a>));</td></tr>
<tr><th id="1139">1139</th><td>      <a class="local col5 ref" href="#175NewPHISrcs" title='NewPHISrcs' data-ref="175NewPHISrcs">NewPHISrcs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="1140">1140</th><td>          <a class="tu ref" href="#_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633" title='getNewSource' data-use='c' data-ref="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">getNewSource</a>(<a class="local col7 ref" href="#167MRI" title='MRI' data-ref="167MRI">MRI</a>, <a class="local col8 ref" href="#168TII" title='TII' data-ref="168TII">TII</a>, <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col7 ref" href="#177PHISrc" title='PHISrc' data-ref="177PHISrc">PHISrc</a>, <a class="local col0 ref" href="#170RewriteMap" title='RewriteMap' data-ref="170RewriteMap">RewriteMap</a>, <a class="local col1 ref" href="#171HandleMultipleSources" title='HandleMultipleSources' data-ref="171HandleMultipleSources">HandleMultipleSources</a>));</td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <i>// Build the new PHI node and return its def register as the new source.</i></td></tr>
<tr><th id="1144">1144</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178OrigPHI" title='OrigPHI' data-type='llvm::MachineInstr &amp;' data-ref="178OrigPHI">OrigPHI</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;&gt;(*<a class="local col3 ref" href="#173Res" title='Res' data-ref="173Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv" title='(anonymous namespace)::ValueTrackerResult::getInst' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7getInstEv">getInst</a>());</td></tr>
<tr><th id="1145">1145</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179NewPHI" title='NewPHI' data-type='llvm::MachineInstr &amp;' data-ref="179NewPHI">NewPHI</dfn> = <a class="tu ref" href="#_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE" title='insertPHI' data-use='c' data-ref="_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE">insertPHI</a>(<span class='refarg'>*<a class="local col7 ref" href="#167MRI" title='MRI' data-ref="167MRI">MRI</a></span>, *<a class="local col8 ref" href="#168TII" title='TII' data-ref="168TII">TII</a>, <a class="local col5 ref" href="#175NewPHISrcs" title='NewPHISrcs' data-ref="175NewPHISrcs">NewPHISrcs</a>, <span class='refarg'><a class="local col8 ref" href="#178OrigPHI" title='OrigPHI' data-ref="178OrigPHI">OrigPHI</a></span>);</td></tr>
<tr><th id="1146">1146</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;-- getNewSource\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-- getNewSource\n"</q>);</td></tr>
<tr><th id="1147">1147</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;   Replacing: &quot; &lt;&lt; OrigPHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   Replacing: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#178OrigPHI" title='OrigPHI' data-ref="178OrigPHI">OrigPHI</a>);</td></tr>
<tr><th id="1148">1148</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;        With: &quot; &lt;&lt; NewPHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"        With: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#179NewPHI" title='NewPHI' data-ref="179NewPHI">NewPHI</a>);</td></tr>
<tr><th id="1149">1149</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="180MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="180MODef">MODef</dfn> = <a class="local col9 ref" href="#179NewPHI" title='NewPHI' data-ref="179NewPHI">NewPHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1150">1150</th><td>    <b>return</b> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><a class="local col0 ref" href="#180MODef" title='MODef' data-ref="180MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#180MODef" title='MODef' data-ref="180MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1151">1151</th><td>  }</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <b>return</b> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a><a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj">(</a><var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1154">1154</th><td>}</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// Optimize generic copy instructions to avoid cross register bank copy.</i></td></tr>
<tr><th id="1157">1157</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// The optimization looks through a chain of copies and tries to find a source</i></td></tr>
<tr><th id="1158">1158</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// that has a compatible register class.</i></td></tr>
<tr><th id="1159">1159</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// Two register classes are considered to be compatible if they share the same</i></td></tr>
<tr><th id="1160">1160</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// register bank.</i></td></tr>
<tr><th id="1161">1161</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// New copies issued by this optimization are register allocator</i></td></tr>
<tr><th id="1162">1162</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// friendly. This optimization does not remove any copy as it may</i></td></tr>
<tr><th id="1163">1163</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// overconstrain the register allocator, but replaces some operands</i></td></tr>
<tr><th id="1164">1164</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// when possible.</i></td></tr>
<tr><th id="1165">1165</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// <span class="command">\pre</span> isCoalescableCopy(*MI) is true.</i></td></tr>
<tr><th id="1166">1166</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">/// <span class="command">\return</span> True, when<span class="command"> \p</span> <span class="arg">MI</span> has been rewritten. False otherwise.</i></td></tr>
<tr><th id="1167">1167</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeCoalescableCopy(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">optimizeCoalescableCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="181MI">MI</dfn>) {</td></tr>
<tr><th id="1168">1168</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isCoalescableCopy(MI) &amp;&amp; &quot;Invalid argument&quot;) ? void (0) : __assert_fail (&quot;isCoalescableCopy(MI) &amp;&amp; \&quot;Invalid argument\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1168, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isCoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE">isCoalescableCopy</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>) &amp;&amp; <q>"Invalid argument"</q>);</td></tr>
<tr><th id="1169">1169</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getDesc().getNumDefs() == 1 &amp;&amp; &quot;Coalescer can understand multiple defs?!&quot;) ? void (0) : __assert_fail (&quot;MI.getDesc().getNumDefs() == 1 &amp;&amp; \&quot;Coalescer can understand multiple defs?!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="1170">1170</th><td>         <q>"Coalescer can understand multiple defs?!"</q>);</td></tr>
<tr><th id="1171">1171</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="182MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="182MODef">MODef</dfn> = <a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1172">1172</th><td>  <i>// Do not rewrite physical definitions.</i></td></tr>
<tr><th id="1173">1173</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#182MODef" title='MODef' data-ref="182MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1174">1174</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <em>bool</em> <dfn class="local col3 decl" id="183Changed" title='Changed' data-type='bool' data-ref="183Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1177">1177</th><td>  <i>// Get the right rewriter for the current copy.</i></td></tr>
<tr><th id="1178">1178</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Rewriter" title='(anonymous namespace)::Rewriter' data-ref="(anonymousnamespace)::Rewriter">Rewriter</a>&gt; <dfn class="local col4 decl" id="184CpyRewriter" title='CpyRewriter' data-type='std::unique_ptr&lt;Rewriter&gt;' data-ref="184CpyRewriter">CpyRewriter</dfn><a class="tu ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</a><a class="tu ref" href="#_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE" title='getCopyRewriter' data-use='c' data-ref="_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE">getCopyRewriter</a>(<span class='refarg'><a class="local col1 ref" href="#181MI" title='MI' data-ref="181MI">MI</a></span>, *<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>));</td></tr>
<tr><th id="1179">1179</th><td>  <i>// If none exists, bail out.</i></td></tr>
<tr><th id="1180">1180</th><td>  <b>if</b> (!<a class="tu ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-use='c' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col4 ref" href="#184CpyRewriter" title='CpyRewriter' data-ref="184CpyRewriter">CpyRewriter</a>)</td></tr>
<tr><th id="1181">1181</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1182">1182</th><td>  <i>// Rewrite each rewritable source.</i></td></tr>
<tr><th id="1183">1183</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col5 decl" id="185Src" title='Src' data-type='RegSubRegPair' data-ref="185Src">Src</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col6 decl" id="186TrackPair" title='TrackPair' data-type='RegSubRegPair' data-ref="186TrackPair">TrackPair</dfn>;</td></tr>
<tr><th id="1185">1185</th><td>  <b>while</b> (<a class="local col4 ref" href="#184CpyRewriter" title='CpyRewriter' data-ref="184CpyRewriter">CpyRewriter</a><a class="tu ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::Rewriter::getNextRewritableSource' data-use='c' data-ref="_ZN12_GLOBAL__N_18Rewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</a>(<span class='refarg'><a class="local col5 ref" href="#185Src" title='Src' data-ref="185Src">Src</a></span>, <span class='refarg'><a class="local col6 ref" href="#186TrackPair" title='TrackPair' data-ref="186TrackPair">TrackPair</a></span>)) {</td></tr>
<tr><th id="1186">1186</th><td>    <i>// Keep track of PHI nodes and its incoming edges when looking for sources.</i></td></tr>
<tr><th id="1187">1187</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> <a class="tu ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-use='c' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col7 decl" id="187RewriteMap" title='RewriteMap' data-type='RewriteMapTy' data-ref="187RewriteMap">RewriteMap</dfn>;</td></tr>
<tr><th id="1188">1188</th><td>    <i>// Try to find a more suitable source. If we failed to do so, or get the</i></td></tr>
<tr><th id="1189">1189</th><td><i>    // actual source, move to the next source.</i></td></tr>
<tr><th id="1190">1190</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382" title='(anonymous namespace)::PeepholeOptimizer::findNextSource' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">findNextSource</a>(<a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col6 ref" href="#186TrackPair" title='TrackPair' data-ref="186TrackPair">TrackPair</a>, <span class='refarg'><a class="local col7 ref" href="#187RewriteMap" title='RewriteMap' data-ref="187RewriteMap">RewriteMap</a></span>))</td></tr>
<tr><th id="1191">1191</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>    <i>// Get the new source to rewrite. TODO: Only enable handling of multiple</i></td></tr>
<tr><th id="1194">1194</th><td><i>    // sources (PHIs) once we have a motivating example and testcases for it.</i></td></tr>
<tr><th id="1195">1195</th><td>    <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col8 decl" id="188NewSrc" title='NewSrc' data-type='RegSubRegPair' data-ref="188NewSrc">NewSrc</dfn> = <a class="tu ref" href="#_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633" title='getNewSource' data-use='c' data-ref="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">getNewSource</a>(<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>, <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col6 ref" href="#186TrackPair" title='TrackPair' data-ref="186TrackPair">TrackPair</a>, <a class="local col7 ref" href="#187RewriteMap" title='RewriteMap' data-ref="187RewriteMap">RewriteMap</a>,</td></tr>
<tr><th id="1196">1196</th><td>                                        <i>/*HandleMultipleSources=*/</i><b>false</b>);</td></tr>
<tr><th id="1197">1197</th><td>    <b>if</b> (<a class="local col5 ref" href="#185Src" title='Src' data-ref="185Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> == <a class="local col8 ref" href="#188NewSrc" title='NewSrc' data-ref="188NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> || <a class="local col8 ref" href="#188NewSrc" title='NewSrc' data-ref="188NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="1198">1198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>    <i>// Rewrite source.</i></td></tr>
<tr><th id="1201">1201</th><td>    <b>if</b> (<a class="local col4 ref" href="#184CpyRewriter" title='CpyRewriter' data-ref="184CpyRewriter">CpyRewriter</a><a class="tu ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-use='c' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual tu ref" href="#_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj" title='(anonymous namespace)::Rewriter::RewriteCurrentSource' data-use='c' data-ref="_ZN12_GLOBAL__N_18Rewriter20RewriteCurrentSourceEjj">RewriteCurrentSource</a>(<a class="local col8 ref" href="#188NewSrc" title='NewSrc' data-ref="188NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col8 ref" href="#188NewSrc" title='NewSrc' data-ref="188NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>)) {</td></tr>
<tr><th id="1202">1202</th><td>      <i>// We may have extended the live-range of NewSrc, account for that.</i></td></tr>
<tr><th id="1203">1203</th><td>      <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#188NewSrc" title='NewSrc' data-ref="188NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="1204">1204</th><td>      <a class="local col3 ref" href="#183Changed" title='Changed' data-ref="183Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1205">1205</th><td>    }</td></tr>
<tr><th id="1206">1206</th><td>  }</td></tr>
<tr><th id="1207">1207</th><td>  <i>// TODO: We could have a clean-up method to tidy the instruction.</i></td></tr>
<tr><th id="1208">1208</th><td><i>  // E.g., v0 = INSERT_SUBREG v1, v1.sub0, sub0</i></td></tr>
<tr><th id="1209">1209</th><td><i>  // =&gt; v0 = COPY v1</i></td></tr>
<tr><th id="1210">1210</th><td><i>  // Currently we haven't seen motivating example for that and we</i></td></tr>
<tr><th id="1211">1211</th><td><i>  // want to avoid untested code.</i></td></tr>
<tr><th id="1212">1212</th><td>  <a class="ref" href="#145" title='NumRewrittenCopies' data-ref="NumRewrittenCopies">NumRewrittenCopies</a> <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticpLEj" title='llvm::Statistic::operator+=' data-ref="_ZN4llvm9StatisticpLEj">+=</a> <a class="local col3 ref" href="#183Changed" title='Changed' data-ref="183Changed">Changed</a>;</td></tr>
<tr><th id="1213">1213</th><td>  <b>return</b> <a class="local col3 ref" href="#183Changed" title='Changed' data-ref="183Changed">Changed</a>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">/// Rewrite the source found through<span class="command"> \p</span> <span class="arg">Def,</span> by using the<span class="command"> \p</span> <span class="arg">RewriteMap</span></i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">/// and create a new COPY instruction. More info about RewriteMap in</i></td></tr>
<tr><th id="1218">1218</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">/// PeepholeOptimizer::findNextSource. Right now this is only used to handle</i></td></tr>
<tr><th id="1219">1219</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">/// Uncoalescable copies, since they are copy like instructions that aren't</i></td></tr>
<tr><th id="1220">1220</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">/// recognized by the register allocator.</i></td></tr>
<tr><th id="1221">1221</th><td><a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;</td></tr>
<tr><th id="1222">1222</th><td><a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288" title='(anonymous namespace)::PeepholeOptimizer::rewriteSource' data-type='llvm::MachineInstr &amp; (anonymous namespace)::PeepholeOptimizer::rewriteSource(llvm::MachineInstr &amp; CopyLike, RegSubRegPair Def, RewriteMapTy &amp; RewriteMap)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">rewriteSource</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189CopyLike" title='CopyLike' data-type='llvm::MachineInstr &amp;' data-ref="189CopyLike">CopyLike</dfn>,</td></tr>
<tr><th id="1223">1223</th><td>                                 <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col0 decl" id="190Def" title='Def' data-type='RegSubRegPair' data-ref="190Def">Def</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> &amp;<dfn class="local col1 decl" id="191RewriteMap" title='RewriteMap' data-type='RewriteMapTy &amp;' data-ref="191RewriteMap">RewriteMap</dfn>) {</td></tr>
<tr><th id="1224">1224</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!TargetRegisterInfo::isPhysicalRegister(Def.Reg) &amp;&amp; &quot;We do not rewrite physical registers&quot;) ? void (0) : __assert_fail (&quot;!TargetRegisterInfo::isPhysicalRegister(Def.Reg) &amp;&amp; \&quot;We do not rewrite physical registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1225">1225</th><td>         <q>"We do not rewrite physical registers"</q>);</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <i>// Find the new source to use in the COPY rewrite.</i></td></tr>
<tr><th id="1228">1228</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <dfn class="local col2 decl" id="192NewSrc" title='NewSrc' data-type='RegSubRegPair' data-ref="192NewSrc">NewSrc</dfn> = <a class="tu ref" href="#_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633" title='getNewSource' data-use='c' data-ref="_ZL12getNewSourcePN4llvm19MachineRegisterInfoEPKNS_15TargetInstrInfoENS2_13RegSubRegPairERKNS_13SmallDenseMapIS5_N12_GLOBAL__N_118ValueTrackerResultEL14522633">getNewSource</a>(<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>, <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>, <a class="local col1 ref" href="#191RewriteMap" title='RewriteMap' data-ref="191RewriteMap">RewriteMap</a>);</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// Insert the COPY.</i></td></tr>
<tr><th id="1231">1231</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="193DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="193DefRC">DefRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="1232">1232</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194NewVReg" title='NewVReg' data-type='unsigned int' data-ref="194NewVReg">NewVReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#193DefRC" title='DefRC' data-ref="193DefRC">DefRC</a>);</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="195NewCopy" title='NewCopy' data-type='llvm::MachineInstr *' data-ref="195NewCopy">NewCopy</dfn> =</td></tr>
<tr><th id="1235">1235</th><td>      <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#189CopyLike" title='CopyLike' data-ref="189CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, &amp;<a class="local col9 ref" href="#189CopyLike" title='CopyLike' data-ref="189CopyLike">CopyLike</a>, <a class="local col9 ref" href="#189CopyLike" title='CopyLike' data-ref="189CopyLike">CopyLike</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1236">1236</th><td>              <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col4 ref" href="#194NewVReg" title='NewVReg' data-ref="194NewVReg">NewVReg</a>)</td></tr>
<tr><th id="1237">1237</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#192NewSrc" title='NewSrc' data-ref="192NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <var>0</var>, <a class="local col2 ref" href="#192NewSrc" title='NewSrc' data-ref="192NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <b>if</b> (<a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>) {</td></tr>
<tr><th id="1240">1240</th><td>    <a class="local col5 ref" href="#195NewCopy" title='NewCopy' data-ref="195NewCopy">NewCopy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1241">1241</th><td>    <a class="local col5 ref" href="#195NewCopy" title='NewCopy' data-ref="195NewCopy">NewCopy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="1242">1242</th><td>  }</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;-- RewriteSource\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-- RewriteSource\n"</q>);</td></tr>
<tr><th id="1245">1245</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;   Replacing: &quot; &lt;&lt; CopyLike; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   Replacing: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#189CopyLike" title='CopyLike' data-ref="189CopyLike">CopyLike</a>);</td></tr>
<tr><th id="1246">1246</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;        With: &quot; &lt;&lt; *NewCopy; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"        With: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#195NewCopy" title='NewCopy' data-ref="195NewCopy">NewCopy</a>);</td></tr>
<tr><th id="1247">1247</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col0 ref" href="#190Def" title='Def' data-ref="190Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col4 ref" href="#194NewVReg" title='NewVReg' data-ref="194NewVReg">NewVReg</a>);</td></tr>
<tr><th id="1248">1248</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col4 ref" href="#194NewVReg" title='NewVReg' data-ref="194NewVReg">NewVReg</a>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <i>// We extended the lifetime of NewSrc.Reg, clear the kill flags to</i></td></tr>
<tr><th id="1251">1251</th><td><i>  // account for that.</i></td></tr>
<tr><th id="1252">1252</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col2 ref" href="#192NewSrc" title='NewSrc' data-ref="192NewSrc">NewSrc</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>);</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <b>return</b> *<a class="local col5 ref" href="#195NewCopy" title='NewCopy' data-ref="195NewCopy">NewCopy</a>;</td></tr>
<tr><th id="1255">1255</th><td>}</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// Optimize copy-like instructions to create</i></td></tr>
<tr><th id="1258">1258</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// register coalescer friendly instruction.</i></td></tr>
<tr><th id="1259">1259</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// The optimization tries to kill-off the<span class="command"> \p</span> <span class="arg">MI</span> by looking</i></td></tr>
<tr><th id="1260">1260</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// through a chain of copies to find a source that has a compatible</i></td></tr>
<tr><th id="1261">1261</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// register class.</i></td></tr>
<tr><th id="1262">1262</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// If such a source is found, it replace<span class="command"> \p</span> <span class="arg">MI</span> by a generic COPY</i></td></tr>
<tr><th id="1263">1263</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// operation.</i></td></tr>
<tr><th id="1264">1264</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// <span class="command">\pre</span> isUncoalescableCopy(*MI) is true.</i></td></tr>
<tr><th id="1265">1265</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// <span class="command">\return</span> True, when<span class="command"> \p</span> <span class="arg">MI</span> has been optimized. In that case,<span class="command"> \p</span> <span class="arg">MI</span> has</i></td></tr>
<tr><th id="1266">1266</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// been removed from its parent.</i></td></tr>
<tr><th id="1267">1267</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">/// All COPY instructions created, are inserted in<span class="command"> \p</span> <span class="arg">LocalMIs.</span></i></td></tr>
<tr><th id="1268">1268</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeUncoalescableCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeUncoalescableCopy(llvm::MachineInstr &amp; MI, SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp; LocalMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeUncoalescableCopy</dfn>(</td></tr>
<tr><th id="1269">1269</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="197LocalMIs" title='LocalMIs' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="197LocalMIs">LocalMIs</dfn>) {</td></tr>
<tr><th id="1270">1270</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isUncoalescableCopy(MI) &amp;&amp; &quot;Invalid argument&quot;) ? void (0) : __assert_fail (&quot;isUncoalescableCopy(MI) &amp;&amp; \&quot;Invalid argument\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isUncoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE">isUncoalescableCopy</a>(<a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>) &amp;&amp; <q>"Invalid argument"</q>);</td></tr>
<tr><th id="1271">1271</th><td>  <a class="tu type" href="#(anonymousnamespace)::UncoalescableRewriter" title='(anonymous namespace)::UncoalescableRewriter' data-ref="(anonymousnamespace)::UncoalescableRewriter">UncoalescableRewriter</a> <dfn class="local col8 decl" id="198CpyRewriter" title='CpyRewriter' data-type='(anonymous namespace)::UncoalescableRewriter' data-ref="198CpyRewriter">CpyRewriter</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE" title='(anonymous namespace)::UncoalescableRewriter::UncoalescableRewriter' data-use='c' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriterC1ERN4llvm12MachineInstrE">(</a><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>);</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Rewrite each rewritable source by generating new COPYs. This works</i></td></tr>
<tr><th id="1274">1274</th><td><i>  // differently from optimizeCoalescableCopy since it first makes sure that all</i></td></tr>
<tr><th id="1275">1275</th><td><i>  // definitions can be rewritten.</i></td></tr>
<tr><th id="1276">1276</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy" title='(anonymous namespace)::PeepholeOptimizer::RewriteMapTy' data-type='SmallDenseMap&lt;RegSubRegPair, (anonymous namespace)::ValueTrackerResult&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RewriteMapTy">RewriteMapTy</a> <a class="tu ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-use='c' data-ref="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col9 decl" id="199RewriteMap" title='RewriteMap' data-type='RewriteMapTy' data-ref="199RewriteMap">RewriteMap</dfn>;</td></tr>
<tr><th id="1277">1277</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col0 decl" id="200Src" title='Src' data-type='RegSubRegPair' data-ref="200Src">Src</dfn>;</td></tr>
<tr><th id="1278">1278</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col1 decl" id="201Def" title='Def' data-type='RegSubRegPair' data-ref="201Def">Def</dfn>;</td></tr>
<tr><th id="1279">1279</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="202RewritePairs" title='RewritePairs' data-type='SmallVector&lt;RegSubRegPair, 4&gt;' data-ref="202RewritePairs">RewritePairs</dfn>;</td></tr>
<tr><th id="1280">1280</th><td>  <b>while</b> (<a class="local col8 ref" href="#198CpyRewriter" title='CpyRewriter' data-ref="198CpyRewriter">CpyRewriter</a>.<a class="virtual tu ref" href="#_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_" title='(anonymous namespace)::UncoalescableRewriter::getNextRewritableSource' data-use='c' data-ref="_ZN12_GLOBAL__N_121UncoalescableRewriter23getNextRewritableSourceERN4llvm15TargetInstrInfo13RegSubRegPairES4_">getNextRewritableSource</a>(<span class='refarg'><a class="local col0 ref" href="#200Src" title='Src' data-ref="200Src">Src</a></span>, <span class='refarg'><a class="local col1 ref" href="#201Def" title='Def' data-ref="201Def">Def</a></span>)) {</td></tr>
<tr><th id="1281">1281</th><td>    <i>// If a physical register is here, this is probably for a good reason.</i></td></tr>
<tr><th id="1282">1282</th><td><i>    // Do not rewrite that.</i></td></tr>
<tr><th id="1283">1283</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#201Def" title='Def' data-ref="201Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>))</td></tr>
<tr><th id="1284">1284</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>    <i>// If we do not know how to rewrite this definition, there is no point</i></td></tr>
<tr><th id="1287">1287</th><td><i>    // in trying to kill this instruction.</i></td></tr>
<tr><th id="1288">1288</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382" title='(anonymous namespace)::PeepholeOptimizer::findNextSource' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14findNextSourceEN4llvm15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS3_NS_18ValueTrackerResultELj4ENS1_1215733382">findNextSource</a>(<a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col1 ref" href="#201Def" title='Def' data-ref="201Def">Def</a>, <span class='refarg'><a class="local col9 ref" href="#199RewriteMap" title='RewriteMap' data-ref="199RewriteMap">RewriteMap</a></span>))</td></tr>
<tr><th id="1289">1289</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col2 ref" href="#202RewritePairs" title='RewritePairs' data-ref="202RewritePairs">RewritePairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#201Def" title='Def' data-ref="201Def">Def</a>);</td></tr>
<tr><th id="1292">1292</th><td>  }</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <i>// The change is possible for all defs, do it.</i></td></tr>
<tr><th id="1295">1295</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> &amp;<dfn class="local col3 decl" id="203Def" title='Def' data-type='const RegSubRegPair &amp;' data-ref="203Def">Def</dfn> : <a class="local col2 ref" href="#202RewritePairs" title='RewritePairs' data-ref="202RewritePairs">RewritePairs</a>) {</td></tr>
<tr><th id="1296">1296</th><td>    <i>// Rewrite the "copy" in a way the register coalescer understands.</i></td></tr>
<tr><th id="1297">1297</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204NewCopy" title='NewCopy' data-type='llvm::MachineInstr &amp;' data-ref="204NewCopy">NewCopy</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288" title='(anonymous namespace)::PeepholeOptimizer::rewriteSource' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288">rewriteSource</a>(<span class='refarg'><a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a></span>, <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#426" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1ERKS1_"></a><a class="local col3 ref" href="#203Def" title='Def' data-ref="203Def">Def</a>, <span class='refarg'><a class="local col9 ref" href="#199RewriteMap" title='RewriteMap' data-ref="199RewriteMap">RewriteMap</a></span>);</td></tr>
<tr><th id="1298">1298</th><td>    <a class="local col7 ref" href="#197LocalMIs" title='LocalMIs' data-ref="197LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col4 ref" href="#204NewCopy" title='NewCopy' data-ref="204NewCopy">NewCopy</a>);</td></tr>
<tr><th id="1299">1299</th><td>  }</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>  <i>// MI is now dead.</i></td></tr>
<tr><th id="1302">1302</th><td>  <a class="local col6 ref" href="#196MI" title='MI' data-ref="196MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1303">1303</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#144" title='NumUncoalescableCopies' data-ref="NumUncoalescableCopies">NumUncoalescableCopies</a>;</td></tr>
<tr><th id="1304">1304</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1305">1305</th><td>}</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">/// Check whether MI is a candidate for folding into a later instruction.</i></td></tr>
<tr><th id="1308">1308</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">/// We only fold loads to virtual registers and the virtual register defined</i></td></tr>
<tr><th id="1309">1309</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">/// has a single use.</i></td></tr>
<tr><th id="1310">1310</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::PeepholeOptimizer::isLoadFoldable' data-type='bool (anonymous namespace)::PeepholeOptimizer::isLoadFoldable(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 16&gt; &amp; FoldAsLoadDefCandidates)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">isLoadFoldable</dfn>(</td></tr>
<tr><th id="1311">1311</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="205MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt; &amp;<dfn class="local col6 decl" id="206FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-type='SmallSet&lt;unsigned int, 16&gt; &amp;' data-ref="206FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</dfn>) {</td></tr>
<tr><th id="1312">1312</th><td>  <b>if</b> (!<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE" title='llvm::MachineInstr::canFoldAsLoad' data-ref="_ZNK4llvm12MachineInstr13canFoldAsLoadENS0_9QueryTypeE">canFoldAsLoad</a>() || !<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1313">1313</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1314">1314</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="207MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="207MCID">MCID</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1315">1315</th><td>  <b>if</b> (<a class="local col7 ref" href="#207MCID" title='MCID' data-ref="207MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="1316">1316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="208Reg" title='Reg' data-type='unsigned int' data-ref="208Reg">Reg</dfn> = <a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1319">1319</th><td>  <i>// To reduce compilation time, we check MRI-&gt;hasOneNonDBGUse when inserting</i></td></tr>
<tr><th id="1320">1320</th><td><i>  // loads. It should be checked when processing uses of the load, since</i></td></tr>
<tr><th id="1321">1321</th><td><i>  // uses can be removed during peephole.</i></td></tr>
<tr><th id="1322">1322</th><td>  <b>if</b> (!<a class="local col5 ref" href="#205MI" title='MI' data-ref="205MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp;</td></tr>
<tr><th id="1323">1323</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#208Reg" title='Reg' data-ref="208Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1324">1324</th><td>      <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col8 ref" href="#208Reg" title='Reg' data-ref="208Reg">Reg</a>)) {</td></tr>
<tr><th id="1325">1325</th><td>    <a class="local col6 ref" href="#206FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="206FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#208Reg" title='Reg' data-ref="208Reg">Reg</a>);</td></tr>
<tr><th id="1326">1326</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1327">1327</th><td>  }</td></tr>
<tr><th id="1328">1328</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1329">1329</th><td>}</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950" title='(anonymous namespace)::PeepholeOptimizer::isMoveImmediate' data-type='bool (anonymous namespace)::PeepholeOptimizer::isMoveImmediate(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; ImmDefRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; ImmDefMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950">isMoveImmediate</dfn>(</td></tr>
<tr><th id="1332">1332</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="209MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col0 decl" id="210ImmDefRegs" title='ImmDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="210ImmDefRegs">ImmDefRegs</dfn>,</td></tr>
<tr><th id="1333">1333</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="211ImmDefMIs" title='ImmDefMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="211ImmDefMIs">ImmDefMIs</dfn>) {</td></tr>
<tr><th id="1334">1334</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="212MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="212MCID">MCID</dfn> = <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1335">1335</th><td>  <b>if</b> (!<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1337">1337</th><td>  <b>if</b> (<a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="1338">1338</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1339">1339</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="213Reg" title='Reg' data-type='unsigned int' data-ref="213Reg">Reg</dfn> = <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1340">1340</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#213Reg" title='Reg' data-ref="213Reg">Reg</a>)) {</td></tr>
<tr><th id="1341">1341</th><td>    <a class="local col1 ref" href="#211ImmDefMIs" title='ImmDefMIs' data-ref="211ImmDefMIs">ImmDefMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#213Reg" title='Reg' data-ref="213Reg">Reg</a></span>, &amp;<a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI">MI</a>));</td></tr>
<tr><th id="1342">1342</th><td>    <a class="local col0 ref" href="#210ImmDefRegs" title='ImmDefRegs' data-ref="210ImmDefRegs">ImmDefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col3 ref" href="#213Reg" title='Reg' data-ref="213Reg">Reg</a>);</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1344">1344</th><td>  }</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1347">1347</th><td>}</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">/// Try folding register operands that are defined by move immediate</i></td></tr>
<tr><th id="1350">1350</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">/// instructions, i.e. a trivial constant folding optimization, if</i></td></tr>
<tr><th id="1351">1351</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">/// and only if the def and use are in the same BB.</i></td></tr>
<tr><th id="1352">1352</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041" title='(anonymous namespace)::PeepholeOptimizer::foldImmediate' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldImmediate(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; ImmDefRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; ImmDefMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">foldImmediate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="214MI">MI</dfn>,</td></tr>
<tr><th id="1353">1353</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col5 decl" id="215ImmDefRegs" title='ImmDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="215ImmDefRegs">ImmDefRegs</dfn>,</td></tr>
<tr><th id="1354">1354</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="216ImmDefMIs" title='ImmDefMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="216ImmDefMIs">ImmDefMIs</dfn>) {</td></tr>
<tr><th id="1355">1355</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="217i" title='i' data-type='unsigned int' data-ref="217i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="218e" title='e' data-type='unsigned int' data-ref="218e">e</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#217i" title='i' data-ref="217i">i</a> != <a class="local col8 ref" href="#218e" title='e' data-ref="218e">e</a>; ++<a class="local col7 ref" href="#217i" title='i' data-ref="217i">i</a>) {</td></tr>
<tr><th id="1356">1356</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="219MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="219MO">MO</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#217i" title='i' data-ref="217i">i</a>);</td></tr>
<tr><th id="1357">1357</th><td>    <b>if</b> (!<a class="local col9 ref" href="#219MO" title='MO' data-ref="219MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#219MO" title='MO' data-ref="219MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1358">1358</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1359">1359</th><td>    <i>// Ignore dead implicit defs.</i></td></tr>
<tr><th id="1360">1360</th><td>    <b>if</b> (<a class="local col9 ref" href="#219MO" title='MO' data-ref="219MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <a class="local col9 ref" href="#219MO" title='MO' data-ref="219MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1361">1361</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1362">1362</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="220Reg" title='Reg' data-type='unsigned int' data-ref="220Reg">Reg</dfn> = <a class="local col9 ref" href="#219MO" title='MO' data-ref="219MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1363">1363</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#220Reg" title='Reg' data-ref="220Reg">Reg</a>))</td></tr>
<tr><th id="1364">1364</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1365">1365</th><td>    <b>if</b> (<a class="local col5 ref" href="#215ImmDefRegs" title='ImmDefRegs' data-ref="215ImmDefRegs">ImmDefRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col0 ref" href="#220Reg" title='Reg' data-ref="220Reg">Reg</a>) == <var>0</var>)</td></tr>
<tr><th id="1366">1366</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1367">1367</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::MachineInstr*,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,llvm::Machine4122868" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt; &gt;, unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,llvm::MachineInstr*,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,llvm::Machine4122868">iterator</a> <dfn class="local col1 decl" id="221II" title='II' data-type='DenseMap&lt;unsigned int, MachineInstr *&gt;::iterator' data-ref="221II">II</dfn> = <a class="local col6 ref" href="#216ImmDefMIs" title='ImmDefMIs' data-ref="216ImmDefMIs">ImmDefMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#220Reg" title='Reg' data-ref="220Reg">Reg</a>);</td></tr>
<tr><th id="1368">1368</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (II != ImmDefMIs.end() &amp;&amp; &quot;couldn&apos;t find immediate definition&quot;) ? void (0) : __assert_fail (&quot;II != ImmDefMIs.end() &amp;&amp; \&quot;couldn&apos;t find immediate definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1368, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#221II" title='II' data-ref="221II">II</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col6 ref" href="#216ImmDefMIs" title='ImmDefMIs' data-ref="216ImmDefMIs">ImmDefMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>() &amp;&amp; <q>"couldn't find immediate definition"</q>);</td></tr>
<tr><th id="1369">1369</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::TargetInstrInfo::FoldImmediate' data-ref="_ZNK4llvm15TargetInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</a>(<span class='refarg'><a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#221II" title='II' data-ref="221II">II</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a></span>, <a class="local col0 ref" href="#220Reg" title='Reg' data-ref="220Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>)) {</td></tr>
<tr><th id="1370">1370</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#141" title='NumImmFold' data-ref="NumImmFold">NumImmFold</a>;</td></tr>
<tr><th id="1371">1371</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1372">1372</th><td>    }</td></tr>
<tr><th id="1373">1373</th><td>  }</td></tr>
<tr><th id="1374">1374</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1375">1375</th><td>}</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// FIXME: This is very simple and misses some cases which should be handled when</i></td></tr>
<tr><th id="1378">1378</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// motivating examples are found.</i></td></tr>
<tr><th id="1379">1379</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">//</i></td></tr>
<tr><th id="1380">1380</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// The copy rewriting logic should look at uses as well as defs and be able to</i></td></tr>
<tr><th id="1381">1381</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// eliminate copies across blocks.</i></td></tr>
<tr><th id="1382">1382</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">//</i></td></tr>
<tr><th id="1383">1383</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// Later copies that are subregister extracts will also not be eliminated since</i></td></tr>
<tr><th id="1384">1384</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// only the first copy is considered.</i></td></tr>
<tr><th id="1385">1385</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">//</i></td></tr>
<tr><th id="1386">1386</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// e.g.</i></td></tr>
<tr><th id="1387">1387</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// %1 = COPY %0</i></td></tr>
<tr><th id="1388">1388</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// %2 = COPY %0:sub1</i></td></tr>
<tr><th id="1389">1389</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">//</i></td></tr>
<tr><th id="1390">1390</th><td><i  data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">// Should replace %2 uses with %1:sub1</i></td></tr>
<tr><th id="1391">1391</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldRedundantCopy(llvm::MachineInstr &amp; MI, SmallSet&lt;unsigned int, 4&gt; &amp; CopySrcRegs, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; CopyMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">foldRedundantCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="222MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="222MI">MI</dfn>,</td></tr>
<tr><th id="1392">1392</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col3 decl" id="223CopySrcRegs" title='CopySrcRegs' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="223CopySrcRegs">CopySrcRegs</dfn>,</td></tr>
<tr><th id="1393">1393</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="224CopyMIs" title='CopyMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="224CopyMIs">CopyMIs</dfn>) {</td></tr>
<tr><th id="1394">1394</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy() &amp;&amp; &quot;expected a COPY machine instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isCopy() &amp;&amp; \&quot;expected a COPY machine instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1394, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"expected a COPY machine instruction"</q>);</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="225SrcReg" title='SrcReg' data-type='unsigned int' data-ref="225SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1397">1397</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#225SrcReg" title='SrcReg' data-ref="225SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1398">1398</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="226DstReg" title='DstReg' data-type='unsigned int' data-ref="226DstReg">DstReg</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1401">1401</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#226DstReg" title='DstReg' data-ref="226DstReg">DstReg</a>))</td></tr>
<tr><th id="1402">1402</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <b>if</b> (<a class="local col3 ref" href="#223CopySrcRegs" title='CopySrcRegs' data-ref="223CopySrcRegs">CopySrcRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#225SrcReg" title='SrcReg' data-ref="225SrcReg">SrcReg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="1405">1405</th><td>    <i>// First copy of this reg seen.</i></td></tr>
<tr><th id="1406">1406</th><td>    <a class="local col4 ref" href="#224CopyMIs" title='CopyMIs' data-ref="224CopyMIs">CopyMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#225SrcReg" title='SrcReg' data-ref="225SrcReg">SrcReg</a></span>, &amp;<a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>));</td></tr>
<tr><th id="1407">1407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1408">1408</th><td>  }</td></tr>
<tr><th id="1409">1409</th><td></td></tr>
<tr><th id="1410">1410</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="227PrevCopy" title='PrevCopy' data-type='llvm::MachineInstr *' data-ref="227PrevCopy">PrevCopy</dfn> = <a class="local col4 ref" href="#224CopyMIs" title='CopyMIs' data-ref="224CopyMIs">CopyMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#225SrcReg" title='SrcReg' data-ref="225SrcReg">SrcReg</a>)<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228SrcSubReg" title='SrcSubReg' data-type='unsigned int' data-ref="228SrcSubReg">SrcSubReg</dfn> = <a class="local col2 ref" href="#222MI" title='MI' data-ref="222MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1413">1413</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="229PrevSrcSubReg" title='PrevSrcSubReg' data-type='unsigned int' data-ref="229PrevSrcSubReg">PrevSrcSubReg</dfn> = <a class="local col7 ref" href="#227PrevCopy" title='PrevCopy' data-ref="227PrevCopy">PrevCopy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td>  <i>// Can't replace different subregister extracts.</i></td></tr>
<tr><th id="1416">1416</th><td>  <b>if</b> (<a class="local col8 ref" href="#228SrcSubReg" title='SrcSubReg' data-ref="228SrcSubReg">SrcSubReg</a> != <a class="local col9 ref" href="#229PrevSrcSubReg" title='PrevSrcSubReg' data-ref="229PrevSrcSubReg">PrevSrcSubReg</a>)</td></tr>
<tr><th id="1417">1417</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1418">1418</th><td></td></tr>
<tr><th id="1419">1419</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="230PrevDstReg" title='PrevDstReg' data-type='unsigned int' data-ref="230PrevDstReg">PrevDstReg</dfn> = <a class="local col7 ref" href="#227PrevCopy" title='PrevCopy' data-ref="227PrevCopy">PrevCopy</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>  <i>// Only replace if the copy register class is the same.</i></td></tr>
<tr><th id="1422">1422</th><td><i>  //</i></td></tr>
<tr><th id="1423">1423</th><td><i>  // TODO: If we have multiple copies to different register classes, we may want</i></td></tr>
<tr><th id="1424">1424</th><td><i>  // to track multiple copies of the same source register.</i></td></tr>
<tr><th id="1425">1425</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#226DstReg" title='DstReg' data-ref="226DstReg">DstReg</a>) != <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#230PrevDstReg" title='PrevDstReg' data-ref="230PrevDstReg">PrevDstReg</a>))</td></tr>
<tr><th id="1426">1426</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col6 ref" href="#226DstReg" title='DstReg' data-ref="226DstReg">DstReg</a>, <a class="local col0 ref" href="#230PrevDstReg" title='PrevDstReg' data-ref="230PrevDstReg">PrevDstReg</a>);</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <i>// Lifetime of the previous copy has been extended.</i></td></tr>
<tr><th id="1431">1431</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col0 ref" href="#230PrevDstReg" title='PrevDstReg' data-ref="230PrevDstReg">PrevDstReg</a>);</td></tr>
<tr><th id="1432">1432</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1433">1433</th><td>}</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj" title='(anonymous namespace)::PeepholeOptimizer::isNAPhysCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::isNAPhysCopy(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">isNAPhysCopy</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="231Reg" title='Reg' data-type='unsigned int' data-ref="231Reg">Reg</dfn>) {</td></tr>
<tr><th id="1436">1436</th><td>  <b>return</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#231Reg" title='Reg' data-ref="231Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1437">1437</th><td>         !<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col1 ref" href="#231Reg" title='Reg' data-ref="231Reg">Reg</a>);</td></tr>
<tr><th id="1438">1438</th><td>}</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantNAPhysCopy' data-type='bool (anonymous namespace)::PeepholeOptimizer::foldRedundantNAPhysCopy(llvm::MachineInstr &amp; MI, DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp; NAPhysToVirtMIs)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">foldRedundantNAPhysCopy</dfn>(</td></tr>
<tr><th id="1441">1441</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>, <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="233NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="233NAPhysToVirtMIs">NAPhysToVirtMIs</dfn>) {</td></tr>
<tr><th id="1442">1442</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCopy() &amp;&amp; &quot;expected a COPY machine instruction&quot;) ? void (0) : __assert_fail (&quot;MI.isCopy() &amp;&amp; \&quot;expected a COPY machine instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1442, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"expected a COPY machine instruction"</q>);</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableNAPhysCopyOpt" title='DisableNAPhysCopyOpt' data-use='m' data-ref="DisableNAPhysCopyOpt">DisableNAPhysCopyOpt</a>)</td></tr>
<tr><th id="1445">1445</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1446">1446</th><td></td></tr>
<tr><th id="1447">1447</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="234DstReg" title='DstReg' data-type='unsigned int' data-ref="234DstReg">DstReg</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1448">1448</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="235SrcReg" title='SrcReg' data-type='unsigned int' data-ref="235SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj" title='(anonymous namespace)::PeepholeOptimizer::isNAPhysCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">isNAPhysCopy</a>(<a class="local col5 ref" href="#235SrcReg" title='SrcReg' data-ref="235SrcReg">SrcReg</a>) &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#234DstReg" title='DstReg' data-ref="234DstReg">DstReg</a>)) {</td></tr>
<tr><th id="1450">1450</th><td>    <i>// %vreg = COPY %physreg</i></td></tr>
<tr><th id="1451">1451</th><td><i>    // Avoid using a datastructure which can track multiple live non-allocatable</i></td></tr>
<tr><th id="1452">1452</th><td><i>    // phys-&gt;virt copies since LLVM doesn't seem to do this.</i></td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col3 ref" href="#233NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="233NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><a class="local col5 ref" href="#235SrcReg" title='SrcReg' data-ref="235SrcReg">SrcReg</a>, &amp;<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>});</td></tr>
<tr><th id="1454">1454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1455">1455</th><td>  }</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td>  <b>if</b> (!(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#235SrcReg" title='SrcReg' data-ref="235SrcReg">SrcReg</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj" title='(anonymous namespace)::PeepholeOptimizer::isNAPhysCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">isNAPhysCopy</a>(<a class="local col4 ref" href="#234DstReg" title='DstReg' data-ref="234DstReg">DstReg</a>)))</td></tr>
<tr><th id="1458">1458</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <i>// %physreg = COPY %vreg</i></td></tr>
<tr><th id="1461">1461</th><td>  <em>auto</em> <dfn class="local col6 decl" id="236PrevCopy" title='PrevCopy' data-type='llvm::DenseMapIterator&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt;, false&gt;' data-ref="236PrevCopy">PrevCopy</dfn> = <a class="local col3 ref" href="#233NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="233NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#234DstReg" title='DstReg' data-ref="234DstReg">DstReg</a>);</td></tr>
<tr><th id="1462">1462</th><td>  <b>if</b> (<a class="local col6 ref" href="#236PrevCopy" title='PrevCopy' data-ref="236PrevCopy">PrevCopy</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#233NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="233NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1463">1463</th><td>    <i>// We can't remove the copy: there was an intervening clobber of the</i></td></tr>
<tr><th id="1464">1464</th><td><i>    // non-allocatable physical register after the copy to virtual.</i></td></tr>
<tr><th id="1465">1465</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: intervening clobber forbids erasing &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: intervening clobber forbids erasing "</q></td></tr>
<tr><th id="1466">1466</th><td>                      <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>);</td></tr>
<tr><th id="1467">1467</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1468">1468</th><td>  }</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237PrevDstReg" title='PrevDstReg' data-type='unsigned int' data-ref="237PrevDstReg">PrevDstReg</dfn> = <a class="local col6 ref" href="#236PrevCopy" title='PrevCopy' data-ref="236PrevCopy">PrevCopy</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1471">1471</th><td>  <b>if</b> (<a class="local col7 ref" href="#237PrevDstReg" title='PrevDstReg' data-ref="237PrevDstReg">PrevDstReg</a> == <a class="local col5 ref" href="#235SrcReg" title='SrcReg' data-ref="235SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="1472">1472</th><td>    <i>// Remove the virt-&gt;phys copy: we saw the virtual register definition, and</i></td></tr>
<tr><th id="1473">1473</th><td><i>    // the non-allocatable physical register's state hasn't changed since then.</i></td></tr>
<tr><th id="1474">1474</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: erasing &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: erasing "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>);</td></tr>
<tr><th id="1475">1475</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#146" title='NumNAPhysCopies' data-ref="NumNAPhysCopies">NumNAPhysCopies</a>;</td></tr>
<tr><th id="1476">1476</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1477">1477</th><td>  }</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>  <i>// Potential missed optimization opportunity: we saw a different virtual</i></td></tr>
<tr><th id="1480">1480</th><td><i>  // register get a copy of the non-allocatable physical register, and we only</i></td></tr>
<tr><th id="1481">1481</th><td><i>  // track one such copy. Avoid getting confused by this new non-allocatable</i></td></tr>
<tr><th id="1482">1482</th><td><i>  // physical register definition, and remove it from the tracked copies.</i></td></tr>
<tr><th id="1483">1483</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: missed opportunity &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: missed opportunity "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>);</td></tr>
<tr><th id="1484">1484</th><td>  <a class="local col3 ref" href="#233NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="233NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIjPNS_12MachineInstrENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1ERKS8_"></a><a class="local col6 ref" href="#236PrevCopy" title='PrevCopy' data-ref="236PrevCopy">PrevCopy</a>);</td></tr>
<tr><th id="1485">1485</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1486">1486</th><td>}</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><i class="doc" data-doc="_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE">/// <span class="command">\bried</span> Returns true if<span class="command"> \p</span> <span class="arg">MO</span> is a virtual register operand.</i></td></tr>
<tr><th id="1489">1489</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE" title='isVirtualRegisterOperand' data-type='bool isVirtualRegisterOperand(llvm::MachineOperand &amp; MO)' data-ref="_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE">isVirtualRegisterOperand</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="238MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="238MO">MO</dfn>) {</td></tr>
<tr><th id="1490">1490</th><td>  <b>if</b> (!<a class="local col8 ref" href="#238MO" title='MO' data-ref="238MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1491">1491</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1492">1492</th><td>  <b>return</b> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#238MO" title='MO' data-ref="238MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1493">1493</th><td>}</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE" title='(anonymous namespace)::PeepholeOptimizer::findTargetRecurrence' data-type='bool (anonymous namespace)::PeepholeOptimizer::findTargetRecurrence(unsigned int Reg, const SmallSet&lt;unsigned int, 2&gt; &amp; TargetRegs, RecurrenceCycle &amp; RC)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">findTargetRecurrence</dfn>(</td></tr>
<tr><th id="1496">1496</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="239Reg" title='Reg' data-type='unsigned int' data-ref="239Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; &amp;<dfn class="local col0 decl" id="240TargetRegs" title='TargetRegs' data-type='const SmallSet&lt;unsigned int, 2&gt; &amp;' data-ref="240TargetRegs">TargetRegs</dfn>,</td></tr>
<tr><th id="1497">1497</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle" title='(anonymous namespace)::PeepholeOptimizer::RecurrenceCycle' data-type='SmallVector&lt;(anonymous namespace)::RecurrenceInstr, 4&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle">RecurrenceCycle</a> &amp;<dfn class="local col1 decl" id="241RC" title='RC' data-type='RecurrenceCycle &amp;' data-ref="241RC">RC</dfn>) {</td></tr>
<tr><th id="1498">1498</th><td>  <i>// Recurrence found if Reg is in TargetRegs.</i></td></tr>
<tr><th id="1499">1499</th><td>  <b>if</b> (<a class="local col0 ref" href="#240TargetRegs" title='TargetRegs' data-ref="240TargetRegs">TargetRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>))</td></tr>
<tr><th id="1500">1500</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>  <i>// TODO: Curerntly, we only allow the last instruction of the recurrence</i></td></tr>
<tr><th id="1503">1503</th><td><i>  // cycle (the instruction that feeds the PHI instruction) to have more than</i></td></tr>
<tr><th id="1504">1504</th><td><i>  // one uses to guarantee that commuting operands does not tie registers</i></td></tr>
<tr><th id="1505">1505</th><td><i>  // with overlapping live range. Once we have actual live range info of</i></td></tr>
<tr><th id="1506">1506</th><td><i>  // each register, this constraint can be relaxed.</i></td></tr>
<tr><th id="1507">1507</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>))</td></tr>
<tr><th id="1508">1508</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td>  <i>// Give up if the reccurrence chain length is longer than the limit.</i></td></tr>
<tr><th id="1511">1511</th><td>  <b>if</b> (<a class="local col1 ref" href="#241RC" title='RC' data-ref="241RC">RC</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxRecurrenceChain" title='MaxRecurrenceChain' data-use='m' data-ref="MaxRecurrenceChain">MaxRecurrenceChain</a>)</td></tr>
<tr><th id="1512">1512</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="242MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="242MI">MI</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a>(<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>));</td></tr>
<tr><th id="1515">1515</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="243Idx" title='Idx' data-type='unsigned int' data-ref="243Idx">Idx</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="local col9 ref" href="#239Reg" title='Reg' data-ref="239Reg">Reg</a>);</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <i>// Only interested in recurrences whose instructions have only one def, which</i></td></tr>
<tr><th id="1518">1518</th><td><i>  // is a virtual register.</i></td></tr>
<tr><th id="1519">1519</th><td>  <b>if</b> (<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="1520">1520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="244DefOp" title='DefOp' data-type='llvm::MachineOperand &amp;' data-ref="244DefOp">DefOp</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1523">1523</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE" title='isVirtualRegisterOperand' data-use='c' data-ref="_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE">isVirtualRegisterOperand</a>(<span class='refarg'><a class="local col4 ref" href="#244DefOp" title='DefOp' data-ref="244DefOp">DefOp</a></span>))</td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>  <i>// Check if def operand of MI is tied to any use operand. We are only</i></td></tr>
<tr><th id="1527">1527</th><td><i>  // interested in the case that all the instructions in the recurrence chain</i></td></tr>
<tr><th id="1528">1528</th><td><i>  // have there def operand tied with one of the use operand.</i></td></tr>
<tr><th id="1529">1529</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245TiedUseIdx" title='TiedUseIdx' data-type='unsigned int' data-ref="245TiedUseIdx">TiedUseIdx</dfn>;</td></tr>
<tr><th id="1530">1530</th><td>  <b>if</b> (!<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj" title='llvm::MachineInstr::isRegTiedToUseOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj">isRegTiedToUseOperand</a>(<var>0</var>, &amp;<a class="local col5 ref" href="#245TiedUseIdx" title='TiedUseIdx' data-ref="245TiedUseIdx">TiedUseIdx</a>))</td></tr>
<tr><th id="1531">1531</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <b>if</b> (<a class="local col3 ref" href="#243Idx" title='Idx' data-ref="243Idx">Idx</a> == <a class="local col5 ref" href="#245TiedUseIdx" title='TiedUseIdx' data-ref="245TiedUseIdx">TiedUseIdx</a>) {</td></tr>
<tr><th id="1534">1534</th><td>    <a class="local col1 ref" href="#241RC" title='RC' data-ref="241RC">RC</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::RecurrenceInstr" title='(anonymous namespace)::RecurrenceInstr' data-ref="(anonymousnamespace)::RecurrenceInstr">RecurrenceInstr</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrE" title='(anonymous namespace)::RecurrenceInstr::RecurrenceInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrE">(</a>&amp;<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>));</td></tr>
<tr><th id="1535">1535</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE" title='(anonymous namespace)::PeepholeOptimizer::findTargetRecurrence' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">findTargetRecurrence</a>(<a class="local col4 ref" href="#244DefOp" title='DefOp' data-ref="244DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#240TargetRegs" title='TargetRegs' data-ref="240TargetRegs">TargetRegs</a>, <span class='refarg'><a class="local col1 ref" href="#241RC" title='RC' data-ref="241RC">RC</a></span>);</td></tr>
<tr><th id="1536">1536</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1537">1537</th><td>    <i>// If Idx is not TiedUseIdx, check if Idx is commutable with TiedUseIdx.</i></td></tr>
<tr><th id="1538">1538</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="246CommIdx" title='CommIdx' data-type='unsigned int' data-ref="246CommIdx">CommIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="1539">1539</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'><a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#243Idx" title='Idx' data-ref="243Idx">Idx</a></span>, <span class='refarg'><a class="local col6 ref" href="#246CommIdx" title='CommIdx' data-ref="246CommIdx">CommIdx</a></span>) &amp;&amp; <a class="local col6 ref" href="#246CommIdx" title='CommIdx' data-ref="246CommIdx">CommIdx</a> == <a class="local col5 ref" href="#245TiedUseIdx" title='TiedUseIdx' data-ref="245TiedUseIdx">TiedUseIdx</a>) {</td></tr>
<tr><th id="1540">1540</th><td>      <a class="local col1 ref" href="#241RC" title='RC' data-ref="241RC">RC</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::RecurrenceInstr" title='(anonymous namespace)::RecurrenceInstr' data-ref="(anonymousnamespace)::RecurrenceInstr">RecurrenceInstr</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrEjj" title='(anonymous namespace)::RecurrenceInstr::RecurrenceInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_115RecurrenceInstrC1EPN4llvm12MachineInstrEjj">(</a>&amp;<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI">MI</a>, <a class="local col3 ref" href="#243Idx" title='Idx' data-ref="243Idx">Idx</a>, <a class="local col6 ref" href="#246CommIdx" title='CommIdx' data-ref="246CommIdx">CommIdx</a>));</td></tr>
<tr><th id="1541">1541</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE" title='(anonymous namespace)::PeepholeOptimizer::findTargetRecurrence' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">findTargetRecurrence</a>(<a class="local col4 ref" href="#244DefOp" title='DefOp' data-ref="244DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#240TargetRegs" title='TargetRegs' data-ref="240TargetRegs">TargetRegs</a>, <span class='refarg'><a class="local col1 ref" href="#241RC" title='RC' data-ref="241RC">RC</a></span>);</td></tr>
<tr><th id="1542">1542</th><td>    }</td></tr>
<tr><th id="1543">1543</th><td>  }</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1546">1546</th><td>}</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// Phi instructions will eventually be lowered to copy instructions.</i></td></tr>
<tr><th id="1549">1549</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// If phi is in a loop header, a recurrence may formulated around the source</i></td></tr>
<tr><th id="1550">1550</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// and destination of the phi. For such case commuting operands of the</i></td></tr>
<tr><th id="1551">1551</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// instructions in the recurrence may enable coalescing of the copy instruction</i></td></tr>
<tr><th id="1552">1552</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// generated from the phi. For example, if there is a recurrence of</i></td></tr>
<tr><th id="1553">1553</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1554">1554</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// LoopHeader:</i></td></tr>
<tr><th id="1555">1555</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">///   %1 = phi(%0, %100)</i></td></tr>
<tr><th id="1556">1556</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// LoopLatch:</i></td></tr>
<tr><th id="1557">1557</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">///   %0&lt;def, tied1&gt; = ADD %2&lt;def, tied0&gt;, %1</i></td></tr>
<tr><th id="1558">1558</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">///</i></td></tr>
<tr><th id="1559">1559</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// , the fact that %0 and %2 are in the same tied operands set makes</i></td></tr>
<tr><th id="1560">1560</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// the coalescing of copy instruction generated from the phi in</i></td></tr>
<tr><th id="1561">1561</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// LoopHeader(i.e. %1 = COPY %0) impossible, because %1 and</i></td></tr>
<tr><th id="1562">1562</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// %2 have overlapping live range. This introduces additional move</i></td></tr>
<tr><th id="1563">1563</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// instruction to the final assembly. However, if we commute %2 and</i></td></tr>
<tr><th id="1564">1564</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// %1 of ADD instruction, the redundant move instruction can be</i></td></tr>
<tr><th id="1565">1565</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">/// avoided.</i></td></tr>
<tr><th id="1566">1566</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeRecurrence' data-type='bool (anonymous namespace)::PeepholeOptimizer::optimizeRecurrence(llvm::MachineInstr &amp; PHI)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">optimizeRecurrence</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="247PHI" title='PHI' data-type='llvm::MachineInstr &amp;' data-ref="247PHI">PHI</dfn>) {</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col8 decl" id="248TargetRegs" title='TargetRegs' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="248TargetRegs">TargetRegs</dfn>;</td></tr>
<tr><th id="1568">1568</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="249Idx" title='Idx' data-type='unsigned int' data-ref="249Idx">Idx</dfn> = <var>1</var>; <a class="local col9 ref" href="#249Idx" title='Idx' data-ref="249Idx">Idx</a> &lt; <a class="local col7 ref" href="#247PHI" title='PHI' data-ref="247PHI">PHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#249Idx" title='Idx' data-ref="249Idx">Idx</a> += <var>2</var>) {</td></tr>
<tr><th id="1569">1569</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="250MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="250MO">MO</dfn> = <a class="local col7 ref" href="#247PHI" title='PHI' data-ref="247PHI">PHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#249Idx" title='Idx' data-ref="249Idx">Idx</a>);</td></tr>
<tr><th id="1570">1570</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isVirtualRegisterOperand(MO) &amp;&amp; &quot;Invalid PHI instruction&quot;) ? void (0) : __assert_fail (&quot;isVirtualRegisterOperand(MO) &amp;&amp; \&quot;Invalid PHI instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1570, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE" title='isVirtualRegisterOperand' data-use='c' data-ref="_ZL24isVirtualRegisterOperandRN4llvm14MachineOperandE">isVirtualRegisterOperand</a>(<span class='refarg'><a class="local col0 ref" href="#250MO" title='MO' data-ref="250MO">MO</a></span>) &amp;&amp; <q>"Invalid PHI instruction"</q>);</td></tr>
<tr><th id="1571">1571</th><td>    <a class="local col8 ref" href="#248TargetRegs" title='TargetRegs' data-ref="248TargetRegs">TargetRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col0 ref" href="#250MO" title='MO' data-ref="250MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1572">1572</th><td>  }</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <em>bool</em> <dfn class="local col1 decl" id="251Changed" title='Changed' data-type='bool' data-ref="251Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1575">1575</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle" title='(anonymous namespace)::PeepholeOptimizer::RecurrenceCycle' data-type='SmallVector&lt;(anonymous namespace)::RecurrenceInstr, 4&gt;' data-ref="(anonymousnamespace)::PeepholeOptimizer::RecurrenceCycle">RecurrenceCycle</a> <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="252RC" title='RC' data-type='RecurrenceCycle' data-ref="252RC">RC</dfn>;</td></tr>
<tr><th id="1576">1576</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE" title='(anonymous namespace)::PeepholeOptimizer::findTargetRecurrence' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE">findTargetRecurrence</a>(<a class="local col7 ref" href="#247PHI" title='PHI' data-ref="247PHI">PHI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#248TargetRegs" title='TargetRegs' data-ref="248TargetRegs">TargetRegs</a>, <span class='refarg'><a class="local col2 ref" href="#252RC" title='RC' data-ref="252RC">RC</a></span>)) {</td></tr>
<tr><th id="1577">1577</th><td>    <i>// Commutes operands of instructions in RC if necessary so that the copy to</i></td></tr>
<tr><th id="1578">1578</th><td><i>    // be generated from PHI can be coalesced.</i></td></tr>
<tr><th id="1579">1579</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;Optimize recurrence chain from &quot; &lt;&lt; PHI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Optimize recurrence chain from "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#247PHI" title='PHI' data-ref="247PHI">PHI</a>);</td></tr>
<tr><th id="1580">1580</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="253RI" title='RI' data-type='(anonymous namespace)::RecurrenceInstr &amp;' data-ref="253RI">RI</dfn> : <a class="local col2 ref" href="#252RC" title='RC' data-ref="252RC">RC</a>) {</td></tr>
<tr><th id="1581">1581</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;\tInst: &quot; &lt;&lt; *(RI.getMI()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tInst: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *(<a class="local col3 ref" href="#253RI" title='RI' data-ref="253RI">RI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv" title='(anonymous namespace)::RecurrenceInstr::getMI' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv">getMI</a>()));</td></tr>
<tr><th id="1582">1582</th><td>      <em>auto</em> <dfn class="local col4 decl" id="254CP" title='CP' data-type='llvm::Optional&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="254CP">CP</dfn> = <a class="local col3 ref" href="#253RI" title='RI' data-ref="253RI">RI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RecurrenceInstr14getCommutePairEv" title='(anonymous namespace)::RecurrenceInstr::getCommutePair' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr14getCommutePairEv">getCommutePair</a>();</td></tr>
<tr><th id="1583">1583</th><td>      <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col4 ref" href="#254CP" title='CP' data-ref="254CP">CP</a>) {</td></tr>
<tr><th id="1584">1584</th><td>        <a class="local col1 ref" href="#251Changed" title='Changed' data-ref="251Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1585">1585</th><td>        <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*(<a class="local col3 ref" href="#253RI" title='RI' data-ref="253RI">RI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv" title='(anonymous namespace)::RecurrenceInstr::getMI' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv">getMI</a>())</span>, <b>false</b>, (<a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#254CP" title='CP' data-ref="254CP">CP</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>,</td></tr>
<tr><th id="1586">1586</th><td>                                (<a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col4 ref" href="#254CP" title='CP' data-ref="254CP">CP</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1587">1587</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;\t\tCommuted: &quot; &lt;&lt; *(RI.getMI()); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\tCommuted: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *(<a class="local col3 ref" href="#253RI" title='RI' data-ref="253RI">RI</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv" title='(anonymous namespace)::RecurrenceInstr::getMI' data-use='c' data-ref="_ZNK12_GLOBAL__N_115RecurrenceInstr5getMIEv">getMI</a>()));</td></tr>
<tr><th id="1588">1588</th><td>      }</td></tr>
<tr><th id="1589">1589</th><td>    }</td></tr>
<tr><th id="1590">1590</th><td>  }</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <b>return</b> <a class="local col1 ref" href="#251Changed" title='Changed' data-ref="251Changed">Changed</a>;</td></tr>
<tr><th id="1593">1593</th><td>}</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PeepholeOptimizer" title='(anonymous namespace)::PeepholeOptimizer' data-ref="(anonymousnamespace)::PeepholeOptimizer">PeepholeOptimizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117PeepholeOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PeepholeOptimizer::runOnMachineFunction' data-type='bool (anonymous namespace)::PeepholeOptimizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="255MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="255MF">MF</dfn>) {</td></tr>
<tr><th id="1596">1596</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1597">1597</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;********** PEEPHOLE OPTIMIZER **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** PEEPHOLE OPTIMIZER **********\n"</q>);</td></tr>
<tr><th id="1600">1600</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisablePeephole" title='DisablePeephole' data-use='m' data-ref="DisablePeephole">DisablePeephole</a>)</td></tr>
<tr><th id="1603">1603</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='w' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a> = <a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1606">1606</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TRI" title='(anonymous namespace)::PeepholeOptimizer::TRI' data-use='w' data-ref="(anonymousnamespace)::PeepholeOptimizer::TRI">TRI</a> = <a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1607">1607</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='w' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1608">1608</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::DT" title='(anonymous namespace)::PeepholeOptimizer::DT' data-use='w' data-ref="(anonymousnamespace)::PeepholeOptimizer::DT">DT</a>  = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Aggressive" title='Aggressive' data-use='m' data-ref="Aggressive">Aggressive</a> ? &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;() : <b>nullptr</b>;</td></tr>
<tr><th id="1609">1609</th><td>  <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MLI" title='(anonymous namespace)::PeepholeOptimizer::MLI' data-use='w' data-ref="(anonymousnamespace)::PeepholeOptimizer::MLI">MLI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <em>bool</em> <dfn class="local col6 decl" id="256Changed" title='Changed' data-type='bool' data-ref="256Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="257MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="257MBB">MBB</dfn> : <a class="local col5 ref" href="#255MF" title='MF' data-ref="255MF">MF</a>) {</td></tr>
<tr><th id="1614">1614</th><td>    <em>bool</em> <dfn class="local col8 decl" id="258SeenMoveImm" title='SeenMoveImm' data-type='bool' data-ref="258SeenMoveImm">SeenMoveImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>    <i>// During this forward scan, at some point it needs to answer the question</i></td></tr>
<tr><th id="1617">1617</th><td><i>    // "given a pointer to an MI in the current BB, is it located before or</i></td></tr>
<tr><th id="1618">1618</th><td><i>    // after the current instruction".</i></td></tr>
<tr><th id="1619">1619</th><td><i>    // To perform this, the following set keeps track of the MIs already seen</i></td></tr>
<tr><th id="1620">1620</th><td><i>    // during the scan, if a MI is not in the set, it is assumed to be located</i></td></tr>
<tr><th id="1621">1621</th><td><i>    // after. Newly created MIs have to be inserted in the set as well.</i></td></tr>
<tr><th id="1622">1622</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col9 decl" id="259LocalMIs" title='LocalMIs' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 16&gt;' data-ref="259LocalMIs">LocalMIs</dfn>;</td></tr>
<tr><th id="1623">1623</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="260ImmDefRegs" title='ImmDefRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="260ImmDefRegs">ImmDefRegs</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="261ImmDefMIs" title='ImmDefMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt;' data-ref="261ImmDefMIs">ImmDefMIs</dfn>;</td></tr>
<tr><th id="1625">1625</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col2 decl" id="262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</dfn>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>    <i>// Track when a non-allocatable physical register is copied to a virtual</i></td></tr>
<tr><th id="1628">1628</th><td><i>    // register so that useless moves can be removed.</i></td></tr>
<tr><th id="1629">1629</th><td><i>    //</i></td></tr>
<tr><th id="1630">1630</th><td><i>    // %physreg is the map index; MI is the last valid `%vreg = COPY %physreg`</i></td></tr>
<tr><th id="1631">1631</th><td><i>    // without any intervening re-definition of %physreg.</i></td></tr>
<tr><th id="1632">1632</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col3 decl" id="263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt;' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</dfn>;</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>    <i>// Set of virtual registers that are copied from.</i></td></tr>
<tr><th id="1635">1635</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="264CopySrcRegs" title='CopySrcRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="264CopySrcRegs">CopySrcRegs</dfn>;</td></tr>
<tr><th id="1636">1636</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="265CopySrcMIs" title='CopySrcMIs' data-type='DenseMap&lt;unsigned int, llvm::MachineInstr *&gt;' data-ref="265CopySrcMIs">CopySrcMIs</dfn>;</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>    <em>bool</em> <dfn class="local col6 decl" id="266IsLoopHeader" title='IsLoopHeader' data-type='bool' data-ref="266IsLoopHeader">IsLoopHeader</dfn> = <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MLI" title='(anonymous namespace)::PeepholeOptimizer::MLI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MLI">MLI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(&amp;<a class="local col7 ref" href="#257MBB" title='MBB' data-ref="257MBB">MBB</a>);</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="267MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="267MII">MII</dfn> = <a class="local col7 ref" href="#257MBB" title='MBB' data-ref="257MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="268MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="268MIE">MIE</dfn> = <a class="local col7 ref" href="#257MBB" title='MBB' data-ref="257MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1641">1641</th><td>         <a class="local col7 ref" href="#267MII" title='MII' data-ref="267MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#268MIE" title='MIE' data-ref="268MIE">MIE</a>; ) {</td></tr>
<tr><th id="1642">1642</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="269MI" title='MI' data-type='llvm::MachineInstr *' data-ref="269MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#267MII" title='MII' data-ref="267MII">MII</a>;</td></tr>
<tr><th id="1643">1643</th><td>      <i>// We may be erasing MI below, increment MII now.</i></td></tr>
<tr><th id="1644">1644</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#267MII" title='MII' data-ref="267MII">MII</a>;</td></tr>
<tr><th id="1645">1645</th><td>      <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td>      <i>// Skip debug instructions. They should not affect this peephole optimization.</i></td></tr>
<tr><th id="1648">1648</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1649">1649</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="1652">1652</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>      <b>if</b> (<a class="local col6 ref" href="#266IsLoopHeader" title='IsLoopHeader' data-ref="266IsLoopHeader">IsLoopHeader</a> &amp;&amp; <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="1655">1655</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeRecurrence' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeRecurrenceERN4llvm12MachineInstrE">optimizeRecurrence</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>)) {</td></tr>
<tr><th id="1656">1656</th><td>          <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1657">1657</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1658">1658</th><td>        }</td></tr>
<tr><th id="1659">1659</th><td>      }</td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td>      <b>if</b> (!<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="1662">1662</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="270MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="270MO">MO</dfn> : <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1663">1663</th><td>          <i>// Visit all operands: definitions can be implicit or explicit.</i></td></tr>
<tr><th id="1664">1664</th><td>          <b>if</b> (<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1665">1665</th><td>            <em>unsigned</em> <dfn class="local col1 decl" id="271Reg" title='Reg' data-type='unsigned int' data-ref="271Reg">Reg</dfn> = <a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1666">1666</th><td>            <b>if</b> (<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj" title='(anonymous namespace)::PeepholeOptimizer::isNAPhysCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer12isNAPhysCopyEj">isNAPhysCopy</a>(<a class="local col1 ref" href="#271Reg" title='Reg' data-ref="271Reg">Reg</a>)) {</td></tr>
<tr><th id="1667">1667</th><td>              <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="272Def" title='Def' data-type='const llvm::DenseMapIterator&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt;, false&gt; &amp;' data-ref="272Def">Def</dfn> = <a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#271Reg" title='Reg' data-ref="271Reg">Reg</a>);</td></tr>
<tr><th id="1668">1668</th><td>              <b>if</b> (<a class="local col2 ref" href="#272Def" title='Def' data-ref="272Def">Def</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="1669">1669</th><td>                <i>// A new definition of the non-allocatable physical register</i></td></tr>
<tr><th id="1670">1670</th><td><i>                // invalidates previous copies.</i></td></tr>
<tr><th id="1671">1671</th><td>                <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: invalidating because of &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1672">1672</th><td>                           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: invalidating because of "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1673">1673</th><td>                <a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;unsigned int, llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIjPNS_12MachineInstrENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1ERKS8_"></a><a class="local col2 ref" href="#272Def" title='Def' data-ref="272Def">Def</a>);</td></tr>
<tr><th id="1674">1674</th><td>              }</td></tr>
<tr><th id="1675">1675</th><td>            }</td></tr>
<tr><th id="1676">1676</th><td>          } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1677">1677</th><td>            <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col3 decl" id="273RegMask" title='RegMask' data-type='const uint32_t *' data-ref="273RegMask">RegMask</dfn> = <a class="local col0 ref" href="#270MO" title='MO' data-ref="270MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="1678">1678</th><td>            <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="274RegMI" title='RegMI' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::MachineInstr *&gt; &amp;' data-ref="274RegMI">RegMI</dfn> : <a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>) {</td></tr>
<tr><th id="1679">1679</th><td>              <em>unsigned</em> <dfn class="local col5 decl" id="275Def" title='Def' data-type='unsigned int' data-ref="275Def">Def</dfn> = <a class="local col4 ref" href="#274RegMI" title='RegMI' data-ref="274RegMI">RegMI</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1680">1680</th><td>              <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col3 ref" href="#273RegMask" title='RegMask' data-ref="273RegMask">RegMask</a>, <a class="local col5 ref" href="#275Def" title='Def' data-ref="275Def">Def</a>)) {</td></tr>
<tr><th id="1681">1681</th><td>                <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: invalidating because of &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1682">1682</th><td>                           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: invalidating because of "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1683">1683</th><td>                <a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col5 ref" href="#275Def" title='Def' data-ref="275Def">Def</a>);</td></tr>
<tr><th id="1684">1684</th><td>              }</td></tr>
<tr><th id="1685">1685</th><td>            }</td></tr>
<tr><th id="1686">1686</th><td>          }</td></tr>
<tr><th id="1687">1687</th><td>        }</td></tr>
<tr><th id="1688">1688</th><td>      }</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>() || <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="1691">1691</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>()) {</td></tr>
<tr><th id="1694">1694</th><td>        <i>// Blow away all non-allocatable physical registers knowledge since we</i></td></tr>
<tr><th id="1695">1695</th><td><i>        // don't know what's correct anymore.</i></td></tr>
<tr><th id="1696">1696</th><td><i>        //</i></td></tr>
<tr><th id="1697">1697</th><td><i>        // FIXME: handle explicit asm clobbers.</i></td></tr>
<tr><th id="1698">1698</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;NAPhysCopy: blowing away all info due to &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"NAPhysCopy: blowing away all info due to "</q></td></tr>
<tr><th id="1699">1699</th><td>                          <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1700">1700</th><td>        <a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1701">1701</th><td>      }</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>      <b>if</b> ((<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isUncoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer19isUncoalescableCopyERKN4llvm12MachineInstrE">isUncoalescableCopy</a>(*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>) &amp;&amp;</td></tr>
<tr><th id="1704">1704</th><td>           <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeUncoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer25optimizeUncoalescableCopyERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeUncoalescableCopy</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a></span>)) ||</td></tr>
<tr><th id="1705">1705</th><td>          (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCmpInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeCmpInstrERN4llvm12MachineInstrE">optimizeCmpInstr</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>)) ||</td></tr>
<tr><th id="1706">1706</th><td>          (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isSelectENS0_9QueryTypeE" title='llvm::MachineInstr::isSelect' data-ref="_ZNK4llvm12MachineInstr8isSelectENS0_9QueryTypeE">isSelect</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14optimizeSelectERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE">optimizeSelect</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a></span>))) {</td></tr>
<tr><th id="1707">1707</th><td>        <i>// MI is deleted.</i></td></tr>
<tr><th id="1708">1708</th><td>        <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1709">1709</th><td>        <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1710">1710</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1711">1711</th><td>      }</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isConditionalBranch' data-ref="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE">isConditionalBranch</a>() &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCondBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer18optimizeCondBranchERN4llvm12MachineInstrE">optimizeCondBranch</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>)) {</td></tr>
<tr><th id="1714">1714</th><td>        <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1715">1715</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1716">1716</th><td>      }</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::isCoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17isCoalescableCopyERKN4llvm12MachineInstrE">isCoalescableCopy</a>(*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE" title='(anonymous namespace)::PeepholeOptimizer::optimizeCoalescableCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23optimizeCoalescableCopyERN4llvm12MachineInstrE">optimizeCoalescableCopy</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>)) {</td></tr>
<tr><th id="1719">1719</th><td>        <i>// MI is just rewritten.</i></td></tr>
<tr><th id="1720">1720</th><td>        <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1721">1721</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1722">1722</th><td>      }</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="1725">1725</th><td>          (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIj7890389">foldRedundantCopy</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#264CopySrcRegs" title='CopySrcRegs' data-ref="264CopySrcRegs">CopySrcRegs</a></span>, <span class='refarg'><a class="local col5 ref" href="#265CopySrcMIs" title='CopySrcMIs' data-ref="265CopySrcMIs">CopySrcMIs</a></span>) ||</td></tr>
<tr><th id="1726">1726</th><td>           <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE" title='(anonymous namespace)::PeepholeOptimizer::foldRedundantNAPhysCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer23foldRedundantNAPhysCopyERN4llvm12MachineInstrERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS1_6detail12DenseMapPairIjS5_EEEE">foldRedundantNAPhysCopy</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#263NAPhysToVirtMIs" title='NAPhysToVirtMIs' data-ref="263NAPhysToVirtMIs">NAPhysToVirtMIs</a></span>))) {</td></tr>
<tr><th id="1727">1727</th><td>        <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1728">1728</th><td>        <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1729">1729</th><td>        <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1730">1730</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1731">1731</th><td>      }</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950" title='(anonymous namespace)::PeepholeOptimizer::isMoveImmediate' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEE641950">isMoveImmediate</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#260ImmDefRegs" title='ImmDefRegs' data-ref="260ImmDefRegs">ImmDefRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#261ImmDefMIs" title='ImmDefMIs' data-ref="261ImmDefMIs">ImmDefMIs</a></span>)) {</td></tr>
<tr><th id="1734">1734</th><td>        <a class="local col8 ref" href="#258SeenMoveImm" title='SeenMoveImm' data-ref="258SeenMoveImm">SeenMoveImm</a> = <b>true</b>;</td></tr>
<tr><th id="1735">1735</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1736">1736</th><td>        <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE" title='(anonymous namespace)::PeepholeOptimizer::optimizeExtInstr' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE">optimizeExtInstr</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#257MBB" title='MBB' data-ref="257MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a></span>);</td></tr>
<tr><th id="1737">1737</th><td>        <i>// optimizeExtInstr might have created new instructions after MI</i></td></tr>
<tr><th id="1738">1738</th><td><i>        // and before the already incremented MII. Adjust MII so that the</i></td></tr>
<tr><th id="1739">1739</th><td><i>        // next iteration sees the new instructions.</i></td></tr>
<tr><th id="1740">1740</th><td>        <a class="local col7 ref" href="#267MII" title='MII' data-ref="267MII">MII</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>;</td></tr>
<tr><th id="1741">1741</th><td>        <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#267MII" title='MII' data-ref="267MII">MII</a>;</td></tr>
<tr><th id="1742">1742</th><td>        <b>if</b> (<a class="local col8 ref" href="#258SeenMoveImm" title='SeenMoveImm' data-ref="258SeenMoveImm">SeenMoveImm</a>)</td></tr>
<tr><th id="1743">1743</th><td>          <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041" title='(anonymous namespace)::PeepholeOptimizer::foldImmediate' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer13foldImmediateERN4llvm12MachineInstrERNS1_8SmallSetIjLj4ESt4lessIjEEERNS1_8DenseMapIjPS2_NS1_12DenseMapInfoIjEENS13961041">foldImmediate</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#260ImmDefRegs" title='ImmDefRegs' data-ref="260ImmDefRegs">ImmDefRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#261ImmDefMIs" title='ImmDefMIs' data-ref="261ImmDefMIs">ImmDefMIs</a></span>);</td></tr>
<tr><th id="1744">1744</th><td>      }</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>      <i>// Check whether MI is a load candidate for folding into a later</i></td></tr>
<tr><th id="1747">1747</th><td><i>      // instruction. If MI is not a candidate, check whether we can fold an</i></td></tr>
<tr><th id="1748">1748</th><td><i>      // earlier load into MI.</i></td></tr>
<tr><th id="1749">1749</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::PeepholeOptimizer::isLoadFoldable' data-use='c' data-ref="_ZN12_GLOBAL__N_117PeepholeOptimizer14isLoadFoldableERN4llvm12MachineInstrERNS1_8SmallSetIjLj16ESt4lessIjEEE">isLoadFoldable</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a></span>) &amp;&amp;</td></tr>
<tr><th id="1750">1750</th><td>          !<a class="local col2 ref" href="#262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td>        <i>// We visit each operand even after successfully folding a previous</i></td></tr>
<tr><th id="1753">1753</th><td><i>        // one.  This allows us to fold multiple loads into a single</i></td></tr>
<tr><th id="1754">1754</th><td><i>        // instruction.  We do assume that optimizeLoadInstr doesn't insert</i></td></tr>
<tr><th id="1755">1755</th><td><i>        // foldable uses earlier in the argument list.  Since we don't restart</i></td></tr>
<tr><th id="1756">1756</th><td><i>        // iteration, we'd miss such cases.</i></td></tr>
<tr><th id="1757">1757</th><td>        <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="276MIDesc" title='MIDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="276MIDesc">MIDesc</dfn> = <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1758">1758</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="277i" title='i' data-type='unsigned int' data-ref="277i">i</dfn> = <a class="local col6 ref" href="#276MIDesc" title='MIDesc' data-ref="276MIDesc">MIDesc</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(); <a class="local col7 ref" href="#277i" title='i' data-ref="277i">i</a> != <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1759">1759</th><td>             ++<a class="local col7 ref" href="#277i" title='i' data-ref="277i">i</a>) {</td></tr>
<tr><th id="1760">1760</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="278MOp" title='MOp' data-type='const llvm::MachineOperand &amp;' data-ref="278MOp">MOp</dfn> = <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277i" title='i' data-ref="277i">i</a>);</td></tr>
<tr><th id="1761">1761</th><td>          <b>if</b> (!<a class="local col8 ref" href="#278MOp" title='MOp' data-ref="278MOp">MOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1762">1762</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1763">1763</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="279FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-type='unsigned int' data-ref="279FoldAsLoadDefReg">FoldAsLoadDefReg</dfn> = <a class="local col8 ref" href="#278MOp" title='MOp' data-ref="278MOp">MOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1764">1764</th><td>          <b>if</b> (<a class="local col2 ref" href="#262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col9 ref" href="#279FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="279FoldAsLoadDefReg">FoldAsLoadDefReg</a>)) {</td></tr>
<tr><th id="1765">1765</th><td>            <i>// We need to fold load after optimizeCmpInstr, since</i></td></tr>
<tr><th id="1766">1766</th><td><i>            // optimizeCmpInstr can enable folding by converting SUB to CMP.</i></td></tr>
<tr><th id="1767">1767</th><td><i>            // Save FoldAsLoadDefReg because optimizeLoadInstr() resets it and</i></td></tr>
<tr><th id="1768">1768</th><td><i>            // we need it for markUsesInDebugValueAsUndef().</i></td></tr>
<tr><th id="1769">1769</th><td>            <em>unsigned</em> <dfn class="local col0 decl" id="280FoldedReg" title='FoldedReg' data-type='unsigned int' data-ref="280FoldedReg">FoldedReg</dfn> = <a class="local col9 ref" href="#279FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="279FoldAsLoadDefReg">FoldAsLoadDefReg</a>;</td></tr>
<tr><th id="1770">1770</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="281DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="281DefMI">DefMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1771">1771</th><td>            <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="282FoldMI" title='FoldMI' data-type='llvm::MachineInstr *' data-ref="282FoldMI"><a class="local col2 ref" href="#282FoldMI" title='FoldMI' data-ref="282FoldMI">FoldMI</a></dfn> =</td></tr>
<tr><th id="1772">1772</th><td>                    <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::TII" title='(anonymous namespace)::PeepholeOptimizer::TII' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_" title='llvm::TargetInstrInfo::optimizeLoadInstr' data-ref="_ZNK4llvm15TargetInstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_">optimizeLoadInstr</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a></span>, <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>, <span class='refarg'><a class="local col9 ref" href="#279FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="279FoldAsLoadDefReg">FoldAsLoadDefReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#281DefMI" title='DefMI' data-ref="281DefMI">DefMI</a></span>)) {</td></tr>
<tr><th id="1773">1773</th><td>              <i>// Update LocalMIs since we replaced MI with FoldMI and deleted</i></td></tr>
<tr><th id="1774">1774</th><td><i>              // DefMI.</i></td></tr>
<tr><th id="1775">1775</th><td>              <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;Replacing: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Replacing: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1776">1776</th><td>              <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;     With: &quot; &lt;&lt; *FoldMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"     With: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#282FoldMI" title='FoldMI' data-ref="282FoldMI">FoldMI</a>);</td></tr>
<tr><th id="1777">1777</th><td>              <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1778">1778</th><td>              <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col1 ref" href="#281DefMI" title='DefMI' data-ref="281DefMI">DefMI</a>);</td></tr>
<tr><th id="1779">1779</th><td>              <a class="local col9 ref" href="#259LocalMIs" title='LocalMIs' data-ref="259LocalMIs">LocalMIs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#282FoldMI" title='FoldMI' data-ref="282FoldMI">FoldMI</a>);</td></tr>
<tr><th id="1780">1780</th><td>              <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1781">1781</th><td>              <a class="local col1 ref" href="#281DefMI" title='DefMI' data-ref="281DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1782">1782</th><td>              <a class="tu member" href="#(anonymousnamespace)::PeepholeOptimizer::MRI" title='(anonymous namespace)::PeepholeOptimizer::MRI' data-use='r' data-ref="(anonymousnamespace)::PeepholeOptimizer::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj" title='llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef' data-ref="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj">markUsesInDebugValueAsUndef</a>(<a class="local col0 ref" href="#280FoldedReg" title='FoldedReg' data-ref="280FoldedReg">FoldedReg</a>);</td></tr>
<tr><th id="1783">1783</th><td>              <a class="local col2 ref" href="#262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5eraseERKT_" title='llvm::SmallSet::erase' data-ref="_ZN4llvm8SmallSet5eraseERKT_">erase</a>(<a class="local col0 ref" href="#280FoldedReg" title='FoldedReg' data-ref="280FoldedReg">FoldedReg</a>);</td></tr>
<tr><th id="1784">1784</th><td>              <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#142" title='NumLoadFold' data-ref="NumLoadFold">NumLoadFold</a>;</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>              <i>// MI is replaced with FoldMI so we can continue trying to fold</i></td></tr>
<tr><th id="1787">1787</th><td>              <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1788">1788</th><td>              <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a> = <a class="local col2 ref" href="#282FoldMI" title='FoldMI' data-ref="282FoldMI">FoldMI</a>;</td></tr>
<tr><th id="1789">1789</th><td>            }</td></tr>
<tr><th id="1790">1790</th><td>          }</td></tr>
<tr><th id="1791">1791</th><td>        }</td></tr>
<tr><th id="1792">1792</th><td>      }</td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td>      <i>// If we run into an instruction we can't fold across, discard</i></td></tr>
<tr><th id="1795">1795</th><td><i>      // the load candidates.  Note: We might be able to fold *into* this</i></td></tr>
<tr><th id="1796">1796</th><td><i>      // instruction, so this needs to be after the folding logic.</i></td></tr>
<tr><th id="1797">1797</th><td>      <b>if</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isLoadFoldBarrierEv" title='llvm::MachineInstr::isLoadFoldBarrier' data-ref="_ZNK4llvm12MachineInstr17isLoadFoldBarrierEv">isLoadFoldBarrier</a>()) {</td></tr>
<tr><th id="1798">1798</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;peephole-opt&quot;)) { dbgs() &lt;&lt; &quot;Encountered load fold barrier on &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Encountered load fold barrier on "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>);</td></tr>
<tr><th id="1799">1799</th><td>        <a class="local col2 ref" href="#262FoldAsLoadDefCandidates" title='FoldAsLoadDefCandidates' data-ref="262FoldAsLoadDefCandidates">FoldAsLoadDefCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="1800">1800</th><td>      }</td></tr>
<tr><th id="1801">1801</th><td>    }</td></tr>
<tr><th id="1802">1802</th><td>  }</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <b>return</b> <a class="local col6 ref" href="#256Changed" title='Changed' data-ref="256Changed">Changed</a>;</td></tr>
<tr><th id="1805">1805</th><td>}</td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromCopy' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromCopy()' data-ref="_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv">getNextSourceFromCopy</dfn>() {</td></tr>
<tr><th id="1808">1808</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;isCopy() &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;Def-&gt;isCopy() &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1808, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1809">1809</th><td>  <i>// Copy instruction are supposed to be: Def = Src.</i></td></tr>
<tr><th id="1810">1810</th><td><i>  // If someone breaks this assumption, bad things will happen everywhere.</i></td></tr>
<tr><th id="1811">1811</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;getNumOperands() == 2 &amp;&amp; &quot;Invalid number of operands&quot;) ? void (0) : __assert_fail (&quot;Def-&gt;getNumOperands() == 2 &amp;&amp; \&quot;Invalid number of operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1811, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>2</var> &amp;&amp; <q>"Invalid number of operands"</q>);</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>)</td></tr>
<tr><th id="1814">1814</th><td>    <i>// If we look for a different subreg, it means we want a subreg of src.</i></td></tr>
<tr><th id="1815">1815</th><td><i>    // Bails as we do not support composing subregs yet.</i></td></tr>
<tr><th id="1816">1816</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1817">1817</th><td>  <i>// Otherwise, we want the whole source.</i></td></tr>
<tr><th id="1818">1818</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="283Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="283Src">Src</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1819">1819</th><td>  <b>if</b> (<a class="local col3 ref" href="#283Src" title='Src' data-ref="283Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1820">1820</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1821">1821</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col3 ref" href="#283Src" title='Src' data-ref="283Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#283Src" title='Src' data-ref="283Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1822">1822</th><td>}</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromBitcast' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromBitcast()' data-ref="_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv">getNextSourceFromBitcast</dfn>() {</td></tr>
<tr><th id="1825">1825</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;isBitcast() &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;Def-&gt;isBitcast() &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1825, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE" title='llvm::MachineInstr::isBitcast' data-ref="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE">isBitcast</a>() &amp;&amp; <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td>  <i>// Bail if there are effects that a plain copy will not expose.</i></td></tr>
<tr><th id="1828">1828</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="1829">1829</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <i>// Bitcasts with more than one def are not supported.</i></td></tr>
<tr><th id="1832">1832</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="1833">1833</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1834">1834</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="284DefOp" title='DefOp' data-type='const llvm::MachineOperand' data-ref="284DefOp">DefOp</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1835">1835</th><td>  <b>if</b> (<a class="local col4 ref" href="#284DefOp" title='DefOp' data-ref="284DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>)</td></tr>
<tr><th id="1836">1836</th><td>    <i>// If we look for a different subreg, it means we want a subreg of the src.</i></td></tr>
<tr><th id="1837">1837</th><td><i>    // Bails as we do not support composing subregs yet.</i></td></tr>
<tr><th id="1838">1838</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="285SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="285SrcIdx">SrcIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1841">1841</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="286OpIdx" title='OpIdx' data-type='unsigned int' data-ref="286OpIdx">OpIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a> + <var>1</var>, <dfn class="local col7 decl" id="287EndOpIdx" title='EndOpIdx' data-type='unsigned int' data-ref="287EndOpIdx">EndOpIdx</dfn> = <a class="local col5 ref" href="#285SrcIdx" title='SrcIdx' data-ref="285SrcIdx">SrcIdx</a>; <a class="local col6 ref" href="#286OpIdx" title='OpIdx' data-ref="286OpIdx">OpIdx</a> != <a class="local col7 ref" href="#287EndOpIdx" title='EndOpIdx' data-ref="287EndOpIdx">EndOpIdx</a>;</td></tr>
<tr><th id="1842">1842</th><td>       ++<a class="local col6 ref" href="#286OpIdx" title='OpIdx' data-ref="286OpIdx">OpIdx</a>) {</td></tr>
<tr><th id="1843">1843</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="288MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="288MO">MO</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#286OpIdx" title='OpIdx' data-ref="286OpIdx">OpIdx</a>);</td></tr>
<tr><th id="1844">1844</th><td>    <b>if</b> (!<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1845">1845</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1846">1846</th><td>    <i>// Ignore dead implicit defs.</i></td></tr>
<tr><th id="1847">1847</th><td>    <b>if</b> (<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1848">1848</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1849">1849</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.isDef() &amp;&amp; &quot;We should have skipped all the definitions by now&quot;) ? void (0) : __assert_fail (&quot;!MO.isDef() &amp;&amp; \&quot;We should have skipped all the definitions by now\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1849, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#288MO" title='MO' data-ref="288MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <q>"We should have skipped all the definitions by now"</q>);</td></tr>
<tr><th id="1850">1850</th><td>    <b>if</b> (<a class="local col5 ref" href="#285SrcIdx" title='SrcIdx' data-ref="285SrcIdx">SrcIdx</a> != <a class="local col7 ref" href="#287EndOpIdx" title='EndOpIdx' data-ref="287EndOpIdx">EndOpIdx</a>)</td></tr>
<tr><th id="1851">1851</th><td>      <i>// Multiple sources?</i></td></tr>
<tr><th id="1852">1852</th><td>      <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1853">1853</th><td>    <a class="local col5 ref" href="#285SrcIdx" title='SrcIdx' data-ref="285SrcIdx">SrcIdx</a> = <a class="local col6 ref" href="#286OpIdx" title='OpIdx' data-ref="286OpIdx">OpIdx</a>;</td></tr>
<tr><th id="1854">1854</th><td>  }</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>  <i>// Stop when any user of the bitcast is a SUBREG_TO_REG, replacing with a COPY</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // will break the assumed guarantees for the upper bits.</i></td></tr>
<tr><th id="1858">1858</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="289UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#284DefOp" title='DefOp' data-ref="284DefOp">DefOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1859">1859</th><td>    <b>if</b> (<a class="local col9 ref" href="#289UseMI" title='UseMI' data-ref="289UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>())</td></tr>
<tr><th id="1860">1860</th><td>      <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1861">1861</th><td>  }</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="290Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="290Src">Src</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#285SrcIdx" title='SrcIdx' data-ref="285SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="1864">1864</th><td>  <b>if</b> (<a class="local col0 ref" href="#290Src" title='Src' data-ref="290Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1865">1865</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1866">1866</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col0 ref" href="#290Src" title='Src' data-ref="290Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#290Src" title='Src' data-ref="290Src">Src</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1867">1867</th><td>}</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromRegSequence' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromRegSequence()' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv">getNextSourceFromRegSequence</dfn>() {</td></tr>
<tr><th id="1870">1870</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Def-&gt;isRegSequence() || Def-&gt;isRegSequenceLike()) &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;(Def-&gt;isRegSequence() || Def-&gt;isRegSequenceLike()) &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1871, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</a>()) &amp;&amp;</td></tr>
<tr><th id="1871">1871</th><td>         <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="1874">1874</th><td>    <i>// If we are composing subregs, bail out.</i></td></tr>
<tr><th id="1875">1875</th><td><i>    // The case we are checking is Def.&lt;subreg&gt; = REG_SEQUENCE.</i></td></tr>
<tr><th id="1876">1876</th><td><i>    // This should almost never happen as the SSA property is tracked at</i></td></tr>
<tr><th id="1877">1877</th><td><i>    // the register level (as opposed to the subreg level).</i></td></tr>
<tr><th id="1878">1878</th><td><i>    // I.e.,</i></td></tr>
<tr><th id="1879">1879</th><td><i>    // Def.sub0 =</i></td></tr>
<tr><th id="1880">1880</th><td><i>    // Def.sub1 =</i></td></tr>
<tr><th id="1881">1881</th><td><i>    // is a valid SSA representation for Def.sub0 and Def.sub1, but not for</i></td></tr>
<tr><th id="1882">1882</th><td><i>    // Def. Thus, it must not be generated.</i></td></tr>
<tr><th id="1883">1883</th><td><i>    // However, some code could theoretically generates a single</i></td></tr>
<tr><th id="1884">1884</th><td><i>    // Def.sub0 (i.e, not defining the other subregs) and we would</i></td></tr>
<tr><th id="1885">1885</th><td><i>    // have this case.</i></td></tr>
<tr><th id="1886">1886</th><td><i>    // If we can ascertain (or force) that this never happens, we could</i></td></tr>
<tr><th id="1887">1887</th><td><i>    // turn that into an assertion.</i></td></tr>
<tr><th id="1888">1888</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>)</td></tr>
<tr><th id="1891">1891</th><td>    <i>// We could handle the REG_SEQUENCE here, but we do not want to</i></td></tr>
<tr><th id="1892">1892</th><td><i>    // duplicate the code from the generic TII.</i></td></tr>
<tr><th id="1893">1893</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="#RegSubRegPairAndIdx" title='RegSubRegPairAndIdx' data-type='TargetInstrInfo::RegSubRegPairAndIdx' data-ref="RegSubRegPairAndIdx">RegSubRegPairAndIdx</a>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="291RegSeqInputRegs" title='RegSeqInputRegs' data-type='SmallVector&lt;RegSubRegPairAndIdx, 8&gt;' data-ref="291RegSeqInputRegs">RegSeqInputRegs</dfn>;</td></tr>
<tr><th id="1896">1896</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE" title='llvm::TargetInstrInfo::getRegSequenceInputs' data-ref="_ZNK4llvm15TargetInstrInfo20getRegSequenceInputsERKNS_12MachineInstrEjRNS_15SmallVectorImplINS0_19RegSubRegPairAndIdxEEE">getRegSequenceInputs</a>(*<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>, <span class='refarg'><a class="local col1 ref" href="#291RegSeqInputRegs" title='RegSeqInputRegs' data-ref="291RegSeqInputRegs">RegSeqInputRegs</a></span>))</td></tr>
<tr><th id="1897">1897</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1900">1900</th><td><i>  // Def = REG_SEQUENCE v0, sub0, v1, sub1, ...</i></td></tr>
<tr><th id="1901">1901</th><td><i>  // Check if one of the operand defines the subreg we are interested in.</i></td></tr>
<tr><th id="1902">1902</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="#RegSubRegPairAndIdx" title='RegSubRegPairAndIdx' data-type='TargetInstrInfo::RegSubRegPairAndIdx' data-ref="RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> &amp;<dfn class="local col2 decl" id="292RegSeqInput" title='RegSeqInput' data-type='const RegSubRegPairAndIdx &amp;' data-ref="292RegSeqInput">RegSeqInput</dfn> : <a class="local col1 ref" href="#291RegSeqInputRegs" title='RegSeqInputRegs' data-ref="291RegSeqInputRegs">RegSeqInputRegs</a>) {</td></tr>
<tr><th id="1903">1903</th><td>    <b>if</b> (<a class="local col2 ref" href="#292RegSeqInput" title='RegSeqInput' data-ref="292RegSeqInput">RegSeqInput</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a> == <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>)</td></tr>
<tr><th id="1904">1904</th><td>      <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col2 ref" href="#292RegSeqInput" title='RegSeqInput' data-ref="292RegSeqInput">RegSeqInput</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col2 ref" href="#292RegSeqInput" title='RegSeqInput' data-ref="292RegSeqInput">RegSeqInput</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1905">1905</th><td>  }</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <i>// If the subreg we are tracking is super-defined by another subreg,</i></td></tr>
<tr><th id="1908">1908</th><td><i>  // we could follow this value. However, this would require to compose</i></td></tr>
<tr><th id="1909">1909</th><td><i>  // the subreg and we do not do that for now.</i></td></tr>
<tr><th id="1910">1910</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1911">1911</th><td>}</td></tr>
<tr><th id="1912">1912</th><td></td></tr>
<tr><th id="1913">1913</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromInsertSubreg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromInsertSubreg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv">getNextSourceFromInsertSubreg</dfn>() {</td></tr>
<tr><th id="1914">1914</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Def-&gt;isInsertSubreg() || Def-&gt;isInsertSubregLike()) &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;(Def-&gt;isInsertSubreg() || Def-&gt;isInsertSubregLike()) &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1915, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</a>()) &amp;&amp;</td></tr>
<tr><th id="1915">1915</th><td>         <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="1918">1918</th><td>    <i>// If we are composing subreg, bail out.</i></td></tr>
<tr><th id="1919">1919</th><td><i>    // Same remark as getNextSourceFromRegSequence.</i></td></tr>
<tr><th id="1920">1920</th><td><i>    // I.e., this may be turned into an assert.</i></td></tr>
<tr><th id="1921">1921</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1922">1922</th><td></td></tr>
<tr><th id="1923">1923</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>)</td></tr>
<tr><th id="1924">1924</th><td>    <i>// We could handle the REG_SEQUENCE here, but we do not want to</i></td></tr>
<tr><th id="1925">1925</th><td><i>    // duplicate the code from the generic TII.</i></td></tr>
<tr><th id="1926">1926</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>  <a class="typedef" href="#RegSubRegPair" title='RegSubRegPair' data-type='TargetInstrInfo::RegSubRegPair' data-ref="RegSubRegPair">RegSubRegPair</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj" title='llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair' data-ref="_ZN4llvm15TargetInstrInfo13RegSubRegPairC1Ejj"></a><dfn class="local col3 decl" id="293BaseReg" title='BaseReg' data-type='RegSubRegPair' data-ref="293BaseReg">BaseReg</dfn>;</td></tr>
<tr><th id="1929">1929</th><td>  <a class="typedef" href="#RegSubRegPairAndIdx" title='RegSubRegPairAndIdx' data-type='TargetInstrInfo::RegSubRegPairAndIdx' data-ref="RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj"></a><dfn class="local col4 decl" id="294InsertedReg" title='InsertedReg' data-type='RegSubRegPairAndIdx' data-ref="294InsertedReg">InsertedReg</dfn>;</td></tr>
<tr><th id="1930">1930</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getInsertSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo21getInsertSubregInputsERKNS_12MachineInstrEjRNS0_13RegSubRegPairERNS0_19RegSubRegPairAndIdxE">getInsertSubregInputs</a>(*<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>, <span class='refarg'><a class="local col3 ref" href="#293BaseReg" title='BaseReg' data-ref="293BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#294InsertedReg" title='InsertedReg' data-ref="294InsertedReg">InsertedReg</a></span>))</td></tr>
<tr><th id="1931">1931</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1934">1934</th><td><i>  // Def = INSERT_SUBREG v0, v1, sub1</i></td></tr>
<tr><th id="1935">1935</th><td><i>  // There are two cases:</i></td></tr>
<tr><th id="1936">1936</th><td><i>  // 1. DefSubReg == sub1, get v1.</i></td></tr>
<tr><th id="1937">1937</th><td><i>  // 2. DefSubReg != sub1, the value may be available through v0.</i></td></tr>
<tr><th id="1938">1938</th><td><i></i></td></tr>
<tr><th id="1939">1939</th><td><i>  // #1 Check if the inserted register matches the required sub index.</i></td></tr>
<tr><th id="1940">1940</th><td>  <b>if</b> (<a class="local col4 ref" href="#294InsertedReg" title='InsertedReg' data-ref="294InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a> == <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>) {</td></tr>
<tr><th id="1941">1941</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col4 ref" href="#294InsertedReg" title='InsertedReg' data-ref="294InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="local col4 ref" href="#294InsertedReg" title='InsertedReg' data-ref="294InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>);</td></tr>
<tr><th id="1942">1942</th><td>  }</td></tr>
<tr><th id="1943">1943</th><td>  <i>// #2 Otherwise, if the sub register we are looking for is not partial</i></td></tr>
<tr><th id="1944">1944</th><td><i>  // defined by the inserted element, we can look through the main</i></td></tr>
<tr><th id="1945">1945</th><td><i>  // register (v0).</i></td></tr>
<tr><th id="1946">1946</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="295MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="295MODef">MODef</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1947">1947</th><td>  <i>// If the result register (Def) and the base register (v0) do not</i></td></tr>
<tr><th id="1948">1948</th><td><i>  // have the same register class or if we have to compose</i></td></tr>
<tr><th id="1949">1949</th><td><i>  // subregisters, bail out.</i></td></tr>
<tr><th id="1950">1950</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#295MODef" title='MODef' data-ref="295MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) != <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#293BaseReg" title='BaseReg' data-ref="293BaseReg">BaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>) ||</td></tr>
<tr><th id="1951">1951</th><td>      <a class="local col3 ref" href="#293BaseReg" title='BaseReg' data-ref="293BaseReg">BaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>)</td></tr>
<tr><th id="1952">1952</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <i>// Get the TRI and check if the inserted sub-register overlaps with the</i></td></tr>
<tr><th id="1955">1955</th><td><i>  // sub-register we are tracking.</i></td></tr>
<tr><th id="1956">1956</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="296TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="296TRI">TRI</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="1957">1957</th><td>  <b>if</b> (!<a class="local col6 ref" href="#296TRI" title='TRI' data-ref="296TRI">TRI</a> ||</td></tr>
<tr><th id="1958">1958</th><td>      !(<a class="local col6 ref" href="#296TRI" title='TRI' data-ref="296TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>) <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a></td></tr>
<tr><th id="1959">1959</th><td>        <a class="local col6 ref" href="#296TRI" title='TRI' data-ref="296TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col4 ref" href="#294InsertedReg" title='InsertedReg' data-ref="294InsertedReg">InsertedReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a>)).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1960">1960</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1961">1961</th><td>  <i>// At this point, the value is available in v0 via the same subreg</i></td></tr>
<tr><th id="1962">1962</th><td><i>  // we used for Def.</i></td></tr>
<tr><th id="1963">1963</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col3 ref" href="#293BaseReg" title='BaseReg' data-ref="293BaseReg">BaseReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>);</td></tr>
<tr><th id="1964">1964</th><td>}</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromExtractSubreg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromExtractSubreg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv">getNextSourceFromExtractSubreg</dfn>() {</td></tr>
<tr><th id="1967">1967</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Def-&gt;isExtractSubreg() || Def-&gt;isExtractSubregLike()) &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;(Def-&gt;isExtractSubreg() || Def-&gt;isExtractSubregLike()) &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1968, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>() ||</td></tr>
<tr><th id="1968">1968</th><td>          <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</a>()) &amp;&amp; <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1969">1969</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1970">1970</th><td><i>  // Def = EXTRACT_SUBREG v0, sub0</i></td></tr>
<tr><th id="1971">1971</th><td><i></i></td></tr>
<tr><th id="1972">1972</th><td><i>  // Bail if we have to compose sub registers.</i></td></tr>
<tr><th id="1973">1973</th><td><i>  // Indeed, if DefSubReg != 0, we would have to compose it with sub0.</i></td></tr>
<tr><th id="1974">1974</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>)</td></tr>
<tr><th id="1975">1975</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>)</td></tr>
<tr><th id="1978">1978</th><td>    <i>// We could handle the EXTRACT_SUBREG here, but we do not want to</i></td></tr>
<tr><th id="1979">1979</th><td><i>    // duplicate the code from the generic TII.</i></td></tr>
<tr><th id="1980">1980</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>  <a class="typedef" href="#RegSubRegPairAndIdx" title='RegSubRegPairAndIdx' data-type='TargetInstrInfo::RegSubRegPairAndIdx' data-ref="RegSubRegPairAndIdx">RegSubRegPairAndIdx</a> <a class="ref fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx' data-ref="_ZN4llvm15TargetInstrInfo19RegSubRegPairAndIdxC1Ejjj"></a><dfn class="local col7 decl" id="297ExtractSubregInputReg" title='ExtractSubregInputReg' data-type='RegSubRegPairAndIdx' data-ref="297ExtractSubregInputReg">ExtractSubregInputReg</dfn>;</td></tr>
<tr><th id="1983">1983</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::TII" title='(anonymous namespace)::ValueTracker::TII' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE" title='llvm::TargetInstrInfo::getExtractSubregInputs' data-ref="_ZNK4llvm15TargetInstrInfo22getExtractSubregInputsERKNS_12MachineInstrEjRNS0_19RegSubRegPairAndIdxE">getExtractSubregInputs</a>(*<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>, <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>, <span class='refarg'><a class="local col7 ref" href="#297ExtractSubregInputReg" title='ExtractSubregInputReg' data-ref="297ExtractSubregInputReg">ExtractSubregInputReg</a></span>))</td></tr>
<tr><th id="1984">1984</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>  <i>// Bail if we have to compose sub registers.</i></td></tr>
<tr><th id="1987">1987</th><td><i>  // Likewise, if v0.subreg != 0, we would have to compose v0.subreg with sub0.</i></td></tr>
<tr><th id="1988">1988</th><td>  <b>if</b> (<a class="local col7 ref" href="#297ExtractSubregInputReg" title='ExtractSubregInputReg' data-ref="297ExtractSubregInputReg">ExtractSubregInputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::SubReg" title='llvm::TargetInstrInfo::RegSubRegPair::SubReg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::SubReg">SubReg</a>)</td></tr>
<tr><th id="1989">1989</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="1990">1990</th><td>  <i>// Otherwise, the value is available in the v0.sub0.</i></td></tr>
<tr><th id="1991">1991</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="local col7 ref" href="#297ExtractSubregInputReg" title='ExtractSubregInputReg' data-ref="297ExtractSubregInputReg">ExtractSubregInputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPair::Reg" title='llvm::TargetInstrInfo::RegSubRegPair::Reg' data-ref="llvm::TargetInstrInfo::RegSubRegPair::Reg">Reg</a>,</td></tr>
<tr><th id="1992">1992</th><td>                            <a class="local col7 ref" href="#297ExtractSubregInputReg" title='ExtractSubregInputReg' data-ref="297ExtractSubregInputReg">ExtractSubregInputReg</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx" title='llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx' data-ref="llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1993">1993</th><td>}</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromSubregToReg' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromSubregToReg()' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv">getNextSourceFromSubregToReg</dfn>() {</td></tr>
<tr><th id="1996">1996</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;isSubregToReg() &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;Def-&gt;isSubregToReg() &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 1996, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>() &amp;&amp; <q>"Invalid definition"</q>);</td></tr>
<tr><th id="1997">1997</th><td>  <i>// We are looking at:</i></td></tr>
<tr><th id="1998">1998</th><td><i>  // Def = SUBREG_TO_REG Imm, v0, sub0</i></td></tr>
<tr><th id="1999">1999</th><td><i></i></td></tr>
<tr><th id="2000">2000</th><td><i>  // Bail if we have to compose sub registers.</i></td></tr>
<tr><th id="2001">2001</th><td><i>  // If DefSubReg != sub0, we would have to check that all the bits</i></td></tr>
<tr><th id="2002">2002</th><td><i>  // we track are included in sub0 and if yes, we would have to</i></td></tr>
<tr><th id="2003">2003</th><td><i>  // determine the right subreg in v0.</i></td></tr>
<tr><th id="2004">2004</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a> != <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2005">2005</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2006">2006</th><td>  <i>// Bail if we have to compose sub registers.</i></td></tr>
<tr><th id="2007">2007</th><td><i>  // Likewise, if v0.subreg != 0, we would have to compose it with sub0.</i></td></tr>
<tr><th id="2008">2008</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="2009">2009</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ejj">(</a><a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="2012">2012</th><td>                            <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2013">2013</th><td>}</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv">/// Explore each PHI incoming operand and return its sources.</i></td></tr>
<tr><th id="2016">2016</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromPHI' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceFromPHI()' data-ref="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv">getNextSourceFromPHI</dfn>() {</td></tr>
<tr><th id="2017">2017</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def-&gt;isPHI() &amp;&amp; &quot;Invalid definition&quot;) ? void (0) : __assert_fail (&quot;Def-&gt;isPHI() &amp;&amp; \&quot;Invalid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 2017, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <q>"Invalid definition"</q>);</td></tr>
<tr><th id="2018">2018</th><td>  <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev"></a><dfn class="local col8 decl" id="298Res" title='Res' data-type='(anonymous namespace)::ValueTrackerResult' data-ref="298Res">Res</dfn>;</td></tr>
<tr><th id="2019">2019</th><td></td></tr>
<tr><th id="2020">2020</th><td>  <i>// If we look for a different subreg, bail as we do not support composing</i></td></tr>
<tr><th id="2021">2021</th><td><i>  // subregs yet.</i></td></tr>
<tr><th id="2022">2022</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a>)</td></tr>
<tr><th id="2023">2023</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>  <i>// Return all register sources for PHI instructions.</i></td></tr>
<tr><th id="2026">2026</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="299i" title='i' data-type='unsigned int' data-ref="299i">i</dfn> = <var>1</var>, <dfn class="local col0 decl" id="300e" title='e' data-type='unsigned int' data-ref="300e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a> &lt; <a class="local col0 ref" href="#300e" title='e' data-ref="300e">e</a>; <a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="2027">2027</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="301MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="301MO">MO</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#299i" title='i' data-ref="299i">i</a>);</td></tr>
<tr><th id="2028">2028</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; &quot;Invalid PHI instruction&quot;) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; \&quot;Invalid PHI instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 2028, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Invalid PHI instruction"</q>);</td></tr>
<tr><th id="2029">2029</th><td>    <i>// We have no code to deal with undef operands. They shouldn't happen in</i></td></tr>
<tr><th id="2030">2030</th><td><i>    // normal programs anyway.</i></td></tr>
<tr><th id="2031">2031</th><td>    <b>if</b> (<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="2032">2032</th><td>      <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2033">2033</th><td>    <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj" title='(anonymous namespace)::ValueTrackerResult::addSource' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult9addSourceEjj">addSource</a>(<a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#301MO" title='MO' data-ref="301MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="2034">2034</th><td>  }</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>  <b>return</b> <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>;</td></tr>
<tr><th id="2037">2037</th><td>}</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv" title='(anonymous namespace)::ValueTracker::getNextSourceImpl' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSourceImpl()' data-ref="_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv">getNextSourceImpl</dfn>() {</td></tr>
<tr><th id="2040">2040</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def &amp;&amp; &quot;This method needs a valid definition&quot;) ? void (0) : __assert_fail (&quot;Def &amp;&amp; \&quot;This method needs a valid definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 2040, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a> &amp;&amp; <q>"This method needs a valid definition"</q>);</td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Def-&gt;getOperand(DefIdx).isDef() &amp;&amp; (DefIdx &lt; Def-&gt;getDesc().getNumDefs() || Def-&gt;getDesc().isVariadic())) || Def-&gt;getOperand(DefIdx).isImplicit()) &amp;&amp; &quot;Invalid DefIdx&quot;) ? void (0) : __assert_fail (&quot;((Def-&gt;getOperand(DefIdx).isDef() &amp;&amp; (DefIdx &lt; Def-&gt;getDesc().getNumDefs() || Def-&gt;getDesc().isVariadic())) || Def-&gt;getOperand(DefIdx).isImplicit()) &amp;&amp; \&quot;Invalid DefIdx\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp&quot;, 2046, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="2043">2043</th><td>           (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() ||</td></tr>
<tr><th id="2044">2044</th><td>            <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>())) ||</td></tr>
<tr><th id="2045">2045</th><td>          <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) &amp;&amp;</td></tr>
<tr><th id="2046">2046</th><td>         <q>"Invalid DefIdx"</q>);</td></tr>
<tr><th id="2047">2047</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="2048">2048</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker21getNextSourceFromCopyEv">getNextSourceFromCopy</a>();</td></tr>
<tr><th id="2049">2049</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE" title='llvm::MachineInstr::isBitcast' data-ref="_ZNK4llvm12MachineInstr9isBitcastENS0_9QueryTypeE">isBitcast</a>())</td></tr>
<tr><th id="2050">2050</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromBitcast' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker24getNextSourceFromBitcastEv">getNextSourceFromBitcast</a>();</td></tr>
<tr><th id="2051">2051</th><td>  <i>// All the remaining cases involve "complex" instructions.</i></td></tr>
<tr><th id="2052">2052</th><td><i>  // Bail if we did not ask for the advanced tracking.</i></td></tr>
<tr><th id="2053">2053</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableAdvCopyOpt" title='DisableAdvCopyOpt' data-use='m' data-ref="DisableAdvCopyOpt">DisableAdvCopyOpt</a>)</td></tr>
<tr><th id="2054">2054</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2055">2055</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isRegSequenceLike' data-ref="_ZNK4llvm12MachineInstr17isRegSequenceLikeENS0_9QueryTypeE">isRegSequenceLike</a>())</td></tr>
<tr><th id="2056">2056</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromRegSequence' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromRegSequenceEv">getNextSourceFromRegSequence</a>();</td></tr>
<tr><th id="2057">2057</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isInsertSubregLike' data-ref="_ZNK4llvm12MachineInstr18isInsertSubregLikeENS0_9QueryTypeE">isInsertSubregLike</a>())</td></tr>
<tr><th id="2058">2058</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromInsertSubreg' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker29getNextSourceFromInsertSubregEv">getNextSourceFromInsertSubreg</a>();</td></tr>
<tr><th id="2059">2059</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isExtractSubregEv" title='llvm::MachineInstr::isExtractSubreg' data-ref="_ZNK4llvm12MachineInstr15isExtractSubregEv">isExtractSubreg</a>() || <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE" title='llvm::MachineInstr::isExtractSubregLike' data-ref="_ZNK4llvm12MachineInstr19isExtractSubregLikeENS0_9QueryTypeE">isExtractSubregLike</a>())</td></tr>
<tr><th id="2060">2060</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromExtractSubreg' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker30getNextSourceFromExtractSubregEv">getNextSourceFromExtractSubreg</a>();</td></tr>
<tr><th id="2061">2061</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>())</td></tr>
<tr><th id="2062">2062</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromSubregToReg' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker28getNextSourceFromSubregToRegEv">getNextSourceFromSubregToReg</a>();</td></tr>
<tr><th id="2063">2063</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2064">2064</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv" title='(anonymous namespace)::ValueTracker::getNextSourceFromPHI' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker20getNextSourceFromPHIEv">getNextSourceFromPHI</a>();</td></tr>
<tr><th id="2065">2065</th><td>  <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2066">2066</th><td>}</td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <a class="tu type" href="#(anonymousnamespace)::ValueTracker" title='(anonymous namespace)::ValueTracker' data-ref="(anonymousnamespace)::ValueTracker">ValueTracker</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv" title='(anonymous namespace)::ValueTracker::getNextSource' data-type='(anonymous namespace)::ValueTrackerResult (anonymous namespace)::ValueTracker::getNextSource()' data-ref="_ZN12_GLOBAL__N_112ValueTracker13getNextSourceEv">getNextSource</dfn>() {</td></tr>
<tr><th id="2069">2069</th><td>  <i>// If we reach a point where we cannot move up in the use-def chain,</i></td></tr>
<tr><th id="2070">2070</th><td><i>  // there is nothing we can get.</i></td></tr>
<tr><th id="2071">2071</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>)</td></tr>
<tr><th id="2072">2072</th><td>    <b>return</b> <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev" title='(anonymous namespace)::ValueTrackerResult::ValueTrackerResult' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResultC1Ev">(</a>);</td></tr>
<tr><th id="2073">2073</th><td></td></tr>
<tr><th id="2074">2074</th><td>  <a class="tu type" href="#(anonymousnamespace)::ValueTrackerResult" title='(anonymous namespace)::ValueTrackerResult' data-ref="(anonymousnamespace)::ValueTrackerResult">ValueTrackerResult</a> <dfn class="local col2 decl" id="302Res" title='Res' data-type='(anonymous namespace)::ValueTrackerResult' data-ref="302Res">Res</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv" title='(anonymous namespace)::ValueTracker::getNextSourceImpl' data-use='c' data-ref="_ZN12_GLOBAL__N_112ValueTracker17getNextSourceImplEv">getNextSourceImpl</a>();</td></tr>
<tr><th id="2075">2075</th><td>  <b>if</b> (<a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv" title='(anonymous namespace)::ValueTrackerResult::isValid' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="2076">2076</th><td>    <i>// Update definition, definition index, and subregister for the</i></td></tr>
<tr><th id="2077">2077</th><td><i>    // next call of getNextSource.</i></td></tr>
<tr><th id="2078">2078</th><td><i>    // Update the current register.</i></td></tr>
<tr><th id="2079">2079</th><td>    <em>bool</em> <dfn class="local col3 decl" id="303OneRegSrc" title='OneRegSrc' data-type='bool' data-ref="303OneRegSrc">OneRegSrc</dfn> = <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv" title='(anonymous namespace)::ValueTrackerResult::getNumSources' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult13getNumSourcesEv">getNumSources</a>() == <var>1</var>;</td></tr>
<tr><th id="2080">2080</th><td>    <b>if</b> (<a class="local col3 ref" href="#303OneRegSrc" title='OneRegSrc' data-ref="303OneRegSrc">OneRegSrc</a>)</td></tr>
<tr><th id="2081">2081</th><td>      <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Reg" title='(anonymous namespace)::ValueTracker::Reg' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Reg">Reg</a> = <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult9getSrcRegEi">getSrcReg</a>(<var>0</var>);</td></tr>
<tr><th id="2082">2082</th><td>    <i>// Update the result before moving up in the use-def chain</i></td></tr>
<tr><th id="2083">2083</th><td><i>    // with the instruction containing the last found sources.</i></td></tr>
<tr><th id="2084">2084</th><td>    <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_118ValueTrackerResult7setInstEPKN4llvm12MachineInstrE" title='(anonymous namespace)::ValueTrackerResult::setInst' data-use='c' data-ref="_ZN12_GLOBAL__N_118ValueTrackerResult7setInstEPKN4llvm12MachineInstrE">setInst</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a>);</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>    <i>// If we can still move up in the use-def chain, move to the next</i></td></tr>
<tr><th id="2087">2087</th><td><i>    // definition.</i></td></tr>
<tr><th id="2088">2088</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Reg" title='(anonymous namespace)::ValueTracker::Reg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#303OneRegSrc" title='OneRegSrc' data-ref="303OneRegSrc">OneRegSrc</a>) {</td></tr>
<tr><th id="2089">2089</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="local col4 decl" id="304DI" title='DI' data-type='MachineRegisterInfo::def_iterator' data-ref="304DI">DI</dfn> = <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="tu member" href="#(anonymousnamespace)::ValueTracker::Reg" title='(anonymous namespace)::ValueTracker::Reg' data-use='r' data-ref="(anonymousnamespace)::ValueTracker::Reg">Reg</a>);</td></tr>
<tr><th id="2090">2090</th><td>      <b>if</b> (<a class="local col4 ref" href="#304DI" title='DI' data-ref="304DI">DI</a> <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="tu member" href="#(anonymousnamespace)::ValueTracker::MRI" title='(anonymous namespace)::ValueTracker::MRI' data-use='m' data-ref="(anonymousnamespace)::ValueTracker::MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>()) {</td></tr>
<tr><th id="2091">2091</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a> = <a class="local col4 ref" href="#304DI" title='DI' data-ref="304DI">DI</a><a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2092">2092</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefIdx" title='(anonymous namespace)::ValueTracker::DefIdx' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::DefIdx">DefIdx</a> = <a class="local col4 ref" href="#304DI" title='DI' data-ref="304DI">DI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="2093">2093</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::DefSubReg" title='(anonymous namespace)::ValueTracker::DefSubReg' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::DefSubReg">DefSubReg</a> = <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi" title='(anonymous namespace)::ValueTrackerResult::getSrcSubReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_118ValueTrackerResult12getSrcSubRegEi">getSrcSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="2094">2094</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2095">2095</th><td>        <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2096">2096</th><td>      }</td></tr>
<tr><th id="2097">2097</th><td>      <b>return</b> <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>;</td></tr>
<tr><th id="2098">2098</th><td>    }</td></tr>
<tr><th id="2099">2099</th><td>  }</td></tr>
<tr><th id="2100">2100</th><td>  <i>// If we end up here, this means we will not be able to find another source</i></td></tr>
<tr><th id="2101">2101</th><td><i>  // for the next iteration. Make sure any new call to getNextSource bails out</i></td></tr>
<tr><th id="2102">2102</th><td><i>  // early by cutting the use-def chain.</i></td></tr>
<tr><th id="2103">2103</th><td>  <a class="tu member" href="#(anonymousnamespace)::ValueTracker::Def" title='(anonymous namespace)::ValueTracker::Def' data-use='w' data-ref="(anonymousnamespace)::ValueTracker::Def">Def</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2104">2104</th><td>  <b>return</b> <a class="local col2 ref" href="#302Res" title='Res' data-ref="302Res">Res</a>;</td></tr>
<tr><th id="2105">2105</th><td>}</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
