0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Dennis Wong/final_year_project/final_year_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sim_1/new/test_blinky.v,1672334248,verilog,,,,test_blinky,,,,,,,,
C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sim_1/new/test_simple_led.v,1672325886,verilog,,,,my_control_module_simulation,,,,,,,,
C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sources_1/new/blinky.v,1672334266,verilog,,C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sim_1/new/test_blinky.v,,blinky,,,,,,,,
C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sources_1/new/simple_led.v,1672325315,verilog,,C:/Users/Dennis Wong/final_year_project/final_year_project.srcs/sim_1/new/test_simple_led.v,,simple_led,,,,,,,,
