// Seed: 3294800770
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input wor   id_2,
    input uwire id_3
);
  wire id_5;
  ;
  assign module_2.id_2 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    input supply0 id_9,
    output wand id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8
  );
endmodule
module module_2 (
    inout  tri0 id_0,
    inout  wand id_1,
    output wor  id_2
    , id_4
);
  tri0 id_5 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  wire id_6;
  assign id_1 = id_4;
endmodule
