#ifndef __SCU_H__
#define __SCU_H__

#include <platform.h>
#include <utils.h>

/* SCU0: CPU-die SCU */
#define SCU0_HWSTRAP				(SCU0_REG + 0x010)
#define   SCU0_HWSTRAP_DIS_RVAS			BIT(30)
#define   SCU0_HWSTRAP_DIS_WDTFULL		BIT(25)
#define   SCU0_HWSTRAP_DISARMICE_TZ		BIT(22)
#define   SCU0_HWSTRAP_DISABLE_XHCI		BIT(21)
#define   SCU0_HWSTRAP_BOOTEMMCSPEED		BIT(20)
#define   SCU0_HWSTRAP_VGA_CC			BIT(18)
#define   SCU0_HWSTRAP_EN_OPROM			BIT(17)
#define   SCU0_HWSTRAP_DISARMICE		BIT(16)
#define   SCU0_HWSTRAP_TSPRSNTSEL		BIT(9)
#define   SCU0_HWSTRAP_DISDEBUG			BIT(8)
#define   SCU0_HWSTRAP_HCLKHPLL			BIT(7)
#define   SCU0_HWSTRAP_HCLKSEL			GENMASK(6, 5)
#define   SCU0_HWSTRAP_CPUHPLL			BIT(4)
#define   SCU0_HWSTRAP_HPLLFREQ			GENMASK(3, 2)
#define   SCU0_HWSTRAP_BOOTSPI			BIT(1)
#define   SCU0_HWSTRAP_HWSTRAP_DISCPU		BIT(0)

#define SCU0_DBGCTL				(SCU0_REG + 0x0c8)

#define SCU0_RSTCTL1				(SCU0_REG + 0x200)
#define   SCU0_RSTCTL1_EMMC			BIT(17)
#define SCU0_RSTCTL1_CLR			(SCU0_REG + 0x204)
#define   SCU0_RSTCTL1_CLR_EMMC			BIT(17)
#define SCU0_CLKGATE1				(SCU0_REG + 0x240)
#define   SCU0_CLKGATE1_EMMC			BIT(27)
#define SCU0_CLKGATE1_CLR			(SCU0_REG + 0x244)
#define   SCU0_CLKGATE1_CLR_EMMC		BIT(27)

#define SCU0_PCI_MISC70				(SCU0_REG + 0xa70)
#define   SCU0_PCI_MISC70_DIS_PCIEXHCI0		BIT(3)
#define   SCU0_PCI_MISC70_DIS_PCIEEHCI0		BIT(2)
#define   SCU0_PCI_MISC70_DIS_PCIEVGA0		BIT(0)

#define SCU0_PCI_MISCF0				(SCU0_REG + 0xaf0)
#define   SCU0_PCI_MISCF0_DIS_PCIEXHCI1		BIT(3)
#define   SCU0_PCI_MISCF0_DIS_PCIEEHCI1		BIT(2)
#define   SCU0_PCI_MISCF0_DIS_PCIEVGA1		BIT(0)

#define SCU0_WPROT1				(SCU0_REG + 0xe04)
#define   SCU0_WPROT1_0C8			BIT(18)

/* SCU1: IO-die SCU */
#define SCU1_HWSTRAP1				(SCU1_REG + 0x010)
#define   SCU1_HWSTRAP1_RECOVERY_USB		BIT(26)
#define   SCU1_HWSTRAP1_SPI_FLASH_4_BYTE_MODE	BIT(25)
#define   SCU1_HWSTRAP1_SPI_FLASH_WAIT_READY	BIT(24)
#define   SCU1_HWSTRAP1_BOOT_UFS		BIT(23)
#define   SCU1_HWSTRAP1_DIS_ROM			BIT(22)
#define   SCU1_HWSTRAP1_DIS_CPTRAJTAG		BIT(20)
#define   SCU1_HWSTRAP1_UARTDBGSEL		BIT(19)
#define   SCU1_HWSTRAP1_DIS_UARTDBG		BIT(18)
#define   SCU1_HWSTRAP1_DIS_WDTFULL		BIT(17)
#define   SCU1_HWSTRAP1_DISDEBUG1		BIT(16)
#define   SCU1_HWSTRAP1_ACPI_1			BIT(13)
#define   SCU1_HWSTRAP1_ACPI_0			BIT(12)
#define   SCU1_HWSTRAP1_BOOT_EMMC_UFS		BIT(11)
#define   SCU1_HWSTRAP1_HEARTBEAT_LED		BIT(10)
#define   SCU1_HWSTRAP1_LOW_SECURE		BIT(8)
#define   SCU1_HWSTRAP1_EN_EMCS			BIT(7)
#define   SCU1_HWSTRAP1_EN_GPIOPT		BIT(6)
#define   SCU1_HWSTRAP1_EN_SECBOOT		BIT(5)
#define   SCU1_HWSTRAP1_EN_RECOVERY_BOOT	BIT(4)
#define   SCU1_HWSTRAP1_SCM_MODE		BIT(3)
#define   SCU1_HWSTRAP1_LTPI_IDX		BIT(2)
#define   SCU1_HWSTRAP1_LTPI_NUM		BIT(1)
#define   SCU1_HWSTRAP1_LTPI_MODE		BIT(0)

#define SCU1_HWSTRAP2				(SCU1_REG + 0x030)
#define   SCU1_HWSTRAP2_FMC_ABR_SINGLE_FLASH	BIT(29)
#define   SCU1_HWSTRAP2_FMC_ABR_CS_SWAP_DIS	BIT(28)
#define   SCU1_HWSTRAP2_SPI_TPM_PCR_EXT_EN	BIT(27)
#define   SCU1_HWSTRAP2_SPI_TPM_HASH_ALGO	GENMASK(26, 25)
#define   SCU1_HWSTRAP2_BOOT_SPI_FREQ		GENMASK(24, 23)
#define   SCU1_HWSTRAP2_LTPI_IO_TYPE		BIT(22)
#define   SCU1_HWSTRAP2_LTPI_MAX		GENMASK(21, 19)
#define   SCU1_HWSTRAP2_FWSPI_CRTM		GENMASK(18, 17)
#define   SCU1_HWSTRAP2_EN_FWSPIAUX		BIT(16)
#define   SCU1_HWSTRAP2_FWSPISIZE		GENMASK(15, 13)
#define   SCU1_HWSTRAP2_DIS_REC			BIT(12)
#define   SCU1_HWSTRAP2_TPM_PCR_INDEX		GENMASK(6, 2)
#define   SCU1_HWSTRAP2_ROM_CLEAR_SRAM		BIT(1)
#define   SCU1_HWSTRAP2_ABR			BIT(0)

#define SCU1_RSTLOG0				(SCU1_REG + 0x050)
#define   SCU1_RSTLOG0_BMC_CPU			BIT(12)
#define   SCU1_RSTLOG0_ABR			BIT(2)
#define   SCU1_RSTLOG0_EXTRSTN			BIT(1)
#define   SCU1_RSTLOG0_SRST			BIT(0)

#define SCU1_MISC1				(SCU1_REG + 0x0c0)
#define   SCU1_MISC1_UARTDBG_ROUTE		GENMASK(23, 22)
#define   SCU1_MISC1_UART12_ROUTE		GENMASK(21, 20)

#define SCU1_DBGCTL				(SCU1_REG + 0x0c8)

#define SCU1_PINMUX1				(SCU1_REG + 0x400)
#define SCU1_PINMUX12				(SCU1_REG + 0x42c)
#define SCU1_PINMUX13				(SCU1_REG + 0x430)
#define SCU1_PINMUX23				(SCU1_REG + 0x458)

#define SCU1_HCFG0				(SCU1_REG + 0xa00)
#define   SCU1_HCFG0_N1_EN_ERTC			BIT(27)
#define   SCU1_HCFG0_N1_EN_EDAF			BIT(26)
#define   SCU1_HCFG0_N1_EN_LPC			BIT(25)
#define   SCU1_HCFG0_N1_EN_ACPI			BIT(24)
#define   SCU1_HCFG0_N1_DIS_SIODEC		BIT(23)
#define   SCU1_HCFG0_N1_SIODECSEL		BIT(22)
#define   SCU1_HCFG0_N1_HSPI1_CRTM		GENMASK(21, 20)
#define   SCU1_HCFG0_N1_EN_HSPIAUX		BIT(19)
#define   SCU1_HCFG0_N1_HOSTSPISIZE1		GENMASK(18, 16)
#define   SCU1_HCFG0_N0_EN_ERTC			BIT(11)
#define   SCU1_HCFG0_N0_EN_EDAF			BIT(10)
#define   SCU1_HCFG0_N0_EN_LPC			BIT(9)
#define   SCU1_HCFG0_N0_EN_ACPI			BIT(8)
#define   SCU1_HCFG0_N0_DIS_SIODEC		BIT(7)
#define   SCU1_HCFG0_N0_SIODECSEL		BIT(6)
#define   SCU1_HCFG0_N0_HSPI0_CRTM		GENMASK(5, 4)
#define   SCU1_HCFG0_N0_EN_HSPIAUX		BIT(3)
#define   SCU1_HCFG0_N0_HOSTSPISIZE0		GENMASK(2, 0)

#define SCU1_WPROT2				(SCU1_REG + 0xb04)
#define   SCU1_WPROT2_0C8			BIT(18)

#endif
