

================================================================
== Vitis HLS Report for 'single_heap_sort'
================================================================
* Date:           Tue Apr 25 23:13:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_single_heap_sort_Pipeline_initialization_fu_94     |single_heap_sort_Pipeline_initialization    |  5000002|  5000002|  50.000 ms|  50.000 ms|  5000002|  5000002|       no|
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_1_fu_102   |single_heap_sort_Pipeline_VITIS_LOOP_16_1   |        ?|        ?|          ?|          ?|        ?|        ?|       no|
        |grp_single_heap_sort_Pipeline_output_data_fu_108       |single_heap_sort_Pipeline_output_data       |  5000002|  5000002|  50.000 ms|  50.000 ms|  5000002|  5000002|       no|
        |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_11_fu_115  |single_heap_sort_Pipeline_VITIS_LOOP_16_11  |        ?|        ?|          ?|          ?|        ?|        ?|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- heap_sort_procedure  |        ?|        ?|         ?|          -|          -|  2500000|        no|
        |- VITIS_LOOP_57_1      |        ?|        ?|         ?|          -|          -|  5000000|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       61|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      609|      904|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      259|    -|
|Register             |        -|     -|      129|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|      738|     1224|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_1_fu_102   |single_heap_sort_Pipeline_VITIS_LOOP_16_1   |        0|   0|  244|  368|    0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_11_fu_115  |single_heap_sort_Pipeline_VITIS_LOOP_16_11  |        0|   0|  267|  368|    0|
    |grp_single_heap_sort_Pipeline_initialization_fu_94     |single_heap_sort_Pipeline_initialization    |        0|   0|   49|   84|    0|
    |grp_single_heap_sort_Pipeline_output_data_fu_108       |single_heap_sort_Pipeline_output_data       |        0|   0|   49|   84|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                  |                                            |        0|   0|  609|  904|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    |data_U  |data_RAM_AUTO_1R1W  |       16|  0|   0|    0|  5000000|   32|     1|    160000000|
    +--------+--------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total   |                    |       16|  0|   0|    0|  5000000|   32|     1|    160000000|
    +--------+--------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_178_p2  |         +|   0|  0|  31|          24|           2|
    |i_2_fu_142_p2       |         +|   0|  0|  30|          23|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  61|          47|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  59|         11|    1|         11|
    |data_address0  |  43|          8|   23|        184|
    |data_address1  |  14|          3|   23|         69|
    |data_ce0       |  31|          6|    1|          6|
    |data_ce1       |  14|          3|    1|          3|
    |data_d0        |  26|          5|   32|        160|
    |data_d1        |  14|          3|   32|         96|
    |data_we0       |  26|          5|    1|          5|
    |data_we1       |  14|          3|    1|          3|
    |i_1_fu_62      |   9|          2|   23|         46|
    |j_1_fu_70      |   9|          2|   24|         48|
    +---------------+----+-----------+-----+-----------+
    |Total          | 259|         51|  162|        631|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  10|   0|   10|          0|
    |data_addr_4_reg_224                                                 |  23|   0|   23|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_11_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_VITIS_LOOP_16_1_fu_102_ap_start_reg   |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_initialization_fu_94_ap_start_reg     |   1|   0|    1|          0|
    |grp_single_heap_sort_Pipeline_output_data_fu_108_ap_start_reg       |   1|   0|    1|          0|
    |i_1_fu_62                                                           |  23|   0|   23|          0|
    |j_1_fu_70                                                           |  24|   0|   24|          0|
    |trunc_ln43_reg_199                                                  |  22|   0|   22|          0|
    |trunc_ln44_reg_219                                                  |  23|   0|   23|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 129|   0|  129|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  single_heap_sort|  return value|
|input_r_address0   |  out|   23|   ap_memory|           input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|           input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|           input_r|         array|
|output_r_address0  |  out|   23|   ap_memory|          output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|          output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|          output_r|         array|
+-------------------+-----+-----+------------+------------------+--------------+

