// Seed: 1156002204
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    input  tri0  id_2,
    output wor   id_3
    , id_7 = 1,
    output uwire id_4,
    input  tri1  id_5
);
  always id_3 = 1;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6
);
  assign id_3 = id_0;
  assign id_5 = id_6;
  wire id_8;
  module_0();
endmodule
