VHDL implementation of wishbne slave.
