# IAC RISC-V Project Team 02

## Project Allocation

> John: Control unit, Sign Extension Unit, Instruction and Memory Unit

> Cecilia: Program counter

> Liam: Register File, ALU

> Jay: Top file, Testbench, Testing

## Design of the Single Cycle CPU

![Single Cycle RISC-V Schematic](images/SingleCycleDesign.jpg)
