

================================================================
== Vivado HLS Report for 'polyvecl_pointwise_a'
================================================================
* Date:           Tue Apr  4 22:25:39 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 28.963 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3595|     3595| 35.950 ms | 35.950 ms |  3595|  3595|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      512|      512|         2|          -|          -|   256|    no    |
        |- Loop 2     |     3081|     3081|      1027|          -|          -|     3|    no    |
        | + Loop 2.1  |      512|      512|         2|          -|          -|   256|    no    |
        | + Loop 2.2  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     16|       0|     492|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     161|    -|
|Register         |        -|      -|      90|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|     16|      90|     653|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_coeffs_U  |polyvecl_pointwishbi  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln181_1_fu_413_p2   |     *    |      2|  0|  21|          23|          32|
    |mul_ln181_fu_270_p2     |     *    |      2|  0|  21|          23|          32|
    |mul_ln19_1_fu_437_p2    |     *    |      2|  0|  21|          24|          32|
    |mul_ln19_fu_294_p2      |     *    |      2|  0|  21|          24|          32|
    |t_2_fu_427_p2           |     *    |      4|  0|  21|          26|          32|
    |t_fu_284_p2             |     *    |      4|  0|  21|          26|          32|
    |add_ln181_1_fu_335_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln181_2_fu_380_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln181_3_fu_390_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln181_fu_252_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln19_1_fu_447_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln19_fu_304_p2      |     +    |      0|  0|  63|          56|          56|
    |add_ln88_1_fu_489_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln88_fu_505_p2      |     +    |      0|  0|  39|          32|          32|
    |i_14_fu_223_p2          |     +    |      0|  0|  16|           9|           1|
    |i_15_fu_366_p2          |     +    |      0|  0|  16|           9|           1|
    |i_16_fu_474_p2          |     +    |      0|  0|  16|           9|           1|
    |i_fu_499_p2             |     +    |      0|  0|  12|           3|           1|
    |icmp_ln137_fu_325_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln180_1_fu_360_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln180_fu_217_p2    |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln87_fu_468_p2     |   icmp   |      0|  0|  13|           9|          10|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     16|  0| 492|         406|         430|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  44|          9|    1|          9|
    |i_0_i1_reg_170         |   9|          2|    9|         18|
    |i_0_i20_reg_182        |   9|          2|    9|         18|
    |i_0_i_reg_146          |   9|          2|    9|         18|
    |i_0_reg_158            |   9|          2|    3|          6|
    |t_coeffs_address0      |  15|          3|    8|         24|
    |u_vec_coeffs_address0  |  15|          3|   12|         36|
    |v_vec_coeffs_address0  |  15|          3|   10|         30|
    |w_coeffs_address0      |  21|          4|   10|         40|
    |w_coeffs_d0            |  15|          3|   32|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 161|         33|  103|        295|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |i_0_i1_reg_170             |   9|   0|    9|          0|
    |i_0_i20_reg_182            |   9|   0|    9|          0|
    |i_0_i_reg_146              |   9|   0|    9|          0|
    |i_0_reg_158                |   3|   0|    3|          0|
    |i_14_reg_531               |   9|   0|    9|          0|
    |i_15_reg_562               |   9|   0|    9|          0|
    |i_16_reg_580               |   9|   0|    9|          0|
    |tmp_26_cast_reg_549        |   6|   0|   14|          8|
    |w_coeffs_addr_1_reg_585    |  10|   0|   10|          0|
    |zext_ln176_reg_554         |   3|   0|   12|          9|
    |zext_ln181_2_reg_517       |   3|   0|   12|          9|
    |zext_ln181_3_cast_reg_523  |   3|   0|    6|          3|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  90|   0|  119|         29|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|w_coeffs_address0      | out |   10|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_ce0           | out |    1|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_we0           | out |    1|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_d0            | out |   32|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_q0            |  in |   32|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_offset        |  in |    3|   ap_none  |    w_coeffs_offset   |    scalar    |
|u_vec_coeffs_address0  | out |   12|  ap_memory |     u_vec_coeffs     |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |     u_vec_coeffs     |     array    |
|u_vec_coeffs_q0        |  in |   23|  ap_memory |     u_vec_coeffs     |     array    |
|v_vec_coeffs_address0  | out |   10|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |     v_vec_coeffs     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 7 
6 --> 5 
7 --> 8 4 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %w_coeffs_offset)" [poly.c:181->polyvec.c:136]   --->   Operation 9 'read' 'w_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %w_coeffs_offset_read, i8 0)" [poly.c:181->polyvec.c:136]   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i11 %tmp to i12" [poly.c:181->polyvec.c:136]   --->   Operation 11 'zext' 'zext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %w_coeffs_offset_read, i2 0)" [poly.c:181->polyvec.c:136]   --->   Operation 12 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln181_3_cast = zext i5 %tmp_s to i6" [poly.c:181->polyvec.c:136]   --->   Operation 13 'zext' 'zext_ln181_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%t_coeffs = alloca [256 x i32], align 4" [polyvec.c:134]   --->   Operation 14 'alloca' 't_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "br label %1" [poly.c:180->polyvec.c:136]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %0 ], [ %i_14, %2 ]"   --->   Operation 16 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i, -256" [poly.c:180->polyvec.c:136]   --->   Operation 17 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%i_14 = add i9 %i_0_i, 1" [poly.c:180->polyvec.c:136]   --->   Operation 19 'add' 'i_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %poly_pointwise_montgomery.1.exit.preheader, label %2" [poly.c:180->polyvec.c:136]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i to i64" [poly.c:181->polyvec.c:136]   --->   Operation 21 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9(i3 %w_coeffs_offset_read, i1 false, i9 %i_0_i)" [poly.c:181->polyvec.c:136]   --->   Operation 22 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i13 %tmp_7 to i64" [poly.c:181->polyvec.c:136]   --->   Operation 23 'zext' 'zext_ln181_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [4096 x i23]* %u_vec_coeffs, i64 0, i64 %zext_ln181_4" [poly.c:181->polyvec.c:136]   --->   Operation 24 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181" [poly.c:181->polyvec.c:136]   --->   Operation 25 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:136]   --->   Operation 26 'load' 'u_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:136]   --->   Operation 27 'load' 'v_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.1.exit" [polyvec.c:137]   --->   Operation 28 'br' <Predicate = (icmp_ln180)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 28.9>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i9 %i_0_i to i12" [poly.c:181->polyvec.c:136]   --->   Operation 29 'zext' 'zext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_2, %zext_ln181_3" [poly.c:181->polyvec.c:136]   --->   Operation 30 'add' 'add_ln181' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln181_5 = zext i12 %add_ln181 to i64" [poly.c:181->polyvec.c:136]   --->   Operation 31 'zext' 'zext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w_coeffs_addr = getelementptr [1024 x i32]* %w_coeffs, i64 0, i64 %zext_ln181_5" [poly.c:181->polyvec.c:136]   --->   Operation 32 'getelementptr' 'w_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i23* %u_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:136]   --->   Operation 33 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i23 %u_vec_coeffs_load to i55" [poly.c:181->polyvec.c:136]   --->   Operation 34 'zext' 'zext_ln181_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:136]   --->   Operation 35 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %v_vec_coeffs_load to i55" [poly.c:181->polyvec.c:136]   --->   Operation 36 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (6.88ns)   --->   "%mul_ln181 = mul i55 %zext_ln181_6, %sext_ln181" [poly.c:181->polyvec.c:136]   --->   Operation 37 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i55 %mul_ln181 to i56" [poly.c:181->polyvec.c:136]   --->   Operation 38 'sext' 'sext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i55 %mul_ln181 to i32" [reduce.c:18->poly.c:181->polyvec.c:136]   --->   Operation 39 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->poly.c:181->polyvec.c:136]   --->   Operation 40 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 41 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 42 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i55 %mul_ln19 to i56" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 43 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln181_1, %sext_ln19_1" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 44 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19, i32 32, i32 55)" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 45 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t_1 = sext i24 %tmp_1 to i32" [reduce.c:19->poly.c:181->polyvec.c:136]   --->   Operation 46 'sext' 't_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.77ns)   --->   "store i32 %t_1, i32* %w_coeffs_addr, align 4" [poly.c:181->polyvec.c:136]   --->   Operation 47 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [poly.c:180->polyvec.c:136]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.54>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %poly_add.1.exit ], [ 1, %poly_pointwise_montgomery.1.exit.preheader ]"   --->   Operation 49 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.00ns)   --->   "%icmp_ln137 = icmp eq i3 %i_0, -4" [polyvec.c:137]   --->   Operation 50 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 51 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %7, label %3" [polyvec.c:137]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln181_7 = zext i3 %i_0 to i6" [poly.c:181->polyvec.c:138]   --->   Operation 53 'zext' 'zext_ln181_7' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln181_1 = add i6 %zext_ln181_7, %zext_ln181_3_cast" [poly.c:181->polyvec.c:138]   --->   Operation 54 'add' 'add_ln181_1' <Predicate = (!icmp_ln137)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_26_cast = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %add_ln181_1, i8 0)" [poly.c:181->polyvec.c:138]   --->   Operation 55 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 0)" [poly.c:181->polyvec.c:138]   --->   Operation 56 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp_8 to i12" [poly.c:176->polyvec.c:138]   --->   Operation 57 'zext' 'zext_ln176' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.35ns)   --->   "br label %4" [poly.c:180->polyvec.c:138]   --->   Operation 58 'br' <Predicate = (!icmp_ln137)> <Delay = 1.35>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:141]   --->   Operation 59 'ret' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.58>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i9 [ 0, %3 ], [ %i_15, %5 ]"   --->   Operation 60 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.34ns)   --->   "%icmp_ln180_1 = icmp eq i9 %i_0_i1, -256" [poly.c:180->polyvec.c:138]   --->   Operation 61 'icmp' 'icmp_ln180_1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 62 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%i_15 = add i9 %i_0_i1, 1" [poly.c:180->polyvec.c:138]   --->   Operation 63 'add' 'i_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180_1, label %poly_pointwise_montgomery.exit.preheader, label %5" [poly.c:180->polyvec.c:138]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln181_8 = zext i9 %i_0_i1 to i12" [poly.c:181->polyvec.c:138]   --->   Operation 65 'zext' 'zext_ln181_8' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln181_9 = zext i9 %i_0_i1 to i14" [poly.c:181->polyvec.c:138]   --->   Operation 66 'zext' 'zext_ln181_9' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.80ns)   --->   "%add_ln181_2 = add i14 %tmp_26_cast, %zext_ln181_9" [poly.c:181->polyvec.c:138]   --->   Operation 67 'add' 'add_ln181_2' <Predicate = (!icmp_ln180_1)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln181_10 = zext i14 %add_ln181_2 to i64" [poly.c:181->polyvec.c:138]   --->   Operation 68 'zext' 'zext_ln181_10' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr_1 = getelementptr [4096 x i23]* %u_vec_coeffs, i64 0, i64 %zext_ln181_10" [poly.c:181->polyvec.c:138]   --->   Operation 69 'getelementptr' 'u_vec_coeffs_addr_1' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "%add_ln181_3 = add i12 %zext_ln176, %zext_ln181_8" [poly.c:181->polyvec.c:138]   --->   Operation 70 'add' 'add_ln181_3' <Predicate = (!icmp_ln180_1)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln181_11 = zext i12 %add_ln181_3 to i64" [poly.c:181->polyvec.c:138]   --->   Operation 71 'zext' 'zext_ln181_11' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %v_vec_coeffs, i64 0, i64 %zext_ln181_11" [poly.c:181->polyvec.c:138]   --->   Operation 72 'getelementptr' 'v_vec_coeffs_addr_1' <Predicate = (!icmp_ln180_1)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [poly.c:181->polyvec.c:138]   --->   Operation 73 'load' 'u_vec_coeffs_load_1' <Predicate = (!icmp_ln180_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 74 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [poly.c:181->polyvec.c:138]   --->   Operation 74 'load' 'v_vec_coeffs_load_1' <Predicate = (!icmp_ln180_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 75 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.exit" [poly.c:87->polyvec.c:139]   --->   Operation 75 'br' <Predicate = (icmp_ln180_1)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 28.9>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i9 %i_0_i1 to i64" [poly.c:181->polyvec.c:138]   --->   Operation 76 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load_1 = load i23* %u_vec_coeffs_addr_1, align 4" [poly.c:181->polyvec.c:138]   --->   Operation 77 'load' 'u_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln181_12 = zext i23 %u_vec_coeffs_load_1 to i55" [poly.c:181->polyvec.c:138]   --->   Operation 78 'zext' 'zext_ln181_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load_1 = load i32* %v_vec_coeffs_addr_1, align 4" [poly.c:181->polyvec.c:138]   --->   Operation 79 'load' 'v_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i32 %v_vec_coeffs_load_1 to i55" [poly.c:181->polyvec.c:138]   --->   Operation 80 'sext' 'sext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (6.88ns)   --->   "%mul_ln181_1 = mul i55 %zext_ln181_12, %sext_ln181_2" [poly.c:181->polyvec.c:138]   --->   Operation 81 'mul' 'mul_ln181_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln181_3 = sext i55 %mul_ln181_1 to i56" [poly.c:181->polyvec.c:138]   --->   Operation 82 'sext' 'sext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i55 %mul_ln181_1 to i32" [reduce.c:18->poly.c:181->polyvec.c:138]   --->   Operation 83 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (6.88ns)   --->   "%t_2 = mul nsw i32 58728449, %trunc_ln18_1" [reduce.c:18->poly.c:181->polyvec.c:138]   --->   Operation 84 'mul' 't_2' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i32 %t_2 to i55" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 85 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (6.88ns)   --->   "%mul_ln19_1 = mul i55 -8380417, %sext_ln19_2" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 86 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i55 %mul_ln19_1 to i56" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 87 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.77ns)   --->   "%add_ln19_1 = add i56 %sext_ln181_3, %sext_ln19_4" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 88 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i56.i32.i32(i56 %add_ln19_1, i32 32, i32 55)" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 89 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%t_3 = sext i24 %tmp_2 to i32" [reduce.c:19->poly.c:181->polyvec.c:138]   --->   Operation 90 'sext' 't_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%t_coeffs_addr = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %zext_ln181_1" [poly.c:181->polyvec.c:138]   --->   Operation 91 'getelementptr' 't_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.77ns)   --->   "store i32 %t_3, i32* %t_coeffs_addr, align 4" [poly.c:181->polyvec.c:138]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %4" [poly.c:180->polyvec.c:138]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.53>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%i_0_i20 = phi i9 [ %i_16, %6 ], [ 0, %poly_pointwise_montgomery.exit.preheader ]"   --->   Operation 94 'phi' 'i_0_i20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.34ns)   --->   "%icmp_ln87 = icmp eq i9 %i_0_i20, -256" [poly.c:87->polyvec.c:139]   --->   Operation 95 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 96 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.73ns)   --->   "%i_16 = add i9 %i_0_i20, 1" [poly.c:87->polyvec.c:139]   --->   Operation 97 'add' 'i_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %poly_add.1.exit, label %6" [poly.c:87->polyvec.c:139]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_0_i20 to i64" [poly.c:88->polyvec.c:139]   --->   Operation 99 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i9 %i_0_i20 to i12" [poly.c:88->polyvec.c:139]   --->   Operation 100 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (1.76ns)   --->   "%add_ln88_1 = add i12 %zext_ln181_2, %zext_ln88_1" [poly.c:88->polyvec.c:139]   --->   Operation 101 'add' 'add_ln88_1' <Predicate = (!icmp_ln87)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i12 %add_ln88_1 to i64" [poly.c:88->polyvec.c:139]   --->   Operation 102 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%w_coeffs_addr_1 = getelementptr [1024 x i32]* %w_coeffs, i64 0, i64 %zext_ln88_2" [poly.c:88->polyvec.c:139]   --->   Operation 103 'getelementptr' 'w_coeffs_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 104 [2/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:139]   --->   Operation 104 'load' 'w_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%t_coeffs_addr_1 = getelementptr [256 x i32]* %t_coeffs, i64 0, i64 %zext_ln88" [poly.c:88->polyvec.c:139]   --->   Operation 105 'getelementptr' 't_coeffs_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:139]   --->   Operation 106 'load' 't_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 107 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:137]   --->   Operation 107 'add' 'i' <Predicate = (icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.1.exit" [polyvec.c:137]   --->   Operation 108 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.72>
ST_8 : Operation 109 [1/2] (2.77ns)   --->   "%w_coeffs_load = load i32* %w_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:139]   --->   Operation 109 'load' 'w_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 110 [1/2] (2.77ns)   --->   "%t_coeffs_load = load i32* %t_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:139]   --->   Operation 110 'load' 't_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 111 [1/1] (2.18ns)   --->   "%add_ln88 = add nsw i32 %w_coeffs_load, %t_coeffs_load" [poly.c:88->polyvec.c:139]   --->   Operation 111 'add' 'add_ln88' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (2.77ns)   --->   "store i32 %add_ln88, i32* %w_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:139]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.exit" [poly.c:87->polyvec.c:139]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w_coeffs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_coeffs_offset_read (read             ) [ 001100000]
tmp                  (bitconcatenate   ) [ 000000000]
zext_ln181_2         (zext             ) [ 001111111]
tmp_s                (bitconcatenate   ) [ 000000000]
zext_ln181_3_cast    (zext             ) [ 001111111]
t_coeffs             (alloca           ) [ 001111111]
br_ln180             (br               ) [ 011100000]
i_0_i                (phi              ) [ 001100000]
icmp_ln180           (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_14                 (add              ) [ 011100000]
br_ln180             (br               ) [ 000000000]
zext_ln181           (zext             ) [ 000000000]
tmp_7                (bitconcatenate   ) [ 000000000]
zext_ln181_4         (zext             ) [ 000000000]
u_vec_coeffs_addr    (getelementptr    ) [ 000100000]
v_vec_coeffs_addr    (getelementptr    ) [ 000100000]
br_ln137             (br               ) [ 001111111]
zext_ln181_3         (zext             ) [ 000000000]
add_ln181            (add              ) [ 000000000]
zext_ln181_5         (zext             ) [ 000000000]
w_coeffs_addr        (getelementptr    ) [ 000000000]
u_vec_coeffs_load    (load             ) [ 000000000]
zext_ln181_6         (zext             ) [ 000000000]
v_vec_coeffs_load    (load             ) [ 000000000]
sext_ln181           (sext             ) [ 000000000]
mul_ln181            (mul              ) [ 000000000]
sext_ln181_1         (sext             ) [ 000000000]
trunc_ln18           (trunc            ) [ 000000000]
t                    (mul              ) [ 000000000]
sext_ln19            (sext             ) [ 000000000]
mul_ln19             (mul              ) [ 000000000]
sext_ln19_1          (sext             ) [ 000000000]
add_ln19             (add              ) [ 000000000]
tmp_1                (partselect       ) [ 000000000]
t_1                  (sext             ) [ 000000000]
store_ln181          (store            ) [ 000000000]
br_ln180             (br               ) [ 011100000]
i_0                  (phi              ) [ 000011111]
icmp_ln137           (icmp             ) [ 000011111]
empty_32             (speclooptripcount) [ 000000000]
br_ln137             (br               ) [ 000000000]
zext_ln181_7         (zext             ) [ 000000000]
add_ln181_1          (add              ) [ 000000000]
tmp_26_cast          (bitconcatenate   ) [ 000001100]
tmp_8                (bitconcatenate   ) [ 000000000]
zext_ln176           (zext             ) [ 000001100]
br_ln180             (br               ) [ 000011111]
ret_ln141            (ret              ) [ 000000000]
i_0_i1               (phi              ) [ 000001100]
icmp_ln180_1         (icmp             ) [ 000011111]
empty_33             (speclooptripcount) [ 000000000]
i_15                 (add              ) [ 000011111]
br_ln180             (br               ) [ 000000000]
zext_ln181_8         (zext             ) [ 000000000]
zext_ln181_9         (zext             ) [ 000000000]
add_ln181_2          (add              ) [ 000000000]
zext_ln181_10        (zext             ) [ 000000000]
u_vec_coeffs_addr_1  (getelementptr    ) [ 000000100]
add_ln181_3          (add              ) [ 000000000]
zext_ln181_11        (zext             ) [ 000000000]
v_vec_coeffs_addr_1  (getelementptr    ) [ 000000100]
br_ln87              (br               ) [ 000011111]
zext_ln181_1         (zext             ) [ 000000000]
u_vec_coeffs_load_1  (load             ) [ 000000000]
zext_ln181_12        (zext             ) [ 000000000]
v_vec_coeffs_load_1  (load             ) [ 000000000]
sext_ln181_2         (sext             ) [ 000000000]
mul_ln181_1          (mul              ) [ 000000000]
sext_ln181_3         (sext             ) [ 000000000]
trunc_ln18_1         (trunc            ) [ 000000000]
t_2                  (mul              ) [ 000000000]
sext_ln19_2          (sext             ) [ 000000000]
mul_ln19_1           (mul              ) [ 000000000]
sext_ln19_4          (sext             ) [ 000000000]
add_ln19_1           (add              ) [ 000000000]
tmp_2                (partselect       ) [ 000000000]
t_3                  (sext             ) [ 000000000]
t_coeffs_addr        (getelementptr    ) [ 000000000]
store_ln181          (store            ) [ 000000000]
br_ln180             (br               ) [ 000011111]
i_0_i20              (phi              ) [ 000000010]
icmp_ln87            (icmp             ) [ 000011111]
empty_34             (speclooptripcount) [ 000000000]
i_16                 (add              ) [ 000011111]
br_ln87              (br               ) [ 000000000]
zext_ln88            (zext             ) [ 000000000]
zext_ln88_1          (zext             ) [ 000000000]
add_ln88_1           (add              ) [ 000000000]
zext_ln88_2          (zext             ) [ 000000000]
w_coeffs_addr_1      (getelementptr    ) [ 000000001]
t_coeffs_addr_1      (getelementptr    ) [ 000000001]
i                    (add              ) [ 001011111]
br_ln137             (br               ) [ 001011111]
w_coeffs_load        (load             ) [ 000000000]
t_coeffs_load        (load             ) [ 000000000]
add_ln88             (add              ) [ 000000000]
store_ln88           (store            ) [ 000000000]
br_ln87              (br               ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_coeffs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_coeffs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="t_coeffs_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_coeffs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="w_coeffs_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_coeffs_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="u_vec_coeffs_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="23" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="13" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="v_vec_coeffs_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_vec_coeffs_load/2 u_vec_coeffs_load_1/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/2 v_vec_coeffs_load_1/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w_coeffs_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln181/3 w_coeffs_load/7 store_ln88/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="u_vec_coeffs_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="23" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_vec_coeffs_addr_1/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_vec_coeffs_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr_1/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="t_coeffs_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln181/6 t_coeffs_load/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w_coeffs_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_coeffs_addr_1/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="t_coeffs_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_coeffs_addr_1/7 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_0_i1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="1"/>
<pin id="172" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_0_i1_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_0_i20_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="1"/>
<pin id="184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i20 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_0_i20_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i20/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln181_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln181_3_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_3_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln180_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_14_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln181_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="9" slack="0"/>
<pin id="239" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln181_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_4/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln181_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln181_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="2"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln181_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_5/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln181_6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_6/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln181_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln181_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="23" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln181_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="55" slack="0"/>
<pin id="278" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="55" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="t_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="27" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln19_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="mul_ln19_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="24" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln19_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="55" slack="0"/>
<pin id="302" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln19_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="55" slack="0"/>
<pin id="306" dir="0" index="1" bw="55" slack="0"/>
<pin id="307" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="0" index="1" bw="56" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="t_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln137_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln181_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_7/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln181_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="2"/>
<pin id="338" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_26_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln176_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln180_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180_1/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_15_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln181_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_8/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln181_9_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_9/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln181_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_2/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln181_10_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_10/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln181_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_3/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln181_11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_11/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln181_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln181_12_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="23" slack="0"/>
<pin id="407" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181_12/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln181_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_2/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="mul_ln181_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="23" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln181_1/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln181_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="55" slack="0"/>
<pin id="421" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_3/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln18_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="55" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18_1/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="t_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="27" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_2/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln19_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mul_ln19_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln19_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="55" slack="0"/>
<pin id="445" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_4/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln19_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="55" slack="0"/>
<pin id="449" dir="0" index="1" bw="55" slack="0"/>
<pin id="450" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="0" index="1" bw="56" slack="0"/>
<pin id="456" dir="0" index="2" bw="7" slack="0"/>
<pin id="457" dir="0" index="3" bw="7" slack="0"/>
<pin id="458" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="t_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_3/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln87_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_16_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln88_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln88_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln88_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="4"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln88_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_2/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="2"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln88_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/8 "/>
</bind>
</comp>

<comp id="512" class="1005" name="w_coeffs_offset_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="1"/>
<pin id="514" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_coeffs_offset_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln181_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="2"/>
<pin id="519" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln181_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="zext_ln181_3_cast_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="2"/>
<pin id="525" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln181_3_cast "/>
</bind>
</comp>

<comp id="531" class="1005" name="i_14_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="536" class="1005" name="u_vec_coeffs_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="1"/>
<pin id="538" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="v_vec_coeffs_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="1"/>
<pin id="543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_26_cast_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="1"/>
<pin id="551" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="zext_ln176_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="1"/>
<pin id="556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln176 "/>
</bind>
</comp>

<comp id="562" class="1005" name="i_15_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="567" class="1005" name="u_vec_coeffs_addr_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="1"/>
<pin id="569" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="u_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="v_vec_coeffs_addr_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="1"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="i_16_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="585" class="1005" name="w_coeffs_addr_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="1"/>
<pin id="587" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="t_coeffs_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="1"/>
<pin id="592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="1"/>
<pin id="597" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="64" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="103" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="58" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="58" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="150" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="150" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="242"><net_src comp="150" pin="4"/><net_sink comp="234" pin=3"/></net>

<net id="246"><net_src comp="234" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="251"><net_src comp="146" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="265"><net_src comp="78" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="84" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="276" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="329"><net_src comp="162" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="162" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="162" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="174" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="174" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="174" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="174" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="394"><net_src comp="372" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="403"><net_src comp="170" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="408"><net_src comp="78" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="84" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="419" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="472"><net_src comp="186" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="22" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="186" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="28" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="186" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="488"><net_src comp="186" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="489" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="503"><net_src comp="158" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="97" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="125" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="515"><net_src comp="58" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="520"><net_src comp="201" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="526"><net_src comp="213" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="534"><net_src comp="223" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="539"><net_src comp="64" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="544"><net_src comp="71" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="552"><net_src comp="340" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="557"><net_src comp="356" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="565"><net_src comp="366" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="570"><net_src comp="103" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="575"><net_src comp="110" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="583"><net_src comp="474" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="588"><net_src comp="131" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="593"><net_src comp="139" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="598"><net_src comp="499" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_coeffs | {3 8 }
 - Input state : 
	Port: polyvecl_pointwise_a : w_coeffs | {7 8 }
	Port: polyvecl_pointwise_a : w_coeffs_offset | {1 }
	Port: polyvecl_pointwise_a : u_vec_coeffs | {2 3 5 6 }
	Port: polyvecl_pointwise_a : v_vec_coeffs | {2 3 5 6 }
  - Chain level:
	State 1
		zext_ln181_2 : 1
		zext_ln181_3_cast : 1
	State 2
		icmp_ln180 : 1
		i_14 : 1
		br_ln180 : 2
		zext_ln181 : 1
		tmp_7 : 1
		zext_ln181_4 : 2
		u_vec_coeffs_addr : 3
		v_vec_coeffs_addr : 2
		u_vec_coeffs_load : 4
		v_vec_coeffs_load : 3
	State 3
		add_ln181 : 1
		zext_ln181_5 : 2
		w_coeffs_addr : 3
		zext_ln181_6 : 1
		sext_ln181 : 1
		mul_ln181 : 2
		sext_ln181_1 : 3
		trunc_ln18 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_1 : 7
		add_ln19 : 8
		tmp_1 : 9
		t_1 : 10
		store_ln181 : 11
	State 4
		icmp_ln137 : 1
		br_ln137 : 2
		zext_ln181_7 : 1
		add_ln181_1 : 2
		tmp_26_cast : 3
		tmp_8 : 1
		zext_ln176 : 2
	State 5
		icmp_ln180_1 : 1
		i_15 : 1
		br_ln180 : 2
		zext_ln181_8 : 1
		zext_ln181_9 : 1
		add_ln181_2 : 2
		zext_ln181_10 : 3
		u_vec_coeffs_addr_1 : 4
		add_ln181_3 : 2
		zext_ln181_11 : 3
		v_vec_coeffs_addr_1 : 4
		u_vec_coeffs_load_1 : 5
		v_vec_coeffs_load_1 : 5
	State 6
		zext_ln181_12 : 1
		sext_ln181_2 : 1
		mul_ln181_1 : 2
		sext_ln181_3 : 3
		trunc_ln18_1 : 3
		t_2 : 4
		sext_ln19_2 : 5
		mul_ln19_1 : 6
		sext_ln19_4 : 7
		add_ln19_1 : 8
		tmp_2 : 9
		t_3 : 10
		t_coeffs_addr : 1
		store_ln181 : 11
	State 7
		icmp_ln87 : 1
		i_16 : 1
		br_ln87 : 2
		zext_ln88 : 1
		zext_ln88_1 : 1
		add_ln88_1 : 2
		zext_ln88_2 : 3
		w_coeffs_addr_1 : 4
		w_coeffs_load : 5
		t_coeffs_addr_1 : 2
		t_coeffs_load : 3
	State 8
		add_ln88 : 1
		store_ln88 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           i_14_fu_223           |    0    |    0    |    16   |
|          |         add_ln181_fu_252        |    0    |    0    |    18   |
|          |         add_ln19_fu_304         |    0    |    0    |    62   |
|          |        add_ln181_1_fu_335       |    0    |    0    |    15   |
|          |           i_15_fu_366           |    0    |    0    |    16   |
|    add   |        add_ln181_2_fu_380       |    0    |    0    |    21   |
|          |        add_ln181_3_fu_390       |    0    |    0    |    18   |
|          |        add_ln19_1_fu_447        |    0    |    0    |    62   |
|          |           i_16_fu_474           |    0    |    0    |    16   |
|          |        add_ln88_1_fu_489        |    0    |    0    |    18   |
|          |             i_fu_499            |    0    |    0    |    12   |
|          |         add_ln88_fu_505         |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |         mul_ln181_fu_270        |    2    |    0    |    21   |
|          |             t_fu_284            |    4    |    0    |    21   |
|    mul   |         mul_ln19_fu_294         |    2    |    0    |    21   |
|          |        mul_ln181_1_fu_413       |    2    |    0    |    21   |
|          |            t_2_fu_427           |    4    |    0    |    21   |
|          |        mul_ln19_1_fu_437        |    2    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln180_fu_217        |    0    |    0    |    13   |
|   icmp   |        icmp_ln137_fu_325        |    0    |    0    |    9    |
|          |       icmp_ln180_1_fu_360       |    0    |    0    |    13   |
|          |         icmp_ln87_fu_468        |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|   read   | w_coeffs_offset_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_193           |    0    |    0    |    0    |
|          |           tmp_s_fu_205          |    0    |    0    |    0    |
|bitconcatenate|           tmp_7_fu_234          |    0    |    0    |    0    |
|          |        tmp_26_cast_fu_340       |    0    |    0    |    0    |
|          |           tmp_8_fu_348          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       zext_ln181_2_fu_201       |    0    |    0    |    0    |
|          |     zext_ln181_3_cast_fu_213    |    0    |    0    |    0    |
|          |        zext_ln181_fu_229        |    0    |    0    |    0    |
|          |       zext_ln181_4_fu_243       |    0    |    0    |    0    |
|          |       zext_ln181_3_fu_248       |    0    |    0    |    0    |
|          |       zext_ln181_5_fu_257       |    0    |    0    |    0    |
|          |       zext_ln181_6_fu_262       |    0    |    0    |    0    |
|          |       zext_ln181_7_fu_331       |    0    |    0    |    0    |
|   zext   |        zext_ln176_fu_356        |    0    |    0    |    0    |
|          |       zext_ln181_8_fu_372       |    0    |    0    |    0    |
|          |       zext_ln181_9_fu_376       |    0    |    0    |    0    |
|          |       zext_ln181_10_fu_385      |    0    |    0    |    0    |
|          |       zext_ln181_11_fu_395      |    0    |    0    |    0    |
|          |       zext_ln181_1_fu_400       |    0    |    0    |    0    |
|          |       zext_ln181_12_fu_405      |    0    |    0    |    0    |
|          |         zext_ln88_fu_480        |    0    |    0    |    0    |
|          |        zext_ln88_1_fu_485       |    0    |    0    |    0    |
|          |        zext_ln88_2_fu_494       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln181_fu_266        |    0    |    0    |    0    |
|          |       sext_ln181_1_fu_276       |    0    |    0    |    0    |
|          |         sext_ln19_fu_290        |    0    |    0    |    0    |
|          |        sext_ln19_1_fu_300       |    0    |    0    |    0    |
|   sext   |            t_1_fu_320           |    0    |    0    |    0    |
|          |       sext_ln181_2_fu_409       |    0    |    0    |    0    |
|          |       sext_ln181_3_fu_419       |    0    |    0    |    0    |
|          |        sext_ln19_2_fu_433       |    0    |    0    |    0    |
|          |        sext_ln19_4_fu_443       |    0    |    0    |    0    |
|          |            t_3_fu_463           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln18_fu_280        |    0    |    0    |    0    |
|          |       trunc_ln18_1_fu_423       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|           tmp_1_fu_310          |    0    |    0    |    0    |
|          |           tmp_2_fu_453          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    16   |    0    |   487   |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|t_coeffs|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       i_0_i1_reg_170       |    9   |
|       i_0_i20_reg_182      |    9   |
|        i_0_i_reg_146       |    9   |
|         i_0_reg_158        |    3   |
|        i_14_reg_531        |    9   |
|        i_15_reg_562        |    9   |
|        i_16_reg_580        |    9   |
|          i_reg_595         |    3   |
|   t_coeffs_addr_1_reg_590  |    8   |
|     tmp_26_cast_reg_549    |   14   |
| u_vec_coeffs_addr_1_reg_567|   12   |
|  u_vec_coeffs_addr_reg_536 |   12   |
| v_vec_coeffs_addr_1_reg_572|   10   |
|  v_vec_coeffs_addr_reg_541 |   10   |
|   w_coeffs_addr_1_reg_585  |   10   |
|w_coeffs_offset_read_reg_512|    3   |
|     zext_ln176_reg_554     |   12   |
|    zext_ln181_2_reg_517    |   12   |
|  zext_ln181_3_cast_reg_523 |    6   |
+----------------------------+--------+
|            Total           |   169  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   4  |  12  |   48   ||    21   |
|  grp_access_fu_84 |  p0  |   4  |  10  |   40   ||    21   |
|  grp_access_fu_97 |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_125 |  p0  |   3  |   8  |   24   ||    15   |
|   i_0_i_reg_146   |  p0  |   2  |   9  |   18   ||    9    |
|    i_0_reg_158    |  p0  |   2  |   3  |    6   ||    9    |
|   i_0_i1_reg_170  |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   248  || 11.4105 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |    0   |   487  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   169  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   11   |   169  |   595  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
