
;; Function foo (foo, funcdef_no=0, decl_uid=1464, cgraph_uid=0, symbol_order=4)



try_optimize_cfg iteration 1

;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;;
;; Loop 1
;;  header 5, latch 5
;;  depth 1, outer 0
;;  nodes: 5
;; 2 succs { 4 3 }
;; 3 succs { }
;; 4 succs { 5 }
;; 5 succs { 5 6 }
;; 6 succs { 3 7 }
;; 7 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 9 (  1.1)


foo

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 64
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 5[r5] 6[r6] 7[r7] 15[r15] 146[pr] 147[t] 154[fpscr0]
;;  ref usage 	r0={1d} r1={1d} r2={2d} r3={2d} r4={2d,1u} r5={2d,1u} r6={2d,1u} r7={2d,1u} r14={1d,7u} r15={1d,8u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,7u,1e} r146={2d} r147={4d,3u} r148={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d} r153={1d,7u} r154={1u} r192={1d,2u} r195={2d,2u} r197={2d,6u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={2d,2u} 
;;    total ref usage 188{123d,64u,1e} in 26{25 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(2){ }d5(3){ }d7(4){ }d9(5){ }d11(6){ }d13(7){ }d14(14){ }d15(15){ }d45(68){ }d47(69){ }d49(70){ }d51(71){ }d53(72){ }d55(73){ }d57(74){ }d59(75){ }d91(145){ }d93(146){ }d103(153){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 151 [] 154 [fpscr0]
;; lr  use 	
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  in  	
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  kill	
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	 147 [t] 198 199 200 201 202
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 147 [t] 198 199 200 201 202
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 198 199 200 201 202
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 198 199 200 201 202

( 2 6 )->[3]->( )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(14){ }u13(15){ }u14(145){ }u15(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap] 203
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	 203
;; live  kill	 146 [pr]
;; lr  out 	 15 [r15] 145 [ap] 153 [sfp]
;; live  out 	 15 [r15] 145 [ap] 153 [sfp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(14){ }u20(15){ }u21(145){ }u22(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 198 199 200 201 202
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 198
;; lr  def 	 195 197 210
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 198 199 200 201 202
;; live  gen 	 195 197 210
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195 197 199 200 201 202 210
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195 197 199 200 201 202 210

( 4 5 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(14){ }u25(15){ }u26(145){ }u27(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195 197 199 200 201 202 210
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195 197 199 200 201 202 210
;; lr  def 	 147 [t] 192 195 197 204 205 206 207 208 209 210
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195 197 199 200 201 202 210
;; live  gen 	 192 195 197 204 205 206 207 208 209 210
;; live  kill	 147 [t]
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195 197 199 200 201 202 210
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195 197 199 200 201 202 210

( 5 )->[6]->( 3 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(14){ }u51(15){ }u52(145){ }u53(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195
;; lr  def 	 147 [t]
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 195
;; live  gen 	 147 [t]
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u56(14){ }u57(15){ }u58(145){ }u59(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(14){ }u61(15){ }u62(151){ }u63(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;; lr  def 	
;; live  in  	 14 [r14] 15 [r15] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 45 to worklist
  Adding insn 142 to worklist
  Adding insn 57 to worklist
  Adding insn 65 to worklist
Finished finding needed instructions:
processing block 3 lr out =  15 [r15] 145 [ap] 153 [sfp]
  Adding insn 44 to worklist
processing block 7 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp]
processing block 6 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
  Adding insn 64 to worklist
processing block 5 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195 197 199 200 201 202 210
  Adding insn 141 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 4 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 195 197 199 200 201 202 210
  Adding insn 94 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
processing block 2 lr out =  14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 198 199 200 201 202
  Adding insn 41 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 9 (  1.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 9 (  1.1)


SMS analysis phase
===================

SMS loop num: 1 sms-4.c:20
SMS doloop_register_get failed

SMS transformation phase
=========================

Reordered sequence:
 2 bb 2  [900]
 3 bb 3  [81]
 4 bb 4  [819]
 5 bb 5  [9100]
 6 bb 6  [819]
 7 compensation  [900]
starting the processing of deferred insns
ending the processing of deferred insns


foo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 5[r5] 6[r6] 7[r7] 15[r15] 146[pr] 147[t] 154[fpscr0]
;;  ref usage 	r0={1d} r1={1d} r2={2d} r3={2d} r4={2d,1u} r5={2d,1u} r6={2d,1u} r7={2d,1u} r14={1d,7u} r15={1d,8u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,7u,1e} r146={2d} r147={4d,3u} r148={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d} r153={1d,7u} r154={1u} r192={1d,2u} r195={2d,2u} r197={2d,6u} r198={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={2d,2u} 
;;    total ref usage 188{123d,64u,1e} in 26{25 regular + 1 call} insns.
(note 28 0 38 NOTE_INSN_DELETED)
(note 38 28 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 29 38 30 2 (set (reg/v:SI 198 [ size ])
        (reg:SI 4 r4 [ size ])) sms-4.c:16 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 4 r4 [ size ])
        (nil)))
(insn 30 29 31 2 (set (reg/v/f:SI 199 [ ap ])
        (reg:SI 5 r5 [ ap ])) sms-4.c:16 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 5 r5 [ ap ])
        (nil)))
(insn 31 30 32 2 (set (reg/v/f:SI 200 [ bp ])
        (reg:SI 6 r6 [ bp ])) sms-4.c:16 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 6 r6 [ bp ])
        (nil)))
(insn 32 31 33 2 (set (reg/v/f:SI 201 [ cp ])
        (reg:SI 7 r7 [ cp ])) sms-4.c:16 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 7 r7 [ cp ])
        (nil)))
(insn 33 32 34 2 (set (reg/v/f:SI 202 [ dstp ])
        (mem/f/c:SI (reg/f:SI 145 ap) [2 dstp+0 S4 A32])) sms-4.c:16 255 {movsi_ie}
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 145 ap) [2 dstp+0 S4 A32])
        (nil)))
(note 34 33 41 2 NOTE_INSN_FUNCTION_BEG)
(insn 41 34 42 2 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 198 [ size ])
            (const_int 0 [0]))) sms-4.c:20 12 {cmpeqsi_t}
     (nil))
(jump_insn 42 41 63 2 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) sms-4.c:20 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 70)
(code_label 63 42 43 3 3 "" [1 uses])
(note 43 63 44 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 3 (set (reg/f:SI 203)
        (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)) sms-4.c:28 255 {movsi_ie}
     (nil))
(call_insn 45 44 46 3 (parallel [
            (call (mem:SI (reg/f:SI 203) [0 __builtin_abort S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-4.c:28 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 203)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (nil))
(barrier 46 45 70)
(code_label 70 46 69 4 4 "" [1 uses])
(note 69 70 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 35 69 36 4 (set (reg:SI 197 [ ivtmp.10 ])
        (const_int 0 [0])) sms-4.c:20 255 {movsi_ie}
     (nil))
(insn 36 35 94 4 (set (reg/v:SI 195 [ changed ])
        (const_int 0 [0])) sms-4.c:20 255 {movsi_ie}
     (nil))
(insn 94 36 47 4 (set (reg:SI 210 [ size ])
        (reg/v:SI 198 [ size ])) sms-4.c:20 255 {movsi_ie}
     (expr_list:REG_DEAD (reg/v:SI 198 [ size ])
        (nil)))
(code_label 47 94 48 5 2 "" [1 uses])
(note 48 47 49 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 5 (set (reg:SI 205 [ MEM[base: bp_11(D), index: ivtmp.10_34, offset: 0B] ])
        (mem:SI (plus:SI (reg/v/f:SI 200 [ bp ])
                (reg:SI 197 [ ivtmp.10 ])) [1 MEM[base: bp_11(D), index: ivtmp.10_34, offset: 0B]+0 S4 A32])) sms-4.c:22 255 {movsi_ie}
     (nil))
(insn 50 49 51 5 (set (reg:SI 206 [ MEM[base: cp_12(D), index: ivtmp.10_34, offset: 0B] ])
        (mem:SI (plus:SI (reg/v/f:SI 201 [ cp ])
                (reg:SI 197 [ ivtmp.10 ])) [1 MEM[base: cp_12(D), index: ivtmp.10_34, offset: 0B]+0 S4 A32])) sms-4.c:22 255 {movsi_ie}
     (nil))
(insn 51 50 52 5 (set (reg:SI 204 [ D.1508 ])
        (and:SI (reg:SI 205 [ MEM[base: bp_11(D), index: ivtmp.10_34, offset: 0B] ])
            (reg:SI 206 [ MEM[base: cp_12(D), index: ivtmp.10_34, offset: 0B] ]))) sms-4.c:22 118 {*andsi_compact}
     (expr_list:REG_DEAD (reg:SI 206 [ MEM[base: cp_12(D), index: ivtmp.10_34, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 205 [ MEM[base: bp_11(D), index: ivtmp.10_34, offset: 0B] ])
            (nil))))
(insn 52 51 53 5 (set (reg:SI 207 [ MEM[base: ap_10(D), index: ivtmp.10_34, offset: 0B] ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ ap ])
                (reg:SI 197 [ ivtmp.10 ])) [1 MEM[base: ap_10(D), index: ivtmp.10_34, offset: 0B]+0 S4 A32])) sms-4.c:22 255 {movsi_ie}
     (nil))
(insn 53 52 54 5 (set (reg/v:SI 192 [ tmp ])
        (ior:SI (reg:SI 204 [ D.1508 ])
            (reg:SI 207 [ MEM[base: ap_10(D), index: ivtmp.10_34, offset: 0B] ]))) sms-4.c:22 124 {*iorsi3_compact}
     (expr_list:REG_DEAD (reg:SI 207 [ MEM[base: ap_10(D), index: ivtmp.10_34, offset: 0B] ])
        (expr_list:REG_DEAD (reg:SI 204 [ D.1508 ])
            (nil))))
(insn 54 53 55 5 (set (reg:SI 209 [ MEM[base: dstp_13(D), index: ivtmp.10_34, offset: 0B] ])
        (mem:SI (plus:SI (reg/v/f:SI 202 [ dstp ])
                (reg:SI 197 [ ivtmp.10 ])) [1 MEM[base: dstp_13(D), index: ivtmp.10_34, offset: 0B]+0 S4 A32])) sms-4.c:23 255 {movsi_ie}
     (nil))
(insn 55 54 56 5 (set (reg:SI 208 [ D.1508 ])
        (xor:SI (reg/v:SI 192 [ tmp ])
            (reg:SI 209 [ MEM[base: dstp_13(D), index: ivtmp.10_34, offset: 0B] ]))) sms-4.c:23 131 {*xorsi3_compact}
     (expr_list:REG_DEAD (reg:SI 209 [ MEM[base: dstp_13(D), index: ivtmp.10_34, offset: 0B] ])
        (nil)))
(insn 56 55 57 5 (set (reg/v:SI 195 [ changed ])
        (ior:SI (reg/v:SI 195 [ changed ])
            (reg:SI 208 [ D.1508 ]))) sms-4.c:23 124 {*iorsi3_compact}
     (expr_list:REG_DEAD (reg:SI 208 [ D.1508 ])
        (nil)))
(insn 57 56 59 5 (set (mem:SI (plus:SI (reg/v/f:SI 202 [ dstp ])
                (reg:SI 197 [ ivtmp.10 ])) [1 MEM[base: dstp_13(D), index: ivtmp.10_34, offset: 0B]+0 S4 A32])
        (reg/v:SI 192 [ tmp ])) sms-4.c:24 255 {movsi_ie}
     (expr_list:REG_DEAD (reg/v:SI 192 [ tmp ])
        (nil)))
(insn 59 57 141 5 (set (reg:SI 197 [ ivtmp.10 ])
        (plus:SI (reg:SI 197 [ ivtmp.10 ])
            (const_int 4 [0x4]))) 66 {*addsi3}
     (nil))
(insn 141 59 142 5 (parallel [
            (set (reg:SI 147 t)
                (eq:SI (reg:SI 210 [ size ])
                    (const_int 1 [0x1])))
            (set (reg:SI 210 [ size ])
                (plus:SI (reg:SI 210 [ size ])
                    (const_int -1 [0xffffffffffffffff])))
        ]) sms-4.c:20 -1
     (nil))
(jump_insn 142 141 62 5 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) sms-4.c:20 -1
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 47)
(note 62 142 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 64 62 65 6 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 195 [ changed ])
            (const_int 0 [0]))) sms-4.c:27 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg/v:SI 195 [ changed ])
        (nil)))
(jump_insn 65 64 66 6 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) sms-4.c:27 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 63)
(note 66 65 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function main (main, funcdef_no=1, decl_uid=1473, cgraph_uid=1, symbol_order=5) (executed once)



try_optimize_cfg iteration 1

;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Reordered sequence:
 2 bb 2  [10000]
starting the processing of deferred insns
ending the processing of deferred insns


main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 0[r0] 4[r4] 5[r5] 6[r6] 7[r7] 15[r15] 146[pr] 154[fpscr0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={2d} r3={2d} r4={3d,1u} r5={3d,1u} r6={3d,1u} r7={3d,1u} r14={1d,2u} r15={1d,5u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r128={1d} r129={1d} r130={1d} r131={1d} r132={1d} r136={1d} r137={1d} r138={1d} r139={1d} r140={1d} r141={1d} r145={1d,1u} r146={2d} r147={1d} r148={1d} r149={1d} r150={1d} r151={1d,1u} r152={1d} r153={1d,2u} r154={1u} r166={1d,1u} r167={1d,1u} 
;;    total ref usage 128{108d,20u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(note 5 2 6 2 NOTE_INSN_DELETED)
(note 6 5 7 2 NOTE_INSN_DELETED)
(note 7 6 8 2 NOTE_INSN_DELETED)
(insn 8 7 9 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("dst") [flags 0x2]  <var_decl 0x14260b990 dst>)) sms-4.c:34 255 {movsi_ie}
     (nil))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 15 r15) [0  S4 A32])
        (reg/f:SI 166)) sms-4.c:34 255 {movsi_ie}
     (expr_list:REG_DEAD (reg/f:SI 166)
        (nil)))
(insn 10 9 11 2 (set (reg/f:SI 167)
        (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9870 foo>)) sms-4.c:34 255 {movsi_ie}
     (nil))
(insn 11 10 12 2 (set (reg:SI 7 r7)
        (symbol_ref:SI ("c") [flags 0x2]  <var_decl 0x14260b870 c>)) sms-4.c:34 255 {movsi_ie}
     (expr_list:REG_EQUAL (symbol_ref:SI ("c") [flags 0x2]  <var_decl 0x14260b870 c>)
        (nil)))
(insn 12 11 13 2 (set (reg:SI 6 r6)
        (symbol_ref:SI ("b") [flags 0x2]  <var_decl 0x14260b750 b>)) sms-4.c:34 255 {movsi_ie}
     (expr_list:REG_EQUAL (symbol_ref:SI ("b") [flags 0x2]  <var_decl 0x14260b750 b>)
        (nil)))
(insn 13 12 14 2 (set (reg:SI 5 r5)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x14260b630 a>)) sms-4.c:34 255 {movsi_ie}
     (expr_list:REG_EQUAL (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x14260b630 a>)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 4 r4)
        (const_int 5 [0x5])) sms-4.c:34 255 {movsi_ie}
     (nil))
(call_insn 15 14 20 2 (parallel [
            (call (mem:SI (reg/f:SI 167) [0 foo S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) sms-4.c:34 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 7 r7)
                (expr_list:REG_DEAD (reg:SI 6 r6)
                    (expr_list:REG_DEAD (reg:SI 5 r5)
                        (expr_list:REG_DEAD (reg:SI 4 r4)
                            (expr_list:REG_CALL_DECL (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9870 foo>)
                                (expr_list:REG_EH_REGION (const_int 0 [0])
                                    (nil)))))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (expr_list:SI (use (reg:SI 5 r5))
            (expr_list:SI (use (reg:SI 6 r6))
                (expr_list:SI (use (reg:SI 7 r7))
                    (expr_list:SI (use (mem/f:SI (reg/f:SI 15 r15) [0  S4 A32]))
                        (nil)))))))
(insn 20 15 21 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) sms-4.c:36 255 {movsi_ie}
     (nil))
(insn 21 20 0 2 (use (reg/i:SI 0 r0)) sms-4.c:36 -1
     (nil))
