<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_i2_c___type_def" xml:lang="en-US">
<title>I2C_TypeDef Struct Reference</title>
<indexterm><primary>I2C_TypeDef</primary></indexterm>
<para>

<para>Inter-integrated Circuit Interface. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1ab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1afdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1a08b4be0d626a00f26bc295b379b3bba6">OAR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1ab5c57ffed0351fa064038939a6c0bbf6">OAR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1a89623ee198737b29dc0a803310605a83">SR2</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1a5e1322e27c40bf91d172f9673f205c97">CCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_i2_c___type_def_1a5d5764c0ec44b661da957e6343f9e7b5">TRISE</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Inter-integrated Circuit Interface. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00556">556</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_i2_c___type_def_1a5e1322e27c40bf91d172f9673f205c97"/><section>
    <title>CCR</title>
<indexterm><primary>CCR</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>CCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CCR</computeroutput></para>
<para>I2C Clock control register, Address offset: 0x1C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00565">565</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1ab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR1</computeroutput></para>
<para>I2C Control register 1, Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00558">558</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1afdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR2</computeroutput></para>
<para>I2C Control register 2, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00559">559</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>I2C Data register, Address offset: 0x10 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00562">562</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1a08b4be0d626a00f26bc295b379b3bba6"/><section>
    <title>OAR1</title>
<indexterm><primary>OAR1</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>OAR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OAR1</computeroutput></para>
<para>I2C Own address register 1, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00560">560</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1ab5c57ffed0351fa064038939a6c0bbf6"/><section>
    <title>OAR2</title>
<indexterm><primary>OAR2</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>OAR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OAR2</computeroutput></para>
<para>I2C Own address register 2, Address offset: 0x0C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00561">561</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1acefca4fd83c4b7846ae6d3cfe7bb8df9"/><section>
    <title>SR1</title>
<indexterm><primary>SR1</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>SR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR1</computeroutput></para>
<para>I2C Status register 1, Address offset: 0x14 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00563">563</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1a89623ee198737b29dc0a803310605a83"/><section>
    <title>SR2</title>
<indexterm><primary>SR2</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>SR2</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR2</computeroutput></para>
<para>I2C Status register 2, Address offset: 0x18 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00564">564</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_i2_c___type_def_1a5d5764c0ec44b661da957e6343f9e7b5"/><section>
    <title>TRISE</title>
<indexterm><primary>TRISE</primary><secondary>I2C_TypeDef</secondary></indexterm>
<indexterm><primary>I2C_TypeDef</primary><secondary>TRISE</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t TRISE</computeroutput></para>
<para>I2C TRISE register, Address offset: 0x20 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00566">566</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
