# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-p470 -iterations=1 -instruction-tables=full %p/../Inputs/zbs.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SiFiveP400Div:1
# CHECK-NEXT: [1]   - SiFiveP400FEXQ0:1
# CHECK-NEXT: [2]   - SiFiveP400FloatDiv:1
# CHECK-NEXT: [3]   - SiFiveP400IEXQ0:1
# CHECK-NEXT: [4]   - SiFiveP400IEXQ1:1
# CHECK-NEXT: [5]   - SiFiveP400IEXQ2:1
# CHECK-NEXT: [6]   - SiFiveP400IntArith:3 SiFiveP400IEXQ0, SiFiveP400IEXQ1, SiFiveP400IEXQ2
# CHECK-NEXT: [7]   - SiFiveP400Load:1
# CHECK-NEXT: [8]   - SiFiveP400Store:1
# CHECK-NEXT: [9]   - SiFiveP400VDiv:1
# CHECK-NEXT: [10]  - SiFiveP400VEXQ0:1
# CHECK-NEXT: [11]  - SiFiveP400VFloatDiv:1
# CHECK-NEXT: [12]  - SiFiveP400VLD:1
# CHECK-NEXT: [13]  - SiFiveP400VST:1

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BCLR                       bclr	a0, a1, a2
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BCLRI                      bclri	a0, a1, 1
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BEXT                       bext	a0, a1, a2
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BEXTI                      bexti	a0, a1, 1
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BINV                       binv	a0, a1, a2
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BINVI                      binvi	a0, a1, 1
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BSET                       bset	a0, a1, a2
# CHECK-NEXT:  1      1     0.33                         1     SiFiveP400IntArith                         BSETI                      bseti	a0, a1, 1

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SiFiveP400Div
# CHECK-NEXT: [1]   - SiFiveP400FEXQ0
# CHECK-NEXT: [2]   - SiFiveP400FloatDiv
# CHECK-NEXT: [3]   - SiFiveP400IEXQ0
# CHECK-NEXT: [4]   - SiFiveP400IEXQ1
# CHECK-NEXT: [5]   - SiFiveP400IEXQ2
# CHECK-NEXT: [6]   - SiFiveP400Load
# CHECK-NEXT: [7]   - SiFiveP400Store
# CHECK-NEXT: [8]   - SiFiveP400VDiv
# CHECK-NEXT: [9]   - SiFiveP400VEXQ0
# CHECK-NEXT: [10]  - SiFiveP400VFloatDiv
# CHECK-NEXT: [11]  - SiFiveP400VLD
# CHECK-NEXT: [12]  - SiFiveP400VST

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]
# CHECK-NEXT:  -      -      -     2.67   2.67   2.67    -      -      -      -      -      -      -

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]    [9]    [10]   [11]   [12]   Instructions:
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bclr	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bclri	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bext	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bexti	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     binv	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     binvi	a0, a1, 1
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bset	a0, a1, a2
# CHECK-NEXT:  -      -      -     0.33   0.33   0.33    -      -      -      -      -      -      -     bseti	a0, a1, 1
