static void T_1 F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\nasm("mrc p15, 4, %0, c15, c0, 0" : "=r" (base));\r\nV_2 = F_2 ( V_1 , V_3 ) ;\r\n}\r\nstatic void F_3 ( unsigned long V_4 , unsigned V_5 )\r\n{\r\nif ( V_5 == V_6 )\r\nF_4 ( 0x102 , V_4 ) ;\r\nelse\r\nF_5 ( 1 , L_1 ,\r\nV_5 ) ;\r\n}\r\nstatic void T_1 F_6 ( void )\r\n{\r\nF_7 () ;\r\nif ( F_8 ( NULL , NULL , L_2 ) )\r\nF_1 () ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_10 () ;\r\nwhile ( 1 )\r\nF_11 () ;\r\n}\r\nstatic int F_12 ( struct V_7 * V_8 ,\r\nunsigned long V_9 , void * V_10 )\r\n{\r\nstruct V_11 * V_12 ;\r\nint V_5 = - 1 ;\r\nT_2 V_4 ;\r\nstruct V_13 * V_14 = V_10 ;\r\nif ( V_9 != V_15 )\r\nreturn V_16 ;\r\nif ( F_13 ( V_14 -> V_17 , L_3 ) )\r\nV_5 = 0xc ;\r\nelse if ( F_13 ( V_14 -> V_17 , L_4 ) )\r\nV_5 = 0x18 ;\r\nelse if ( F_13 ( V_14 -> V_17 , L_5 ) )\r\nV_5 = 0x20 ;\r\nelse if ( F_13 ( V_14 -> V_17 , L_6 ) ) {\r\nV_12 = F_14 ( F_15 ( V_14 ) ,\r\nV_18 , 0 ) ;\r\nif ( V_12 ) {\r\nif ( V_12 -> V_19 == 0xfff50000 )\r\nV_5 = 0 ;\r\nelse if ( V_12 -> V_19 == 0xfff51000 )\r\nV_5 = 4 ;\r\n}\r\n}\r\nif ( V_5 < 0 )\r\nreturn V_16 ;\r\nif ( F_16 ( V_14 -> V_17 , L_7 ) ) {\r\nV_4 = F_17 ( V_20 + V_5 ) ;\r\nF_18 ( V_4 | 0xff01 , V_20 + V_5 ) ;\r\nF_19 ( V_14 , & V_21 ) ;\r\n}\r\nreturn V_22 ;\r\n}\r\nstatic int F_20 ( struct V_7 * V_8 , unsigned long V_9 , void * V_23 )\r\n{\r\nT_2 V_24 = * ( T_2 * ) V_23 ;\r\nif ( V_9 != 0x1000 )\r\nreturn 0 ;\r\nif ( V_24 == V_25 )\r\nF_21 ( false ) ;\r\nelse if ( V_24 == 0xffff )\r\nF_22 () ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_23 ( void )\r\n{\r\nstruct V_26 * V_27 ;\r\nV_27 = F_8 ( NULL , NULL , L_8 ) ;\r\nV_20 = F_24 ( V_27 , 0 ) ;\r\nF_25 ( ! V_20 ) ;\r\nV_28 = F_9 ;\r\nF_26 () ;\r\nF_27 ( & V_29 , & V_30 ) ;\r\nF_27 ( & V_31 , & V_32 ) ;\r\nF_28 ( & V_33 ) ;\r\nif ( V_34 . V_35 )\r\nF_29 ( & V_36 ) ;\r\n}
