
*** Running vivado
    with args -log PROCESSOR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PROCESSOR.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PROCESSOR.tcl -notrace
Command: synth_design -top PROCESSOR -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 436.348 ; gain = 95.812
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROCESSOR' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:4' bound to instance 'Instruction_dec' of component 'InstructionDecoder' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:164]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-226] default block is never used [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:19]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:32' bound to instance 'slow_clock' of component 'Slow_Clk' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Clk/Slow_Clk.vhd:38]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:34' bound to instance 'pc' of component 'ProgramCounter' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (3#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/PC/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'PCAdder' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:34' bound to instance 'PC_Adder' of component 'PCAdder' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:189]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA0' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:53]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA1' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:59]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA2' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (6#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/PCAdder.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_1_3' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:34' bound to instance 'mux_2_to_3' of component 'Mux_2_1_3' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:195]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_3' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_3' (7#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_3.vhd:41]
INFO: [Synth 8-3491] module 'RegBankv2' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:32' bound to instance 'reg_bank' of component 'RegBankv2' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:202]
INFO: [Synth 8-638] synthesizing module 'RegBankv2' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:34' bound to instance 'Decoder3_8' of component 'Decoder_3_to_8' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (10#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_2' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_3' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:105]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_4' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:113]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_5' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:121]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_6' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:129]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/Reg.vhd:32' bound to instance 'Reg_7' of component 'Reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'RegBankv2' (11#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/regbank/RegBankv2.vhd:50]
INFO: [Synth 8-3491] module 'Programme_ROM' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:33' bound to instance 'programme_rom_0' of component 'Programme_ROM' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Programme_ROM' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Programme_ROM' (12#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/ROM/Programme_ROM.vhd:39]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_one' of component 'Mux_8_1_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Mux_8_1_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-226] default block is never used [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_1_4' (13#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_1_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_8_1_4.vhd:34' bound to instance 'mux_8_to_4_two' of component 'Mux_8_1_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:235]
INFO: [Synth 8-3491] module 'AddSubUnit' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:32' bound to instance 'add_sub_unit' of component 'AddSubUnit' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:250]
INFO: [Synth 8-638] synthesizing module 'AddSubUnit' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:32' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:54]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (14#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'AddSubUnit' (15#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/Adders/AddSubUnit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_2_1_4' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:34' bound to instance 'mux_2_to_4' of component 'Mux_2_1_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:262]
INFO: [Synth 8-638] synthesizing module 'Mux_2_1_4' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_1_4' (16#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/muxes/Mux_2_1_4.vhd:41]
INFO: [Synth 8-3491] module 'SevenSegDriver' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:32' bound to instance 'seven_seg_driver' of component 'SevenSegDriver' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:269]
INFO: [Synth 8-638] synthesizing module 'SevenSegDriver' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-3491] module 'LUT_Digit' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:32' bound to instance 'LUT0' of component 'LUT_Digit' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:74]
INFO: [Synth 8-638] synthesizing module 'LUT_Digit' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'LUT_Digit' (17#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Digit.vhd:38]
INFO: [Synth 8-3491] module 'LUT_Sign' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:34' bound to instance 'LUT1' of component 'LUT_Sign' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_Sign' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Sign' (18#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Sign.vhd:39]
INFO: [Synth 8-3491] module 'LUT_Address' declared at 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:33' bound to instance 'LUT2' of component 'LUT_Address' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:82]
INFO: [Synth 8-638] synthesizing module 'LUT_Address' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_Address' (19#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/LUT_Address.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDriver' (20#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/SevenSegmentDriver/SevenSegDriver.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PROCESSOR' (21#1) [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/new/PROCESSOR.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 492.629 ; gain = 152.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 492.629 ; gain = 152.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 492.629 ; gain = 152.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PROCESSOR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PROCESSOR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 824.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "JumpFlg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nanoprocessor_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "digit_counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'JumpAdd_reg' [D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.srcs/sources_1/imports/Sources/InstructionDecoder/InstructionDecoder.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_1_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Programme_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AddSubUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Mux_2_1_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT_Sign 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module LUT_Address 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module SevenSegDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "slow_clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seven_seg_driver/clk_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seven_seg_driver/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "seven_seg_driver/digit_counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[30]' (FDC) to 'seven_seg_driver/digit_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[31]' (FDC) to 'seven_seg_driver/digit_counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[29]' (FDC) to 'seven_seg_driver/digit_counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[28]' (FDC) to 'seven_seg_driver/digit_counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[27]' (FDC) to 'seven_seg_driver/digit_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[26]' (FDC) to 'seven_seg_driver/digit_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[25]' (FDC) to 'seven_seg_driver/digit_counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[24]' (FDC) to 'seven_seg_driver/digit_counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[23]' (FDC) to 'seven_seg_driver/digit_counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[22]' (FDC) to 'seven_seg_driver/digit_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[21]' (FDC) to 'seven_seg_driver/digit_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[20]' (FDC) to 'seven_seg_driver/digit_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[19]' (FDC) to 'seven_seg_driver/digit_counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[18]' (FDC) to 'seven_seg_driver/digit_counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[17]' (FDC) to 'seven_seg_driver/digit_counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[16]' (FDC) to 'seven_seg_driver/digit_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[15]' (FDC) to 'seven_seg_driver/digit_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[14]' (FDC) to 'seven_seg_driver/digit_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[13]' (FDC) to 'seven_seg_driver/digit_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[12]' (FDC) to 'seven_seg_driver/digit_counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[11]' (FDC) to 'seven_seg_driver/digit_counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[10]' (FDC) to 'seven_seg_driver/digit_counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[9]' (FDC) to 'seven_seg_driver/digit_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[8]' (FDC) to 'seven_seg_driver/digit_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[7]' (FDC) to 'seven_seg_driver/digit_counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[6]' (FDC) to 'seven_seg_driver/digit_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[5]' (FDC) to 'seven_seg_driver/digit_counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[4]' (FDC) to 'seven_seg_driver/digit_counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_seg_driver/digit_counter_reg[3]' (FDC) to 'seven_seg_driver/digit_counter_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\seven_seg_driver/digit_counter_reg[2] )
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_0/Q_reg[0]' (FDCE) to 'reg_bank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_0/Q_reg[1]' (FDCE) to 'reg_bank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_0/Q_reg[2]' (FDCE) to 'reg_bank/Reg_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_bank/Reg_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (seven_seg_driver/digit_counter_reg[2]) is unused and will be removed from module PROCESSOR.
WARNING: [Synth 8-3332] Sequential element (reg_bank/Reg_0/Q_reg[3]) is unused and will be removed from module PROCESSOR.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.219 ; gain = 483.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 836.969 ; gain = 496.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_5/Q_reg[1]' (FDCE) to 'reg_bank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_4/Q_reg[1]' (FDCE) to 'reg_bank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_3/Q_reg[1]' (FDCE) to 'reg_bank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_bank/Reg_6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_5/Q_reg[0]' (FDCE) to 'reg_bank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_4/Q_reg[0]' (FDCE) to 'reg_bank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_3/Q_reg[0]' (FDCE) to 'reg_bank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_bank/Reg_6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_6/Q_reg[2]' (FDCE) to 'reg_bank/Reg_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_3/Q_reg[2]' (FDCE) to 'reg_bank/Reg_5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_4/Q_reg[2]' (FDCE) to 'reg_bank/Reg_5/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_bank/Reg_5/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_4/Q_reg[3]' (FDCE) to 'reg_bank/Reg_3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_5/Q_reg[3]' (FDCE) to 'reg_bank/Reg_3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_bank/Reg_3/Q_reg[3]' (FDCE) to 'reg_bank/Reg_6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_bank/Reg_6/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (reg_bank/Reg_6/Q_reg[1]) is unused and will be removed from module PROCESSOR.
WARNING: [Synth 8-3332] Sequential element (reg_bank/Reg_6/Q_reg[0]) is unused and will be removed from module PROCESSOR.
WARNING: [Synth 8-3332] Sequential element (reg_bank/Reg_5/Q_reg[2]) is unused and will be removed from module PROCESSOR.
WARNING: [Synth 8-3332] Sequential element (reg_bank/Reg_6/Q_reg[3]) is unused and will be removed from module PROCESSOR.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |     5|
|4     |LUT2   |    60|
|5     |LUT3   |    14|
|6     |LUT4   |    21|
|7     |LUT5   |    37|
|8     |LUT6   |     8|
|9     |FDCE   |    28|
|10    |FDRE   |    67|
|11    |LD     |     3|
|12    |IBUF   |     2|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   304|
|2     |  Instruction_dec  |InstructionDecoder |     3|
|3     |  pc               |ProgramCounter     |    43|
|4     |  reg_bank         |RegBankv2          |    19|
|5     |    Reg_1          |Reg                |     4|
|6     |    Reg_2          |Reg_0              |     4|
|7     |    Reg_7          |Reg_1              |    11|
|8     |  seven_seg_driver |SevenSegDriver     |   160|
|9     |  slow_clock       |Slow_Clk           |    54|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 838.801 ; gain = 166.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 838.801 ; gain = 498.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 838.801 ; gain = 510.348
INFO: [Common 17-1381] The checkpoint 'D:/sem2/DigitalDesign/NanoProcessor Submissions/NanoProcessorFinalV4/NanoProcessorFinalV4.runs/synth_1/PROCESSOR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PROCESSOR_utilization_synth.rpt -pb PROCESSOR_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 838.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  5 17:39:05 2024...
