// Seed: 3878689776
module module_0 (
    output supply0 id_0,
    input supply1 id_1
    , id_13,
    output wire id_2,
    input wor id_3,
    output wand id_4,
    input tri id_5,
    output uwire id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri id_11#(
        .id_14(1),
        .id_15(1'b0),
        .id_16(1)
    )
);
  assign id_15 = 1;
  assign id_13 = id_13;
  logic id_17;
  ;
  wire id_18;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri   id_0[-1 : -1 'b0],
    input  tri   id_1,
    input  tri1  id_2,
    output uwire id_3
);
  logic id_5 = 1;
  assign id_3 = 1 && id_2;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign id_5 = id_5;
  logic id_6;
  wire id_7, id_8;
endmodule
