Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 25 09:38:53 2025
| Host         : LENOVO8309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file displayControl_timing_summary_routed.rpt -pb displayControl_timing_summary_routed.pb -rpx displayControl_timing_summary_routed.rpx -warn_on_violation
| Design       : displayControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: divisor/frecu_reg/L7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divisor/resetint_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divisor/u1/dataout_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.991        0.000                      0                   32        0.319        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.991        0.000                      0                   32        0.319        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 2.200ns (71.877%)  route 0.861ns (28.123%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.144 r  divisor/u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.144    divisor/u1/dataout_reg[28]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    divisor/u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 2.192ns (71.803%)  route 0.861ns (28.197%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.136 r  divisor/u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.136    divisor/u1/dataout_reg[28]_i_1_n_4
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    divisor/u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.075ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.977ns  (logic 2.116ns (71.083%)  route 0.861ns (28.917%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.060 r  divisor/u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.060    divisor/u1/dataout_reg[28]_i_1_n_5
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    divisor/u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  7.075    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 2.096ns (70.888%)  route 0.861ns (29.112%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.821 r  divisor/u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.821    divisor/u1/dataout_reg[24]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.040 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.040    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.445    14.786    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.109    15.135    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.107ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 2.083ns (70.759%)  route 0.861ns (29.241%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.027 r  divisor/u1/dataout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.027    divisor/u1/dataout_reg[24]_i_1_n_6
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  7.107    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 2.075ns (70.680%)  route 0.861ns (29.320%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.019 r  divisor/u1/dataout_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.019    divisor/u1/dataout_reg[24]_i_1_n_4
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[27]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.999ns (69.900%)  route 0.861ns (30.100%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.943 r  divisor/u1/dataout_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.943    divisor/u1/dataout_reg[24]_i_1_n_5
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 1.979ns (69.688%)  route 0.861ns (30.312%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.704 r  divisor/u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.704    divisor/u1/dataout_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.923 r  divisor/u1/dataout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.923    divisor/u1/dataout_reg[24]_i_1_n_7
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 1.966ns (69.549%)  route 0.861ns (30.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.910 r  divisor/u1/dataout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.910    divisor/u1/dataout_reg[20]_i_1_n_6
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 divisor/u1/dataout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.958ns (69.463%)  route 0.861ns (30.537%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562     5.083    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  divisor/u1/dataout_reg[1]/Q
                         net (fo=2, routed)           0.861     6.462    divisor/u1/dataout_reg[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.119 r  divisor/u1/dataout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.119    divisor/u1/dataout_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.236 r  divisor/u1/dataout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    divisor/u1/dataout_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.353 r  divisor/u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    divisor/u1/dataout_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  divisor/u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    divisor/u1/dataout_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  divisor/u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    divisor/u1/dataout_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.902 r  divisor/u1/dataout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.902    divisor/u1/dataout_reg[20]_i_1_n_4
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444    14.785    divisor/u1/clock
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)        0.109    15.134    divisor/u1/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  7.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  divisor/u1/dataout_reg[0]/Q
                         net (fo=2, routed)           0.174     1.782    divisor/u1/dataout_reg[0]
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  divisor/u1/dataout[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    divisor/u1/dataout[0]_i_3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  divisor/u1/dataout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    divisor/u1/dataout_reg[0]_i_1_n_7
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  divisor/u1/dataout_reg[28]/Q
                         net (fo=2, routed)           0.182     1.792    divisor/u1/dataout_reg[28]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  divisor/u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    divisor/u1/dataout_reg[28]_i_1_n_7
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    divisor/u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.525%)  route 0.182ns (39.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[16]/Q
                         net (fo=2, routed)           0.182     1.791    divisor/u1/dataout_reg[16]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  divisor/u1/dataout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    divisor/u1/dataout_reg[16]_i_1_n_7
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.204%)  route 0.196ns (41.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[11]/Q
                         net (fo=4, routed)           0.196     1.804    divisor/u1/dataout_reg[11]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.913 r  divisor/u1/dataout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    divisor/u1/dataout_reg[8]_i_1_n_4
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.273ns (58.204%)  route 0.196ns (41.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[7]/Q
                         net (fo=4, routed)           0.196     1.804    divisor/u1/dataout_reg[7]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.913 r  divisor/u1/dataout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    divisor/u1/dataout_reg[4]_i_1_n_4
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.273ns (56.787%)  route 0.208ns (43.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[3]/Q
                         net (fo=4, routed)           0.208     1.816    divisor/u1/dataout_reg[3]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.925 r  divisor/u1/dataout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.925    divisor/u1/dataout_reg[0]_i_1_n_4
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.314ns (64.317%)  route 0.174ns (35.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  divisor/u1/dataout_reg[0]/Q
                         net (fo=2, routed)           0.174     1.782    divisor/u1/dataout_reg[0]
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  divisor/u1/dataout[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    divisor/u1/dataout[0]_i_3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.932 r  divisor/u1/dataout_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.932    divisor/u1/dataout_reg[0]_i_1_n_6
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.957    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.134     1.578    divisor/u1/dataout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.273ns (55.683%)  route 0.217ns (44.317%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[15]/Q
                         net (fo=6, routed)           0.217     1.826    divisor/u1/dataout_reg[15]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.935 r  divisor/u1/dataout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    divisor/u1/dataout_reg[12]_i_1_n_4
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.359%)  route 0.182ns (36.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.563     1.446    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  divisor/u1/dataout_reg[28]/Q
                         net (fo=2, routed)           0.182     1.792    divisor/u1/dataout_reg[28]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.942 r  divisor/u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    divisor/u1/dataout_reg[28]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    divisor/u1/clock
    SLICE_X34Y47         FDCE                                         r  divisor/u1/dataout_reg[29]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    divisor/u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 divisor/u1/dataout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/u1/dataout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.311%)  route 0.182ns (36.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[16]/Q
                         net (fo=2, routed)           0.182     1.791    divisor/u1/dataout_reg[16]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.941 r  divisor/u1/dataout_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    divisor/u1/dataout_reg[16]_i_1_n_6
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[17]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    divisor/u1/dataout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   divisor/u1/dataout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   divisor/u1/dataout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   divisor/u1/dataout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   divisor/u1/dataout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   divisor/u1/dataout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   divisor/u1/dataout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   divisor/u1/dataout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divisor/u1/dataout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   divisor/u1/dataout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   divisor/u1/dataout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   divisor/u1/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   divisor/u1/dataout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   divisor/u1/dataout_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   divisor/u1/dataout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd0[3]
                            (input port)
  Destination:            sevengseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.056ns  (logic 5.437ns (45.096%)  route 6.619ns (54.904%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd0[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.795     5.243    bcd0_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.964     6.331    transbcd[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     6.483 r  sevengseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     8.344    sevengseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.056 r  sevengseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.056    sevengseg[5]
    V5                                                                r  sevengseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[3]
                            (input port)
  Destination:            sevengseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.049ns  (logic 5.228ns (43.390%)  route 6.821ns (56.610%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd0[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.795     5.243    bcd0_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     6.332    transbcd[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.456 r  sevengseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.517    sevengseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.049 r  sevengseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.049    sevengseg[6]
    U7                                                                r  sevengseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[3]
                            (input port)
  Destination:            sevengseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.850ns  (logic 5.460ns (46.075%)  route 6.390ns (53.925%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd0[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.795     5.243    bcd0_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.932     6.299    transbcd[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.150     6.449 r  sevengseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.113    sevengseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.850 r  sevengseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.850    sevengseg[3]
    V8                                                                r  sevengseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[2]
                            (input port)
  Destination:            sevengseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.781ns  (logic 5.452ns (46.283%)  route 6.328ns (53.717%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  bcd0[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bcd0_IBUF[2]_inst/O
                         net (fo=1, routed)           3.694     5.158    bcd0_IBUF[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.282 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     6.109    transbcd[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.261 r  sevengseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.068    sevengseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.781 r  sevengseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.781    sevengseg[0]
    W7                                                                r  sevengseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[3]
                            (input port)
  Destination:            sevengseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 5.216ns (44.624%)  route 6.473ns (55.376%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  bcd0[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  bcd0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.795     5.243    bcd0_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.367 f  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.964     6.331    transbcd[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.455 r  sevengseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.170    sevengseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.690 r  sevengseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.690    sevengseg[4]
    U5                                                                r  sevengseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[3]
                            (input port)
  Destination:            sevengseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.630ns  (logic 5.232ns (44.983%)  route 6.399ns (55.017%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  bcd0[3] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  bcd0_IBUF[3]_inst/O
                         net (fo=1, routed)           3.795     5.243    bcd0_IBUF[3]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.367 r  sevengseg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.932     6.299    transbcd[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.423 r  sevengseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.095    sevengseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.630 r  sevengseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.630    sevengseg[2]
    U8                                                                r  sevengseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd0[2]
                            (input port)
  Destination:            sevengseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.434ns  (logic 5.241ns (45.835%)  route 6.194ns (54.165%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  bcd0[2] (IN)
                         net (fo=0)                   0.000     0.000    bcd0[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  bcd0_IBUF[2]_inst/O
                         net (fo=1, routed)           3.694     5.158    bcd0_IBUF[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.282 r  sevengseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     6.109    transbcd[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.233 r  sevengseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.905    sevengseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.434 r  sevengseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.434    sevengseg[1]
    W6                                                                r  sevengseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.326ns (62.230%)  route 2.626ns (37.770%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  que7_reg[0]/Q
                         net (fo=8, routed)           0.818     1.274    que7_reg_n_0_[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.426 r  control7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.234    control7seg_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.952 r  control7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.952    control7seg[3]
    W4                                                                r  control7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 4.311ns (65.078%)  route 2.313ns (34.922%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  que7_reg[0]/Q
                         net (fo=8, routed)           0.596     1.052    que7_reg_n_0_[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.202 r  control7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     2.919    control7seg_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.624 r  control7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.624    control7seg[0]
    U2                                                                r  control7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 que7_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 4.103ns (62.271%)  route 2.486ns (37.729%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  que7_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  que7_reg[0]/Q
                         net (fo=8, routed)           0.818     1.274    que7_reg_n_0_[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.398 r  control7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.066    control7seg_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.589 r  control7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.589    control7seg[2]
    V4                                                                r  control7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.702%)  route 0.149ns (51.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.149     0.290    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.702%)  route 0.149ns (51.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.149     0.290    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.702%)  route 0.149ns (51.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.149     0.290    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.702%)  route 0.149ns (51.298%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.149     0.290    cuenta4/segundos4
    SLICE_X64Y26         FDCE                                         f  cuenta4/dataout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta4/dataout_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            que7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  cuenta4/dataout_reg[18]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cuenta4/dataout_reg[18]/Q
                         net (fo=4, routed)           0.083     0.247    cuenta4/dataout_reg[18]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.292 r  cuenta4/que7[0]_i_1/O
                         net (fo=1, routed)           0.000     0.292    quebcd[0]
    SLICE_X65Y25         FDCE                                         r  que7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta4/dataout_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            que7_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  cuenta4/dataout_reg[18]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cuenta4/dataout_reg[18]/Q
                         net (fo=4, routed)           0.084     0.248    cuenta4/dataout_reg[18]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.293 r  cuenta4/que7[1]_i_1/O
                         net (fo=1, routed)           0.000     0.293    quebcd[1]
    SLICE_X65Y25         FDCE                                         r  que7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cuenta4/dataout_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segundos4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.125%)  route 0.085ns (28.875%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  cuenta4/dataout_reg[17]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cuenta4/dataout_reg[17]/Q
                         net (fo=4, routed)           0.085     0.249    cuenta4/dataout_reg[17]
    SLICE_X65Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.294 r  cuenta4/segundos4_i_1/O
                         net (fo=1, routed)           0.000     0.294    cuenta4_n_2
    SLICE_X65Y25         FDCE                                         r  segundos4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.880%)  route 0.204ns (59.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.880%)  route 0.204ns (59.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segundos4_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cuenta4/dataout_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.880%)  route 0.204ns (59.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  segundos4_reg/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  segundos4_reg/Q
                         net (fo=32, routed)          0.204     0.345    cuenta4/segundos4
    SLICE_X64Y25         FDCE                                         f  cuenta4/dataout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.284ns  (logic 1.014ns (23.668%)  route 3.270ns (76.332%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  divisor/u1/dataout_reg[16]/Q
                         net (fo=2, routed)           0.998     6.601    divisor/u1/dataout_reg[16]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.725 r  divisor/u1/frecu_reg_i_14/O
                         net (fo=1, routed)           0.571     7.297    divisor/u1/frecu_reg_i_14_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.421 r  divisor/u1/frecu_reg_i_7/O
                         net (fo=4, routed)           1.128     8.549    divisor/u1/frecu_reg_i_7_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.673 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.573     9.245    divisor/frecu_reg/D
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.369 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     9.369    divisor/frecu_reg/D0
    SLICE_X35Y44         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.108ns  (logic 0.890ns (21.664%)  route 3.218ns (78.336%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.563     5.084    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  divisor/u1/dataout_reg[8]/Q
                         net (fo=4, routed)           1.293     6.896    divisor/u1/dataout_reg[8]
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.020 f  divisor/u1/frecu_reg_i_15/O
                         net (fo=1, routed)           0.474     7.493    divisor/u1/frecu_reg_i_15_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I0_O)        0.124     7.617 f  divisor/u1/frecu_reg_i_9/O
                         net (fo=2, routed)           0.820     8.437    divisor/u1/frecu_reg_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.561 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.631     9.193    divisor/u1_n_2
    SLICE_X35Y43         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.939ns  (logic 0.890ns (22.594%)  route 3.049ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564     5.085    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  divisor/u1/dataout_reg[16]/Q
                         net (fo=2, routed)           0.998     6.601    divisor/u1/dataout_reg[16]
    SLICE_X35Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.725 r  divisor/u1/frecu_reg_i_14/O
                         net (fo=1, routed)           0.571     7.297    divisor/u1/frecu_reg_i_14_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.124     7.421 r  divisor/u1/frecu_reg_i_7/O
                         net (fo=4, routed)           1.128     8.549    divisor/u1/frecu_reg_i_7_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.673 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.352     9.024    divisor/eqOp
    SLICE_X35Y43         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/u1/dataout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.209ns (49.897%)  route 0.210ns (50.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[6]/Q
                         net (fo=4, routed)           0.074     1.682    divisor/u1/dataout_reg[6]
    SLICE_X35Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.136     1.863    divisor/eqOp
    SLICE_X35Y43         LDCE                                         r  divisor/resetint_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.209ns (41.843%)  route 0.290ns (58.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  divisor/u1/dataout_reg[14]/Q
                         net (fo=5, routed)           0.063     1.672    divisor/u1/dataout_reg[14]
    SLICE_X35Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.717 f  divisor/u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.227     1.945    divisor/u1_n_2
    SLICE_X35Y43         LDCE                                         f  divisor/resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divisor/u1/dataout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor/frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.254ns (45.854%)  route 0.300ns (54.146%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    divisor/u1/clock
    SLICE_X34Y41         FDCE                                         r  divisor/u1/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  divisor/u1/dataout_reg[6]/Q
                         net (fo=4, routed)           0.074     1.682    divisor/u1/dataout_reg[6]
    SLICE_X35Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.727 r  divisor/u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.226     1.953    divisor/frecu_reg/D
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.998 r  divisor/frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     1.998    divisor/frecu_reg/D0
    SLICE_X35Y44         LDCE                                         r  divisor/frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.593ns (29.515%)  route 3.805ns (70.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.973     5.398    divisor/u1/reset0_out
    SLICE_X34Y42         FDCE                                         f  divisor/u1/dataout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.593ns (29.515%)  route 3.805ns (70.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.973     5.398    divisor/u1/reset0_out
    SLICE_X34Y42         FDCE                                         f  divisor/u1/dataout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.593ns (29.515%)  route 3.805ns (70.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.973     5.398    divisor/u1/reset0_out
    SLICE_X34Y42         FDCE                                         f  divisor/u1/dataout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.593ns (29.515%)  route 3.805ns (70.485%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.973     5.398    divisor/u1/reset0_out
    SLICE_X34Y42         FDCE                                         f  divisor/u1/dataout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.443     4.784    divisor/u1/clock
    SLICE_X34Y42         FDCE                                         r  divisor/u1/dataout_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.593ns (29.561%)  route 3.797ns (70.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.965     5.390    divisor/u1/reset0_out
    SLICE_X34Y40         FDCE                                         f  divisor/u1/dataout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.442     4.783    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.593ns (29.561%)  route 3.797ns (70.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.965     5.390    divisor/u1/reset0_out
    SLICE_X34Y40         FDCE                                         f  divisor/u1/dataout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.442     4.783    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.593ns (29.561%)  route 3.797ns (70.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.965     5.390    divisor/u1/reset0_out
    SLICE_X34Y40         FDCE                                         f  divisor/u1/dataout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.442     4.783    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.390ns  (logic 1.593ns (29.561%)  route 3.797ns (70.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.965     5.390    divisor/u1/reset0_out
    SLICE_X34Y40         FDCE                                         f  divisor/u1/dataout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.442     4.783    divisor/u1/clock
    SLICE_X34Y40         FDCE                                         r  divisor/u1/dataout_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.262ns  (logic 1.593ns (30.281%)  route 3.668ns (69.719%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.836     5.262    divisor/u1/reset0_out
    SLICE_X34Y45         FDCE                                         f  divisor/u1/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            divisor/u1/dataout_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.262ns  (logic 1.593ns (30.281%)  route 3.668ns (69.719%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4, routed)           2.832     4.273    divisor/u1/AR[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.425 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.836     5.262    divisor/u1/reset0_out
    SLICE_X34Y45         FDCE                                         f  divisor/u1/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.444     4.785    divisor/u1/clock
    SLICE_X34Y45         FDCE                                         r  divisor/u1/dataout_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.201ns (28.420%)  route 0.506ns (71.580%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.211     0.707    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[12]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.201ns (28.420%)  route 0.506ns (71.580%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.211     0.707    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[13]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.201ns (28.420%)  route 0.506ns (71.580%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.211     0.707    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[14]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.201ns (28.420%)  route 0.506ns (71.580%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.211     0.707    divisor/u1/reset0_out
    SLICE_X34Y43         FDCE                                         f  divisor/u1/dataout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y43         FDCE                                         r  divisor/u1/dataout_reg[15]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.201ns (27.873%)  route 0.520ns (72.127%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.225     0.721    divisor/u1/reset0_out
    SLICE_X34Y44         FDCE                                         f  divisor/u1/dataout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[16]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.201ns (27.873%)  route 0.520ns (72.127%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.225     0.721    divisor/u1/reset0_out
    SLICE_X34Y44         FDCE                                         f  divisor/u1/dataout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[17]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.201ns (27.873%)  route 0.520ns (72.127%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.225     0.721    divisor/u1/reset0_out
    SLICE_X34Y44         FDCE                                         f  divisor/u1/dataout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[18]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.201ns (27.873%)  route 0.520ns (72.127%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.225     0.721    divisor/u1/reset0_out
    SLICE_X34Y44         FDCE                                         f  divisor/u1/dataout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y44         FDCE                                         r  divisor/u1/dataout_reg[19]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.201ns (26.061%)  route 0.570ns (73.939%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.275     0.771    divisor/u1/reset0_out
    SLICE_X34Y46         FDCE                                         f  divisor/u1/dataout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[24]/C

Slack:                    inf
  Source:                 divisor/resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            divisor/u1/dataout_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.201ns (26.061%)  route 0.570ns (73.939%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         LDCE                         0.000     0.000 r  divisor/resetint_reg/G
    SLICE_X35Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  divisor/resetint_reg/Q
                         net (fo=4, routed)           0.295     0.453    divisor/u1/resetint
    SLICE_X35Y42         LUT2 (Prop_lut2_I1_O)        0.043     0.496 f  divisor/u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.275     0.771    divisor/u1/reset0_out
    SLICE_X34Y46         FDCE                                         f  divisor/u1/dataout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    divisor/u1/clock
    SLICE_X34Y46         FDCE                                         r  divisor/u1/dataout_reg[25]/C





