Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan 30 16:01:44 2021
| Host         : ece-nb02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------------------------+------------------+----------------+
|  USCK/clk_out_reg_0       |               |                                    |                1 |              2 |
|  clk_IBUF_BUFG            |               |                                    |                2 |              2 |
|  UTC/UTC/clk_out          |               | reset_IBUF                         |                2 |              5 |
|  clk_IBUF_BUFG            |               | reset_IBUF                         |                6 |              6 |
|  clk_IBUF_BUFG            |               | USCK/period_count[0]_i_1_n_0       |                6 |             21 |
|  UWGM/led_reg[15]_i_2_n_0 |               |                                    |                9 |             22 |
|  clk_IBUF_BUFG            |               | UTC/UTC/period_count[0]_i_1__0_n_0 |                7 |             28 |
+---------------------------+---------------+------------------------------------+------------------+----------------+


