#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul  7 09:29:22 2020
# Process ID: 10936
# Current directory: D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3008 D:\UNAL\semester6\digitali\GitHub\digitalI\cam_read\cam_read.xpr
# Log file: D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/vivado.log
# Journal file: D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/VGA_driver.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/buffer_ram_dp.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/PLL/clk24_25_nexys4.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/test_cam.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 870.566 ; gain = 247.129
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" Line 18. Module VGA_Driver160x120_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 893.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File src/imagen.men referenced on D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v at line 64 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 926.500 ; gain = 33.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" Line 18. Module VGA_Driver160x120_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 926.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" Line 18. Module VGA_Driver160x120_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 926.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 926.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 926.500 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:02:42 . Memory (MB): peak = 926.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 926.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/UNAL/semester6/digitali/GitHub/cam_read/test_vga.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 926.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" Line 18. Module VGA_Driver160x120_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 928.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 928.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 929.324 ; gain = 0.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:139]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 12 for port 'DP_RAM_data_in' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:182]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 938.531 ; gain = 8.125
run all
run: Time (s): cpu = 00:00:58 ; elapsed = 00:03:42 . Memory (MB): peak = 938.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:142]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:185]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 938.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 939.492 ; gain = 0.961
run all
run: Time (s): cpu = 00:01:11 ; elapsed = 00:03:14 . Memory (MB): peak = 940.652 ; gain = 1.160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_mem' is not allowed [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:144]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:189]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 940.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 942.723 ; gain = 2.070
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 942.723 ; gain = 2.070
run all
run: Time (s): cpu = 00:01:00 ; elapsed = 00:03:05 . Memory (MB): peak = 942.723 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_mem' is not allowed [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:144]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:189]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cam_TB_behav -key {Behavioral:sim_1:Functional:test_cam_TB} -tclbatch {test_cam_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_cam_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cam_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 950.871 ; gain = 8.148
run all
run: Time (s): cpu = 00:00:33 ; elapsed = 00:04:30 . Memory (MB): peak = 952.332 ; gain = 1.461
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_mem' on this module [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 959.941 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver160x120
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/cam_read2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim'
"xelab -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_mem' on this module [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/cam_read.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 11:55:45 2020...
