@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\PROJECT2_VHDL_LOOKUP\PROJECT2_VHDL_LOOKUP_Implmnt\PROJECT2_VHDL_LOOKUP.sap.
