vendor_name = ModelSim
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/sdc/UARTFIFO.sdc
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.qip
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.qip
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/pll50_altpll.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_g47.tdf
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf
source_file = 1, C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_44b.tdf
design_name = UARTFIFO
instance = comp, \TxSerData~output\, TxSerData~output, UARTFIFO, 1
instance = comp, \Clk50~input\, Clk50~input, UARTFIFO, 1
instance = comp, \Clk50~inputclkctrl\, Clk50~inputclkctrl, UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[0]~feeder\, rPLL50RstBCnt[0]~feeder, UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[0]\, rPLL50RstBCnt[0], UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[1]~feeder\, rPLL50RstBCnt[1]~feeder, UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[1]\, rPLL50RstBCnt[1], UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[2]~feeder\, rPLL50RstBCnt[2]~feeder, UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[2]\, rPLL50RstBCnt[2], UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[3]~feeder\, rPLL50RstBCnt[3]~feeder, UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[3]\, rPLL50RstBCnt[3], UARTFIFO, 1
instance = comp, \rPLL50RstBCnt[3]~clkctrl\, rPLL50RstBCnt[3]~clkctrl, UARTFIFO, 1
instance = comp, \u_PLL50|altpll_component|auto_generated|pll1\, u_PLL50|altpll_component|auto_generated|pll1, UARTFIFO, 1
instance = comp, \u_PLL50|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, u_PLL50|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, UARTFIFO, 1
instance = comp, \RstB~input\, RstB~input, UARTFIFO, 1
instance = comp, \Add0~0\, Add0~0, UARTFIFO, 1
instance = comp, \rRstBCnt~23\, rRstBCnt~23, UARTFIFO, 1
instance = comp, \rRstBCnt[10]~2\, rRstBCnt[10]~2, UARTFIFO, 1
instance = comp, \rRstBCnt[0]\, rRstBCnt[0], UARTFIFO, 1
instance = comp, \Add0~2\, Add0~2, UARTFIFO, 1
instance = comp, \rRstBCnt~22\, rRstBCnt~22, UARTFIFO, 1
instance = comp, \rRstBCnt[1]\, rRstBCnt[1], UARTFIFO, 1
instance = comp, \Add0~4\, Add0~4, UARTFIFO, 1
instance = comp, \rRstBCnt~21\, rRstBCnt~21, UARTFIFO, 1
instance = comp, \rRstBCnt[2]\, rRstBCnt[2], UARTFIFO, 1
instance = comp, \Add0~6\, Add0~6, UARTFIFO, 1
instance = comp, \rRstBCnt~20\, rRstBCnt~20, UARTFIFO, 1
instance = comp, \rRstBCnt[3]\, rRstBCnt[3], UARTFIFO, 1
instance = comp, \Add0~8\, Add0~8, UARTFIFO, 1
instance = comp, \rRstBCnt~19\, rRstBCnt~19, UARTFIFO, 1
instance = comp, \rRstBCnt[4]\, rRstBCnt[4], UARTFIFO, 1
instance = comp, \Add0~10\, Add0~10, UARTFIFO, 1
instance = comp, \rRstBCnt~18\, rRstBCnt~18, UARTFIFO, 1
instance = comp, \rRstBCnt[5]\, rRstBCnt[5], UARTFIFO, 1
instance = comp, \Add0~12\, Add0~12, UARTFIFO, 1
instance = comp, \rRstBCnt~17\, rRstBCnt~17, UARTFIFO, 1
instance = comp, \rRstBCnt[6]\, rRstBCnt[6], UARTFIFO, 1
instance = comp, \Add0~14\, Add0~14, UARTFIFO, 1
instance = comp, \rRstBCnt~16\, rRstBCnt~16, UARTFIFO, 1
instance = comp, \rRstBCnt[7]\, rRstBCnt[7], UARTFIFO, 1
instance = comp, \Add0~16\, Add0~16, UARTFIFO, 1
instance = comp, \rRstBCnt~15\, rRstBCnt~15, UARTFIFO, 1
instance = comp, \rRstBCnt[8]\, rRstBCnt[8], UARTFIFO, 1
instance = comp, \Add0~18\, Add0~18, UARTFIFO, 1
instance = comp, \rRstBCnt~14\, rRstBCnt~14, UARTFIFO, 1
instance = comp, \rRstBCnt[9]\, rRstBCnt[9], UARTFIFO, 1
instance = comp, \Add0~20\, Add0~20, UARTFIFO, 1
instance = comp, \rRstBCnt~13\, rRstBCnt~13, UARTFIFO, 1
instance = comp, \rRstBCnt[10]\, rRstBCnt[10], UARTFIFO, 1
instance = comp, \Add0~22\, Add0~22, UARTFIFO, 1
instance = comp, \rRstBCnt~12\, rRstBCnt~12, UARTFIFO, 1
instance = comp, \rRstBCnt[11]\, rRstBCnt[11], UARTFIFO, 1
instance = comp, \Add0~24\, Add0~24, UARTFIFO, 1
instance = comp, \rRstBCnt~11\, rRstBCnt~11, UARTFIFO, 1
instance = comp, \rRstBCnt[12]\, rRstBCnt[12], UARTFIFO, 1
instance = comp, \Add0~26\, Add0~26, UARTFIFO, 1
instance = comp, \rRstBCnt~10\, rRstBCnt~10, UARTFIFO, 1
instance = comp, \rRstBCnt[13]\, rRstBCnt[13], UARTFIFO, 1
instance = comp, \Add0~28\, Add0~28, UARTFIFO, 1
instance = comp, \rRstBCnt~9\, rRstBCnt~9, UARTFIFO, 1
instance = comp, \rRstBCnt[14]\, rRstBCnt[14], UARTFIFO, 1
instance = comp, \Add0~30\, Add0~30, UARTFIFO, 1
instance = comp, \rRstBCnt~8\, rRstBCnt~8, UARTFIFO, 1
instance = comp, \rRstBCnt[15]\, rRstBCnt[15], UARTFIFO, 1
instance = comp, \Add0~32\, Add0~32, UARTFIFO, 1
instance = comp, \rRstBCnt~7\, rRstBCnt~7, UARTFIFO, 1
instance = comp, \rRstBCnt[16]\, rRstBCnt[16], UARTFIFO, 1
instance = comp, \Add0~34\, Add0~34, UARTFIFO, 1
instance = comp, \rRstBCnt~6\, rRstBCnt~6, UARTFIFO, 1
instance = comp, \rRstBCnt[17]\, rRstBCnt[17], UARTFIFO, 1
instance = comp, \Add0~36\, Add0~36, UARTFIFO, 1
instance = comp, \rRstBCnt~5\, rRstBCnt~5, UARTFIFO, 1
instance = comp, \rRstBCnt[18]\, rRstBCnt[18], UARTFIFO, 1
instance = comp, \Add0~38\, Add0~38, UARTFIFO, 1
instance = comp, \rRstBCnt~4\, rRstBCnt~4, UARTFIFO, 1
instance = comp, \rRstBCnt[19]\, rRstBCnt[19], UARTFIFO, 1
instance = comp, \Add0~40\, Add0~40, UARTFIFO, 1
instance = comp, \rRstBCnt~3\, rRstBCnt~3, UARTFIFO, 1
instance = comp, \rRstBCnt[20]\, rRstBCnt[20], UARTFIFO, 1
instance = comp, \Add0~42\, Add0~42, UARTFIFO, 1
instance = comp, \rRstBCnt~1\, rRstBCnt~1, UARTFIFO, 1
instance = comp, \rRstBCnt[21]\, rRstBCnt[21], UARTFIFO, 1
instance = comp, \Add0~44\, Add0~44, UARTFIFO, 1
instance = comp, \rRstBCnt~0\, rRstBCnt~0, UARTFIFO, 1
instance = comp, \rRstBCnt[22]\, rRstBCnt[22], UARTFIFO, 1
instance = comp, \rRstBUser~feeder\, rRstBUser~feeder, UARTFIFO, 1
instance = comp, \u_PLL50|altpll_component|auto_generated|pll_lock_sync~feeder\, u_PLL50|altpll_component|auto_generated|pll_lock_sync~feeder, UARTFIFO, 1
instance = comp, \u_PLL50|altpll_component|auto_generated|pll_lock_sync\, u_PLL50|altpll_component|auto_generated|pll_lock_sync, UARTFIFO, 1
instance = comp, \u_PLL50|altpll_component|auto_generated|locked\, u_PLL50|altpll_component|auto_generated|locked, UARTFIFO, 1
instance = comp, \rPLLLockUser[0]\, rPLLLockUser[0], UARTFIFO, 1
instance = comp, \rPLLLockUser[1]~feeder\, rPLLLockUser[1]~feeder, UARTFIFO, 1
instance = comp, \rPLLLockUser[1]\, rPLLLockUser[1], UARTFIFO, 1
instance = comp, \rSysRstB~0\, rSysRstB~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt~0\, u_TxSerial|rDataCnt~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[0]~10\, u_TxSerial|rBuadCnt[0]~10, UARTFIFO, 1
instance = comp, \~GND\, ~GND, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadEn~0\, u_TxSerial|rBuadEn~0, UARTFIFO, 1
instance = comp, \u_TxSerial|Equal0~0\, u_TxSerial|Equal0~0, UARTFIFO, 1
instance = comp, \u_TxSerial|Selector2~0\, u_TxSerial|Selector2~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rState.StWtData\, u_TxSerial|rState.StWtData, UARTFIFO, 1
instance = comp, \u_TxSerial|Selector3~0\, u_TxSerial|Selector3~0, UARTFIFO, 1
instance = comp, \u_TxSerial|Selector3~1\, u_TxSerial|Selector3~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rState.StWtEnd\, u_TxSerial|rState.StWtEnd, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[0]~12\, u_TxSerial|rBuadCnt[0]~12, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[0]\, u_TxSerial|rBuadCnt[0], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[1]~13\, u_TxSerial|rBuadCnt[1]~13, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[1]\, u_TxSerial|rBuadCnt[1], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[2]~15\, u_TxSerial|rBuadCnt[2]~15, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[2]\, u_TxSerial|rBuadCnt[2], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[3]~17\, u_TxSerial|rBuadCnt[3]~17, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[3]\, u_TxSerial|rBuadCnt[3], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[4]~19\, u_TxSerial|rBuadCnt[4]~19, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[4]\, u_TxSerial|rBuadCnt[4], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[5]~21\, u_TxSerial|rBuadCnt[5]~21, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[5]\, u_TxSerial|rBuadCnt[5], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[6]~23\, u_TxSerial|rBuadCnt[6]~23, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[6]\, u_TxSerial|rBuadCnt[6], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[7]~25\, u_TxSerial|rBuadCnt[7]~25, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[7]\, u_TxSerial|rBuadCnt[7], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[8]~27\, u_TxSerial|rBuadCnt[8]~27, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[8]\, u_TxSerial|rBuadCnt[8], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[9]~29\, u_TxSerial|rBuadCnt[9]~29, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadCnt[9]\, u_TxSerial|rBuadCnt[9], UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadEn~1\, u_TxSerial|rBuadEn~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadEn~2\, u_TxSerial|rBuadEn~2, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadEn~3\, u_TxSerial|rBuadEn~3, UARTFIFO, 1
instance = comp, \u_TxSerial|rBuadEn\, u_TxSerial|rBuadEn, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[7]~5\, u_TxSerial|rSerData[7]~5, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt[0]\, u_TxSerial|rDataCnt[0], UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt~3\, u_TxSerial|rDataCnt~3, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt[1]\, u_TxSerial|rDataCnt[1], UARTFIFO, 1
instance = comp, \u_TxSerial|Add1~1\, u_TxSerial|Add1~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt~2\, u_TxSerial|rDataCnt~2, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt[2]\, u_TxSerial|rDataCnt[2], UARTFIFO, 1
instance = comp, \u_TxSerial|Add1~0\, u_TxSerial|Add1~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt~1\, u_TxSerial|rDataCnt~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rDataCnt[3]\, u_TxSerial|rDataCnt[3], UARTFIFO, 1
instance = comp, \u_TxSerial|u_rState~0\, u_TxSerial|u_rState~0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UARTFIFO, 1
instance = comp, \RxSerData~input\, RxSerData~input, UARTFIFO, 1
instance = comp, \u_RxSerial|rSerDataIn~feeder\, u_RxSerial|rSerDataIn~feeder, UARTFIFO, 1
instance = comp, \u_RxSerial|rSerDataIn\, u_RxSerial|rSerDataIn, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt~3\, u_RxSerial|rDataCnt~3, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[0]~10\, u_RxSerial|rBuadCnt[0]~10, UARTFIFO, 1
instance = comp, \u_RxSerial|rState~8\, u_RxSerial|rState~8, UARTFIFO, 1
instance = comp, \u_RxSerial|rState~9\, u_RxSerial|rState~9, UARTFIFO, 1
instance = comp, \u_RxSerial|rState.StIdle\, u_RxSerial|rState.StIdle, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[4]~19\, u_RxSerial|rBuadCnt[4]~19, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[5]~21\, u_RxSerial|rBuadCnt[5]~21, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[5]\, u_RxSerial|rBuadCnt[5], UARTFIFO, 1
instance = comp, \u_RxSerial|Equal0~0\, u_RxSerial|Equal0~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[6]~23\, u_RxSerial|rBuadCnt[6]~23, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[6]\, u_RxSerial|rBuadCnt[6], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[7]~25\, u_RxSerial|rBuadCnt[7]~25, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[7]\, u_RxSerial|rBuadCnt[7], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[8]~27\, u_RxSerial|rBuadCnt[8]~27, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[8]\, u_RxSerial|rBuadCnt[8], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[9]~29\, u_RxSerial|rBuadCnt[9]~29, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[9]\, u_RxSerial|rBuadCnt[9], UARTFIFO, 1
instance = comp, \u_RxSerial|Equal1~0\, u_RxSerial|Equal1~0, UARTFIFO, 1
instance = comp, \u_RxSerial|Equal0~1\, u_RxSerial|Equal0~1, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[7]~16\, u_RxSerial|rBuadCnt[7]~16, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[0]\, u_RxSerial|rBuadCnt[0], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[1]~12\, u_RxSerial|rBuadCnt[1]~12, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[1]\, u_RxSerial|rBuadCnt[1], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[2]~14\, u_RxSerial|rBuadCnt[2]~14, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[2]\, u_RxSerial|rBuadCnt[2], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[3]~17\, u_RxSerial|rBuadCnt[3]~17, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[3]\, u_RxSerial|rBuadCnt[3], UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadCnt[4]\, u_RxSerial|rBuadCnt[4], UARTFIFO, 1
instance = comp, \u_RxSerial|Equal1~1\, u_RxSerial|Equal1~1, UARTFIFO, 1
instance = comp, \u_RxSerial|Equal1~2\, u_RxSerial|Equal1~2, UARTFIFO, 1
instance = comp, \u_RxSerial|rBuadEn\, u_RxSerial|rBuadEn, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt[3]~1\, u_RxSerial|rDataCnt[3]~1, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt[0]\, u_RxSerial|rDataCnt[0], UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt~2\, u_RxSerial|rDataCnt~2, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt[1]\, u_RxSerial|rDataCnt[1], UARTFIFO, 1
instance = comp, \u_RxSerial|Add1~0\, u_RxSerial|Add1~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt~0\, u_RxSerial|rDataCnt~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt[2]\, u_RxSerial|rDataCnt[2], UARTFIFO, 1
instance = comp, \u_RxSerial|Add1~1\, u_RxSerial|Add1~1, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt~4\, u_RxSerial|rDataCnt~4, UARTFIFO, 1
instance = comp, \u_RxSerial|rDataCnt[3]\, u_RxSerial|rDataCnt[3], UARTFIFO, 1
instance = comp, \u_RxSerial|Equal2~0\, u_RxSerial|Equal2~0, UARTFIFO, 1
instance = comp, \u_RxSerial|Selector1~0\, u_RxSerial|Selector1~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rState.StRdEnd\, u_RxSerial|rState.StRdEnd, UARTFIFO, 1
instance = comp, \u_RxSerial|Selector2~0\, u_RxSerial|Selector2~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rState.StChkFull\, u_RxSerial|rState.StChkFull, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrEn~0\, u_RxSerial|rRxFfWrEn~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrEn\, u_RxSerial|rRxFfWrEn, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita9, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[9], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita10, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita11, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[11], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|valid_wreq\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|valid_wreq, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[10], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UARTFIFO, 1
instance = comp, \u_TxSerial|rState~11\, u_TxSerial|rState~11, UARTFIFO, 1
instance = comp, \u_TxSerial|rState~12\, u_TxSerial|rState~12, UARTFIFO, 1
instance = comp, \u_TxSerial|rState.StIdle\, u_TxSerial|rState.StIdle, UARTFIFO, 1
instance = comp, \u_TxSerial|rState~10\, u_TxSerial|rState~10, UARTFIFO, 1
instance = comp, \u_TxSerial|rState.StRdReq\, u_TxSerial|rState.StRdReq, UARTFIFO, 1
instance = comp, \u_TxSerial|rTxFfRdEn~1\, u_TxSerial|rTxFfRdEn~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rTxFfRdEn[0]\, u_TxSerial|rTxFfRdEn[0], UARTFIFO, 1
instance = comp, \u_TxSerial|rTxFfRdEn~0\, u_TxSerial|rTxFfRdEn~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rTxFfRdEn[1]\, u_TxSerial|rTxFfRdEn[1], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|valid_rreq\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|valid_rreq, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~8\, u_RxSerial|rRxFfWrData~8, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[7]~1\, u_RxSerial|rRxFfWrData[7]~1, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[7]\, u_RxSerial|rRxFfWrData[7], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~7\, u_RxSerial|rRxFfWrData~7, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[6]\, u_RxSerial|rRxFfWrData[6], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~6\, u_RxSerial|rRxFfWrData~6, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[5]\, u_RxSerial|rRxFfWrData[5], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~5\, u_RxSerial|rRxFfWrData~5, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[4]\, u_RxSerial|rRxFfWrData[4], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~4\, u_RxSerial|rRxFfWrData~4, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[3]\, u_RxSerial|rRxFfWrData[3], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~3\, u_RxSerial|rRxFfWrData~3, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[2]\, u_RxSerial|rRxFfWrData[2], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~2\, u_RxSerial|rRxFfWrData~2, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[1]\, u_RxSerial|rRxFfWrData[1], UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData~0\, u_RxSerial|rRxFfWrData~0, UARTFIFO, 1
instance = comp, \u_RxSerial|rRxFfWrData[0]\, u_RxSerial|rRxFfWrData[0], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita9, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[9], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita10, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[10], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita11, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[11], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita9, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[9], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita10, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[10], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita11, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11]\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[11], UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a2, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a4, UARTFIFO, 1
instance = comp, \u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\, u_fifo4kx8|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[8]~10\, u_TxSerial|rSerData[8]~10, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[8]~11\, u_TxSerial|rSerData[8]~11, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[8]\, u_TxSerial|rSerData[8], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~9\, u_TxSerial|rSerData~9, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[7]~2\, u_TxSerial|rSerData[7]~2, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[7]\, u_TxSerial|rSerData[7], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~8\, u_TxSerial|rSerData~8, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[6]\, u_TxSerial|rSerData[6], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~7\, u_TxSerial|rSerData~7, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[5]\, u_TxSerial|rSerData[5], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~6\, u_TxSerial|rSerData~6, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[4]\, u_TxSerial|rSerData[4], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~4\, u_TxSerial|rSerData~4, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[3]\, u_TxSerial|rSerData[3], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~3\, u_TxSerial|rSerData~3, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[2]\, u_TxSerial|rSerData[2], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~1\, u_TxSerial|rSerData~1, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[1]\, u_TxSerial|rSerData[1], UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData~0\, u_TxSerial|rSerData~0, UARTFIFO, 1
instance = comp, \u_TxSerial|rSerData[0]\, u_TxSerial|rSerData[0], UARTFIFO, 1
instance = comp, \Button~input\, Button~input, UARTFIFO, 1
instance = comp, \RESERVED[0]~input\, RESERVED[0]~input, UARTFIFO, 1
instance = comp, \RESERVED[1]~input\, RESERVED[1]~input, UARTFIFO, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, UARTFIFO, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, UARTFIFO, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, UARTFIFO, 1
