#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 10 01:23:46 2021
# Process ID: 618274
# Current directory: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1
# Command line: vivado -log Platform_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Platform_top.tcl
# Log file: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/Platform_top.vds
# Journal file: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Platform_top.tcl -notrace
Command: synth_design -top Platform_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 618298 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1653.930 ; gain = 154.719 ; free physical = 44099 ; free virtual = 56469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Platform_top' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:18]
INFO: [Synth 8-3491] module 'ClkDiv' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:6' bound to instance 'U1' of component 'ClkDiv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:32]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (1#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-3491] module 'vga_640x480' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:6' bound to instance 'U2' of component 'vga_640x480' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (2#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-3491] module 'Platform_Motion' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:5' bound to instance 'U3' of component 'Platform_Motion' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Platform_Motion' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Platform_Motion' (3#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-3491] module 'vga_control' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:5' bound to instance 'U4' of component 'vga_control' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'vga_control' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:21]
WARNING: [Synth 8-3848] Net rom_addr16 in module/entity vga_control does not have driver. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'vga_control' (4#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:21]
INFO: [Synth 8-3491] module 'platformROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/.Xil/Vivado-618274-QUANTUM-DSKTP/realtime/platformROM_stub.vhdl:5' bound to instance 'platform_uut' of component 'platformROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'platformROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/.Xil/Vivado-618274-QUANTUM-DSKTP/realtime/platformROM_stub.vhdl:14]
INFO: [Synth 8-3491] module 'x8ball_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/.Xil/Vivado-618274-QUANTUM-DSKTP/realtime/x8ball_ROM_stub.vhdl:5' bound to instance 'ball_uut' of component 'x8ball_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'x8ball_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/.Xil/Vivado-618274-QUANTUM-DSKTP/realtime/x8ball_ROM_stub.vhdl:14]
INFO: [Synth 8-3491] module 'W_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:5' bound to instance 'LWALL' of component 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'W_ROM' (5#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-3491] module 'W_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:5' bound to instance 'RWALL' of component 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:101]
INFO: [Synth 8-3491] module 'bounce' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/new/bounce.vhd:6' bound to instance 'bounce_uut' of component 'bounce' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'bounce' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/new/bounce.vhd:19]
INFO: [Synth 8-226] default block is never used [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/new/bounce.vhd:51]
WARNING: [Synth 8-614] signal 'platform_c1' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/new/bounce.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bounce' (6#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/new/bounce.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Platform_top' (7#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:18]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[9]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[8]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[7]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[6]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[5]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[4]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[3]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[2]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[1]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[0]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[13]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[12]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[11]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[10]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[9]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[8]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[7]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[6]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[5]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[4]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[3]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[2]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[1]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[15]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[14]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[13]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[12]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[11]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[10]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[0]
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTND
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1714.648 ; gain = 215.438 ; free physical = 44121 ; free virtual = 56493
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.617 ; gain = 218.406 ; free physical = 44117 ; free virtual = 56489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.617 ; gain = 218.406 ; free physical = 44117 ; free virtual = 56489
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/ip/x8ball_ROM/x8ball_ROM/x8ball_ROM_in_context.xdc] for cell 'ball_uut'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/ip/x8ball_ROM/x8ball_ROM/x8ball_ROM_in_context.xdc] for cell 'ball_uut'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/ip/platformROM/platformROM/Pl_Rom_in_context.xdc] for cell 'platform_uut'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/ip/platformROM/platformROM/Pl_Rom_in_context.xdc] for cell 'platform_uut'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ld[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ld[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ld[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ld[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ld[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ld[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ld[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ld[7]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ld[8]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ld[9]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ld[10]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ld[11]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ld[12]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ld[13]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ld[14]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ld[15]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ld16b'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'ld16g'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'ld16r'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'ld17b'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'ld17g'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'ld17r'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'ja1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ja2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'ja3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'ja4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'ja7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'ja8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ja9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'ja10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'jb1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'jb2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'jb3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'jb7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'jb8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'jb9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'jb10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'jc1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'jc2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'jc3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'jc7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'jc8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'jc9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'jc10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'jd1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'jd2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'jd3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'jd4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'jd7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'jd8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'jd9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'jd10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'xa_n[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'xa_p[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'xa_n[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'xa_p[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'xa_n[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'xa_p[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'xa_n[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'xa_p[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:169]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:169]
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Platform_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Platform_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Platform_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.336 ; gain = 0.000 ; free physical = 44016 ; free virtual = 56387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.336 ; gain = 0.000 ; free physical = 44016 ; free virtual = 56387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 44080 ; free virtual = 56455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 44080 ; free virtual = 56455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ball_uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for platform_uut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 44082 ; free virtual = 56457
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'r1v_reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 44073 ; free virtual = 56449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 26    
	   3 Input     10 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 12    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Platform_Motion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 11    
	   3 Input     10 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
Module bounce 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTND
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[2]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bounce_uut/dcv_reg[0] )
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[0]' (LD) to 'U3/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[8]' (LD) to 'U3/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[7]' (LD) to 'U3/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[6]' (LD) to 'U3/r1v_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U3/r1v_reg[4] )
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[1]' (LD) to 'U3/r1v_reg[2]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[2]' (LD) to 'U3/r1v_reg[3]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[3]' (LD) to 'U3/r1v_reg[5]'
INFO: [Synth 8-3886] merging instance 'U3/r1v_reg[5]' (LD) to 'U3/r1v_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U3/r1v_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U3/r1v_reg[9]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (U3/r1v_reg[4]) is unused and will be removed from module Platform_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 44058 ; free virtual = 56437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43931 ; free virtual = 56312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43910 ; free virtual = 56291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43909 ; free virtual = 56291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43906 ; free virtual = 56288
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43909 ; free virtual = 56291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43906 ; free virtual = 56288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43906 ; free virtual = 56288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43906 ; free virtual = 56288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43906 ; free virtual = 56288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |platformROM   |         1|
|2     |x8ball_ROM    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |platformROM_bbox_0 |     1|
|2     |x8ball_ROM_bbox_1  |     1|
|3     |BUFG               |     2|
|4     |CARRY4             |    59|
|5     |LUT1               |    16|
|6     |LUT2               |    97|
|7     |LUT3               |    53|
|8     |LUT4               |    69|
|9     |LUT5               |    84|
|10    |LUT6               |   120|
|11    |FDCE               |    72|
|12    |FDPE               |    27|
|13    |FDRE               |     1|
|14    |LDC                |    10|
|15    |IBUF               |     7|
|16    |OBUF               |    10|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   643|
|2     |  U1         |ClkDiv          |    26|
|3     |  U2         |vga_640x480     |    90|
|4     |  U3         |Platform_Motion |   119|
|5     |  U4         |vga_control     |    70|
|6     |  bounce_uut |bounce          |   303|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43905 ; free virtual = 56287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1889.336 ; gain = 218.406 ; free physical = 43958 ; free virtual = 56340
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1889.336 ; gain = 390.125 ; free physical = 43958 ; free virtual = 56340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.344 ; gain = 0.000 ; free physical = 43908 ; free virtual = 56290
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.344 ; gain = 539.516 ; free physical = 44011 ; free virtual = 56393
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.344 ; gain = 0.000 ; free physical = 44011 ; free virtual = 56393
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t/platform_100t.runs/synth_1/Platform_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Platform_top_utilization_synth.rpt -pb Platform_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 01:24:08 2021...
