

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_184_2_proc'
================================================================
* Date:           Wed Feb 23 11:16:18 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        colordetect
* Solution:       colordetect (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       10|       10|         3|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%low_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %low_thresh" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 13 'read' 'low_thresh_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "%high_thresh_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %high_thresh" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 14 'read' 'high_thresh_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %low_thresh_read" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 15 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %high_thresh_read" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 16 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [7/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 17 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [7/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 18 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 19 [6/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 19 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 20 [6/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 20 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 21 [5/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 21 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 22 [5/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 22 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 23 [4/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 23 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 24 [4/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 24 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 25 [3/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 25 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 26 [3/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 26 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 27 [2/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 27 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 28 [2/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 28 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %high_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %low_thresh, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_20, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_25, i32 0, i32 0, void @empty_17, i32 0, i32 9, void @empty_26, void @empty_28, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/7] (7.30ns)   --->   "%gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem0_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 35 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 36 [1/7] (7.30ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem1_addr, i32 9" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 36 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 37 [1/1] (1.29ns)   --->   "%br_ln0 = br void %.preheader.i"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%index = phi i4 %add_ln184, void, i4 0, void %entry" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 38 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.99ns)   --->   "%add_ln184 = add i4 %index, i4 1" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 39 'add' 'add_ln184' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.96ns)   --->   "%icmp_ln184 = icmp_eq  i4 %index, i4 9" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 41 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void, void %.exit" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 43 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 44 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem0_addr" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 44 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln184)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem1_addr" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 45 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln184)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%index_cast_i = zext i4 %index" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 46 'zext' 'index_cast_i' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 47 'specloopname' 'specloopname_ln186' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%low_addr = getelementptr i8 %low_r, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 48 'getelementptr' 'low_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %gmem0_addr_read, i4 %low_addr" [src/xf_colordetect_accel_stream.cpp:186]   --->   Operation 49 'store' 'store_ln186' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%low_t_addr = getelementptr i8 %low_t, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 50 'getelementptr' 'low_t_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (1.75ns)   --->   "%store_ln187 = store i8 %gmem0_addr_read, i4 %low_t_addr" [src/xf_colordetect_accel_stream.cpp:187]   --->   Operation 51 'store' 'store_ln187' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%high_addr = getelementptr i8 %high_r, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 52 'getelementptr' 'high_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (1.75ns)   --->   "%store_ln188 = store i8 %gmem1_addr_read, i4 %high_addr" [src/xf_colordetect_accel_stream.cpp:188]   --->   Operation 53 'store' 'store_ln188' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%high_t_addr = getelementptr i8 %high_t, i64 0, i64 %index_cast_i" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 54 'getelementptr' 'high_t_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.75ns)   --->   "%store_ln189 = store i8 %gmem1_addr_read, i4 %high_t_addr" [src/xf_colordetect_accel_stream.cpp:189]   --->   Operation 55 'store' 'store_ln189' <Predicate = (!icmp_ln184)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.preheader.i" [src/xf_colordetect_accel_stream.cpp:184]   --->   Operation 56 'br' 'br_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'low_thresh' (src/xf_colordetect_accel_stream.cpp:186) [13]  (3.4 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [19]  (7.3 ns)

 <State 9>: 0.997ns
The critical path consists of the following:
	'phi' operation ('index', src/xf_colordetect_accel_stream.cpp:184) with incoming values : ('add_ln184', src/xf_colordetect_accel_stream.cpp:184) [23]  (0 ns)
	'add' operation ('add_ln184', src/xf_colordetect_accel_stream.cpp:184) [24]  (0.997 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem0' (src/xf_colordetect_accel_stream.cpp:186) [32]  (7.3 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('low_addr', src/xf_colordetect_accel_stream.cpp:186) [33]  (0 ns)
	'store' operation ('store_ln186', src/xf_colordetect_accel_stream.cpp:186) of variable 'gmem0_addr_read', src/xf_colordetect_accel_stream.cpp:186 on array 'low_r' [34]  (1.75 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
