In archive libarduino_core.a:

malloc.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000008e8  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000d38  00000000  00000000  0000091c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.avr-libc 0000024e  00000000  00000000  00001654  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .data.__malloc_heap_end 00000002  00000000  00000000  000018a2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  7 .data.__malloc_heap_start 00000002  00000000  00000000  000018a4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, DATA
  8 .data.__malloc_margin 00000002  00000000  00000000  000018a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .comment      00000012  00000000  00000000  000018a8  2**0
                  CONTENTS, READONLY

Disassembly of section .text.avr-libc:

00000000 <malloc>:
struct __freelist *__flp;

ATTRIBUTE_CLIB_SECTION
void *
malloc(size_t len)
{
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
	 * Our minimum chunk size is the size of a pointer (plus the
	 * size of the "sz" field, but we don't need to account for
	 * this), otherwise we could not possibly fit a freelist entry
	 * into the chunk later.
	 */
	if (len < sizeof(struct __freelist) - sizeof(size_t))
   4:	82 30       	cpi	r24, 0x02	; 2
   6:	91 05       	cpc	r25, r1
   8:	00 f4       	brcc	.+0      	; 0xa <malloc+0xa>
		len = sizeof(struct __freelist) - sizeof(size_t);
   a:	82 e0       	ldi	r24, 0x02	; 2
   c:	90 e0       	ldi	r25, 0x00	; 0
	 * would match exactly.  If we found one, we are done.  While
	 * walking, note down the smallest chunk we found that would
	 * still fit the request -- we need it for step 2.
	 *
	 */
	for (s = 0, fp1 = __flp, fp2 = 0;
   e:	e0 91 00 00 	lds	r30, 0x0000
  12:	f0 91 00 00 	lds	r31, 0x0000
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	30 e0       	ldi	r19, 0x00	; 0
  1a:	a0 e0       	ldi	r26, 0x00	; 0
  1c:	b0 e0       	ldi	r27, 0x00	; 0
  1e:	30 97       	sbiw	r30, 0x00	; 0
  20:	01 f0       	breq	.+0      	; 0x22 <malloc+0x22>
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
		if (fp1->sz < len)
  22:	40 81       	ld	r20, Z
  24:	51 81       	ldd	r21, Z+1	; 0x01
  26:	48 17       	cp	r20, r24
  28:	59 07       	cpc	r21, r25
  2a:	00 f0       	brcs	.+0      	; 0x2c <malloc+0x2c>
			continue;
		if (fp1->sz == len) {
  2c:	48 17       	cp	r20, r24
  2e:	59 07       	cpc	r21, r25
  30:	01 f4       	brne	.+0      	; 0x32 <malloc+0x32>
  32:	82 81       	ldd	r24, Z+2	; 0x02
  34:	93 81       	ldd	r25, Z+3	; 0x03
			/*
			 * Found it.  Disconnect the chunk from the
			 * freelist, and return it.
			 */
			if (fp2)
  36:	10 97       	sbiw	r26, 0x00	; 0
  38:	01 f0       	breq	.+0      	; 0x3a <malloc+0x3a>
				fp2->nx = fp1->nx;
  3a:	13 96       	adiw	r26, 0x03	; 3
  3c:	9c 93       	st	X, r25
  3e:	8e 93       	st	-X, r24
  40:	12 97       	sbiw	r26, 0x02	; 2
  42:	00 c0       	rjmp	.+0      	; 0x44 <malloc+0x44>
			else
				__flp = fp1->nx;
  44:	90 93 00 00 	sts	0x0000, r25
  48:	80 93 00 00 	sts	0x0000, r24
  4c:	00 c0       	rjmp	.+0      	; 0x4e <malloc+0x4e>
			return &(fp1->nx);
		}
		else {
			if (s == 0 || fp1->sz < s) {
  4e:	21 15       	cp	r18, r1
  50:	31 05       	cpc	r19, r1
  52:	01 f0       	breq	.+0      	; 0x54 <malloc+0x54>
  54:	42 17       	cp	r20, r18
  56:	53 07       	cpc	r21, r19
  58:	00 f0       	brcs	.+0      	; 0x5a <malloc+0x5a>
  5a:	a9 01       	movw	r20, r18
  5c:	db 01       	movw	r26, r22
  5e:	00 c0       	rjmp	.+0      	; 0x60 <malloc+0x60>
  60:	ef 01       	movw	r28, r30
	 * still fit the request -- we need it for step 2.
	 *
	 */
	for (s = 0, fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
  62:	9a 01       	movw	r18, r20
  64:	bd 01       	movw	r22, r26
  66:	df 01       	movw	r26, r30
  68:	02 80       	ldd	r0, Z+2	; 0x02
  6a:	f3 81       	ldd	r31, Z+3	; 0x03
  6c:	e0 2d       	mov	r30, r0
  6e:	00 c0       	rjmp	.+0      	; 0x70 <malloc+0x70>
	 * difference between the requested size and the size of the
	 * chunk found is large enough for another freelist entry; if
	 * not, just enlarge the request size to what we have found,
	 * and use the entire chunk.
	 */
	if (s) {
  70:	21 15       	cp	r18, r1
  72:	31 05       	cpc	r19, r1
  74:	01 f0       	breq	.+0      	; 0x76 <malloc+0x76>
		if (s - len < sizeof(struct __freelist)) {
  76:	28 1b       	sub	r18, r24
  78:	39 0b       	sbc	r19, r25
  7a:	24 30       	cpi	r18, 0x04	; 4
  7c:	31 05       	cpc	r19, r1
  7e:	00 f4       	brcc	.+0      	; 0x80 <malloc+0x80>
  80:	8a 81       	ldd	r24, Y+2	; 0x02
  82:	9b 81       	ldd	r25, Y+3	; 0x03
			/* Disconnect it from freelist and return it. */
			if (sfp2)
  84:	61 15       	cp	r22, r1
  86:	71 05       	cpc	r23, r1
  88:	01 f0       	breq	.+0      	; 0x8a <malloc+0x8a>
				sfp2->nx = sfp1->nx;
  8a:	fb 01       	movw	r30, r22
  8c:	93 83       	std	Z+3, r25	; 0x03
  8e:	82 83       	std	Z+2, r24	; 0x02
  90:	00 c0       	rjmp	.+0      	; 0x92 <malloc+0x92>
			else
				__flp = sfp1->nx;
  92:	90 93 00 00 	sts	0x0000, r25
  96:	80 93 00 00 	sts	0x0000, r24
			return &(sfp1->nx);
  9a:	fe 01       	movw	r30, r28
  9c:	32 96       	adiw	r30, 0x02	; 2
  9e:	00 c0       	rjmp	.+0      	; 0xa0 <malloc+0xa0>
		 */
		cp = (char *)sfp1;
		s -= len;
		cp += s;
		sfp2 = (struct __freelist *)cp;
		sfp2->sz = len;
  a0:	fe 01       	movw	r30, r28
  a2:	e2 0f       	add	r30, r18
  a4:	f3 1f       	adc	r31, r19
  a6:	81 93       	st	Z+, r24
  a8:	91 93       	st	Z+, r25
		sfp1->sz = s - sizeof(size_t);
  aa:	22 50       	subi	r18, 0x02	; 2
  ac:	31 09       	sbc	r19, r1
  ae:	39 83       	std	Y+1, r19	; 0x01
  b0:	28 83       	st	Y, r18
		return &(sfp2->nx);
  b2:	00 c0       	rjmp	.+0      	; 0xb4 <malloc+0xb4>
	 * Under Unix, the "break value" was the end of the data
	 * segment as dynamically requested from the operating system.
	 * Since we don't have an operating system, just make sure
	 * that we don't collide with the stack.
	 */
	if (__brkval == 0)
  b4:	20 91 00 00 	lds	r18, 0x0000
  b8:	30 91 00 00 	lds	r19, 0x0000
  bc:	23 2b       	or	r18, r19
  be:	01 f4       	brne	.+0      	; 0xc0 <malloc+0xc0>
		__brkval = __malloc_heap_start;
  c0:	20 91 00 00 	lds	r18, 0x0000
  c4:	30 91 00 00 	lds	r19, 0x0000
  c8:	30 93 00 00 	sts	0x0000, r19
  cc:	20 93 00 00 	sts	0x0000, r18
	cp = __malloc_heap_end;
  d0:	20 91 00 00 	lds	r18, 0x0000
  d4:	30 91 00 00 	lds	r19, 0x0000
	if (cp == 0)
  d8:	21 15       	cp	r18, r1
  da:	31 05       	cpc	r19, r1
  dc:	01 f4       	brne	.+0      	; 0xde <malloc+0xde>
		cp = STACK_POINTER() - __malloc_margin;
  de:	2d b7       	in	r18, 0x3d	; 61
  e0:	3e b7       	in	r19, 0x3e	; 62
  e2:	40 91 00 00 	lds	r20, 0x0000
  e6:	50 91 00 00 	lds	r21, 0x0000
  ea:	24 1b       	sub	r18, r20
  ec:	35 0b       	sbc	r19, r21
	if (cp <= __brkval)
  ee:	e0 91 00 00 	lds	r30, 0x0000
  f2:	f0 91 00 00 	lds	r31, 0x0000
  f6:	e2 17       	cp	r30, r18
  f8:	f3 07       	cpc	r31, r19
  fa:	00 f4       	brcc	.+0      	; 0xfc <malloc+0xfc>
	  /*
	   * Memory exhausted.
	   */
	  return 0;
	avail = cp - __brkval;
  fc:	2e 1b       	sub	r18, r30
  fe:	3f 0b       	sbc	r19, r31
	/*
	 * Both tests below are needed to catch the case len >= 0xfffe.
	 */
	if (avail >= len && avail >= len + sizeof(size_t)) {
 100:	28 17       	cp	r18, r24
 102:	39 07       	cpc	r19, r25
 104:	00 f0       	brcs	.+0      	; 0x106 <malloc+0x106>
 106:	ac 01       	movw	r20, r24
 108:	4e 5f       	subi	r20, 0xFE	; 254
 10a:	5f 4f       	sbci	r21, 0xFF	; 255
 10c:	24 17       	cp	r18, r20
 10e:	35 07       	cpc	r19, r21
 110:	00 f0       	brcs	.+0      	; 0x112 <malloc+0x112>
		fp1 = (struct __freelist *)__brkval;
		__brkval += len + sizeof(size_t);
 112:	4e 0f       	add	r20, r30
 114:	5f 1f       	adc	r21, r31
 116:	50 93 00 00 	sts	0x0000, r21
 11a:	40 93 00 00 	sts	0x0000, r20
		fp1->sz = len;
 11e:	81 93       	st	Z+, r24
 120:	91 93       	st	Z+, r25
		return &(fp1->nx);
 122:	00 c0       	rjmp	.+0      	; 0x124 <malloc+0x124>
		cp = STACK_POINTER() - __malloc_margin;
	if (cp <= __brkval)
	  /*
	   * Memory exhausted.
	   */
	  return 0;
 124:	e0 e0       	ldi	r30, 0x00	; 0
 126:	f0 e0       	ldi	r31, 0x00	; 0
	}
	/*
	 * Step 4: There's no help, just fail. :-/
	 */
	return 0;
}
 128:	cf 01       	movw	r24, r30
 12a:	df 91       	pop	r29
 12c:	cf 91       	pop	r28
 12e:	08 95       	ret

00000130 <free>:


ATTRIBUTE_CLIB_SECTION
void
free(void *p)
{
 130:	cf 93       	push	r28
 132:	df 93       	push	r29
	struct __freelist *fp1, *fp2, *fpnew;
	char *cp1, *cp2, *cpnew;

	/* ISO C says free(NULL) must be a no-op */
	if (p == 0)
 134:	00 97       	sbiw	r24, 0x00	; 0
 136:	01 f4       	brne	.+0      	; 0x138 <free+0x8>
 138:	00 c0       	rjmp	.+0      	; 0x13a <free+0xa>
		return;

	cpnew = p;
	cpnew -= sizeof(size_t);
 13a:	fc 01       	movw	r30, r24
 13c:	32 97       	sbiw	r30, 0x02	; 2
	fpnew = (struct __freelist *)cpnew;
	fpnew->nx = 0;
 13e:	13 82       	std	Z+3, r1	; 0x03
 140:	12 82       	std	Z+2, r1	; 0x02
	/*
	 * Trivial case first: if there's no freelist yet, our entry
	 * will be the only one on it.  If this is the last entry, we
	 * can reduce __brkval instead.
	 */
	if (__flp == 0) {
 142:	c0 91 00 00 	lds	r28, 0x0000
 146:	d0 91 00 00 	lds	r29, 0x0000
 14a:	20 97       	sbiw	r28, 0x00	; 0
 14c:	01 f4       	brne	.+0      	; 0x14e <free+0x1e>
		if ((char *)p + fpnew->sz == __brkval)
 14e:	20 81       	ld	r18, Z
 150:	31 81       	ldd	r19, Z+1	; 0x01
 152:	28 0f       	add	r18, r24
 154:	39 1f       	adc	r19, r25
 156:	80 91 00 00 	lds	r24, 0x0000
 15a:	90 91 00 00 	lds	r25, 0x0000
 15e:	82 17       	cp	r24, r18
 160:	93 07       	cpc	r25, r19
 162:	01 f4       	brne	.+0      	; 0x164 <free+0x34>
			__brkval = cpnew;
 164:	f0 93 00 00 	sts	0x0000, r31
 168:	e0 93 00 00 	sts	0x0000, r30
 16c:	00 c0       	rjmp	.+0      	; 0x16e <free+0x3e>
	/*
	 * Trivial case first: if there's no freelist yet, our entry
	 * will be the only one on it.  If this is the last entry, we
	 * can reduce __brkval instead.
	 */
	if (__flp == 0) {
 16e:	de 01       	movw	r26, r28
 170:	20 e0       	ldi	r18, 0x00	; 0
 172:	30 e0       	ldi	r19, 0x00	; 0
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
		if (fp1 < fpnew)
 174:	ae 17       	cp	r26, r30
 176:	bf 07       	cpc	r27, r31
 178:	00 f4       	brcc	.+0      	; 0x17a <free+0x4a>
	 * freelist.  Try to aggregate the chunk with adjacent chunks
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
 17a:	12 96       	adiw	r26, 0x02	; 2
 17c:	4d 91       	ld	r20, X+
 17e:	5c 91       	ld	r21, X
 180:	13 97       	sbiw	r26, 0x03	; 3
	/*
	 * Now, find the position where our new entry belongs onto the
	 * freelist.  Try to aggregate the chunk with adjacent chunks
	 * if possible.
	 */
	for (fp1 = __flp, fp2 = 0;
 182:	9d 01       	movw	r18, r26
 184:	41 15       	cp	r20, r1
 186:	51 05       	cpc	r21, r1
 188:	01 f0       	breq	.+0      	; 0x18a <free+0x5a>
	     fp1;
	     fp2 = fp1, fp1 = fp1->nx) {
 18a:	da 01       	movw	r26, r20
 18c:	00 c0       	rjmp	.+0      	; 0x18e <free+0x5e>
		if (fp1 < fpnew)
			continue;
		cp1 = (char *)fp1;
		fpnew->nx = fp1;
 18e:	b3 83       	std	Z+3, r27	; 0x03
 190:	a2 83       	std	Z+2, r26	; 0x02
		if ((char *)&(fpnew->nx) + fpnew->sz == cp1) {
 192:	40 81       	ld	r20, Z
 194:	51 81       	ldd	r21, Z+1	; 0x01
 196:	84 0f       	add	r24, r20
 198:	95 1f       	adc	r25, r21
 19a:	8a 17       	cp	r24, r26
 19c:	9b 07       	cpc	r25, r27
 19e:	01 f4       	brne	.+0      	; 0x1a0 <free+0x70>
			/* upper chunk adjacent, assimilate it */
			fpnew->sz += fp1->sz + sizeof(size_t);
 1a0:	8d 91       	ld	r24, X+
 1a2:	9c 91       	ld	r25, X
 1a4:	11 97       	sbiw	r26, 0x01	; 1
 1a6:	84 0f       	add	r24, r20
 1a8:	95 1f       	adc	r25, r21
 1aa:	02 96       	adiw	r24, 0x02	; 2
 1ac:	91 83       	std	Z+1, r25	; 0x01
 1ae:	80 83       	st	Z, r24
			fpnew->nx = fp1->nx;
 1b0:	12 96       	adiw	r26, 0x02	; 2
 1b2:	8d 91       	ld	r24, X+
 1b4:	9c 91       	ld	r25, X
 1b6:	13 97       	sbiw	r26, 0x03	; 3
 1b8:	93 83       	std	Z+3, r25	; 0x03
 1ba:	82 83       	std	Z+2, r24	; 0x02
		}
		if (fp2 == 0) {
 1bc:	21 15       	cp	r18, r1
 1be:	31 05       	cpc	r19, r1
 1c0:	01 f4       	brne	.+0      	; 0x1c2 <free+0x92>
			/* new head of freelist */
			__flp = fpnew;
 1c2:	f0 93 00 00 	sts	0x0000, r31
 1c6:	e0 93 00 00 	sts	0x0000, r30
			return;
 1ca:	00 c0       	rjmp	.+0      	; 0x1cc <free+0x9c>
	 * Note that we get here either if we hit the "break" above,
	 * or if we fell off the end of the loop.  The latter means
	 * we've got a new topmost chunk.  Either way, try aggregating
	 * with the lower chunk if possible.
	 */
	fp2->nx = fpnew;
 1cc:	d9 01       	movw	r26, r18
 1ce:	13 96       	adiw	r26, 0x03	; 3
 1d0:	fc 93       	st	X, r31
 1d2:	ee 93       	st	-X, r30
 1d4:	12 97       	sbiw	r26, 0x02	; 2
	cp2 = (char *)&(fp2->nx);
	if (cp2 + fp2->sz == cpnew) {
 1d6:	4d 91       	ld	r20, X+
 1d8:	5d 91       	ld	r21, X+
 1da:	a4 0f       	add	r26, r20
 1dc:	b5 1f       	adc	r27, r21
 1de:	ea 17       	cp	r30, r26
 1e0:	fb 07       	cpc	r31, r27
 1e2:	01 f4       	brne	.+0      	; 0x1e4 <free+0xb4>
		/* lower junk adjacent, merge */
		fp2->sz += fpnew->sz + sizeof(size_t);
 1e4:	80 81       	ld	r24, Z
 1e6:	91 81       	ldd	r25, Z+1	; 0x01
 1e8:	84 0f       	add	r24, r20
 1ea:	95 1f       	adc	r25, r21
 1ec:	02 96       	adiw	r24, 0x02	; 2
 1ee:	d9 01       	movw	r26, r18
 1f0:	11 96       	adiw	r26, 0x01	; 1
 1f2:	9c 93       	st	X, r25
 1f4:	8e 93       	st	-X, r24
		fp2->nx = fpnew->nx;
 1f6:	82 81       	ldd	r24, Z+2	; 0x02
 1f8:	93 81       	ldd	r25, Z+3	; 0x03
 1fa:	13 96       	adiw	r26, 0x03	; 3
 1fc:	9c 93       	st	X, r25
 1fe:	8e 93       	st	-X, r24
 200:	12 97       	sbiw	r26, 0x02	; 2
	}
	/*
	 * If there's a new topmost chunk, lower __brkval instead.
	 */
	for (fp1 = __flp, fp2 = 0;
 202:	e0 e0       	ldi	r30, 0x00	; 0
 204:	f0 e0       	ldi	r31, 0x00	; 0
	     fp1->nx != 0;
 206:	8a 81       	ldd	r24, Y+2	; 0x02
 208:	9b 81       	ldd	r25, Y+3	; 0x03
		fp2->nx = fpnew->nx;
	}
	/*
	 * If there's a new topmost chunk, lower __brkval instead.
	 */
	for (fp1 = __flp, fp2 = 0;
 20a:	00 97       	sbiw	r24, 0x00	; 0
 20c:	01 f0       	breq	.+0      	; 0x20e <free+0xde>
	     fp1->nx != 0;
	     fp2 = fp1, fp1 = fp1->nx)
 20e:	fe 01       	movw	r30, r28
 210:	ec 01       	movw	r28, r24
 212:	00 c0       	rjmp	.+0      	; 0x214 <free+0xe4>
		/* advance to entry just before end of list */;
	cp2 = (char *)&(fp1->nx);
 214:	ce 01       	movw	r24, r28
 216:	02 96       	adiw	r24, 0x02	; 2
	if (cp2 + fp1->sz == __brkval) {
 218:	28 81       	ld	r18, Y
 21a:	39 81       	ldd	r19, Y+1	; 0x01
 21c:	82 0f       	add	r24, r18
 21e:	93 1f       	adc	r25, r19
 220:	20 91 00 00 	lds	r18, 0x0000
 224:	30 91 00 00 	lds	r19, 0x0000
 228:	28 17       	cp	r18, r24
 22a:	39 07       	cpc	r19, r25
 22c:	01 f4       	brne	.+0      	; 0x22e <free+0xfe>
		if (fp2 == NULL)
 22e:	30 97       	sbiw	r30, 0x00	; 0
 230:	01 f4       	brne	.+0      	; 0x232 <free+0x102>
			/* Freelist is empty now. */
			__flp = NULL;
 232:	10 92 00 00 	sts	0x0000, r1
 236:	10 92 00 00 	sts	0x0000, r1
 23a:	00 c0       	rjmp	.+0      	; 0x23c <free+0x10c>
		else
			fp2->nx = NULL;
 23c:	13 82       	std	Z+3, r1	; 0x03
 23e:	12 82       	std	Z+2, r1	; 0x02
		__brkval = cp2 - sizeof(size_t);
 240:	d0 93 00 00 	sts	0x0000, r29
 244:	c0 93 00 00 	sts	0x0000, r28
	}
}
 248:	df 91       	pop	r29
 24a:	cf 91       	pop	r28
 24c:	08 95       	ret

realloc.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000744  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000cb8  00000000  00000000  00000778  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.avr-libc 000001d2  00000000  00000000  00001430  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .comment      00000012  00000000  00000000  00001602  2**0
                  CONTENTS, READONLY

Disassembly of section .text.avr-libc:

00000000 <realloc>:
#include <avr/io.h>

ATTRIBUTE_CLIB_SECTION
void *
realloc(void *ptr, size_t len)
{
   0:	6f 92       	push	r6
   2:	7f 92       	push	r7
   4:	8f 92       	push	r8
   6:	9f 92       	push	r9
   8:	af 92       	push	r10
   a:	bf 92       	push	r11
   c:	cf 92       	push	r12
   e:	df 92       	push	r13
  10:	ef 92       	push	r14
  12:	ff 92       	push	r15
  14:	0f 93       	push	r16
  16:	1f 93       	push	r17
  18:	cf 93       	push	r28
  1a:	df 93       	push	r29
  1c:	ec 01       	movw	r28, r24
  1e:	cb 01       	movw	r24, r22
	char *cp, *cp1;
	void *memp;
	size_t s, incr;

	/* Trivial case, required by C standard. */
	if (ptr == 0)
  20:	20 97       	sbiw	r28, 0x00	; 0
  22:	01 f4       	brne	.+0      	; 0x24 <realloc+0x24>
	if ((memp = malloc(len)) == 0)
		return 0;
	memcpy(memp, ptr, fp1->sz);
	free(ptr);
	return memp;
}
  24:	df 91       	pop	r29
  26:	cf 91       	pop	r28
  28:	1f 91       	pop	r17
  2a:	0f 91       	pop	r16
  2c:	ff 90       	pop	r15
  2e:	ef 90       	pop	r14
  30:	df 90       	pop	r13
  32:	cf 90       	pop	r12
  34:	bf 90       	pop	r11
  36:	af 90       	pop	r10
  38:	9f 90       	pop	r9
  3a:	8f 90       	pop	r8
  3c:	7f 90       	pop	r7
  3e:	6f 90       	pop	r6
	void *memp;
	size_t s, incr;

	/* Trivial case, required by C standard. */
	if (ptr == 0)
		return malloc(len);
  40:	0c 94 00 00 	jmp	0	; 0x0 <realloc>

	cp1 = (char *)ptr;
	cp1 -= sizeof(size_t);
	fp1 = (struct __freelist *)cp1;

	cp = (char *)ptr + len; /* new next pointer */
  44:	fe 01       	movw	r30, r28
  46:	e6 0f       	add	r30, r22
  48:	f7 1f       	adc	r31, r23
	/* Trivial case, required by C standard. */
	if (ptr == 0)
		return malloc(len);

	cp1 = (char *)ptr;
	cp1 -= sizeof(size_t);
  4a:	9e 01       	movw	r18, r28
  4c:	22 50       	subi	r18, 0x02	; 2
  4e:	31 09       	sbc	r19, r1
	fp1 = (struct __freelist *)cp1;

	cp = (char *)ptr + len; /* new next pointer */
	if (cp < cp1)
  50:	e2 17       	cp	r30, r18
  52:	f3 07       	cpc	r31, r19
  54:	00 f4       	brcc	.+0      	; 0x56 <realloc+0x56>
  56:	00 c0       	rjmp	.+0      	; 0x58 <realloc+0x58>
	 * we split off a chunk for the released portion, and call
	 * free() on it.  Therefore, we can only shrink if the new
	 * size is at least sizeof(struct __freelist) smaller than the
	 * previous size.
	 */
	if (len <= fp1->sz) {
  58:	d9 01       	movw	r26, r18
  5a:	0d 91       	ld	r16, X+
  5c:	1c 91       	ld	r17, X
  5e:	11 97       	sbiw	r26, 0x01	; 1
  60:	06 17       	cp	r16, r22
  62:	17 07       	cpc	r17, r23
  64:	00 f0       	brcs	.+0      	; 0x66 <realloc+0x66>
		/* The first test catches a possible unsigned int
		 * rollover condition. */
		if (fp1->sz <= sizeof(struct __freelist) ||
  66:	05 30       	cpi	r16, 0x05	; 5
  68:	11 05       	cpc	r17, r1
  6a:	00 f4       	brcc	.+0      	; 0x6c <realloc+0x6c>
  6c:	00 c0       	rjmp	.+0      	; 0x6e <realloc+0x6e>
		    len > fp1->sz - sizeof(struct __freelist))
  6e:	a8 01       	movw	r20, r16
  70:	44 50       	subi	r20, 0x04	; 4
  72:	51 09       	sbc	r21, r1
	 * previous size.
	 */
	if (len <= fp1->sz) {
		/* The first test catches a possible unsigned int
		 * rollover condition. */
		if (fp1->sz <= sizeof(struct __freelist) ||
  74:	46 17       	cp	r20, r22
  76:	57 07       	cpc	r21, r23
  78:	00 f4       	brcc	.+0      	; 0x7a <realloc+0x7a>
  7a:	00 c0       	rjmp	.+0      	; 0x7c <realloc+0x7c>
		    len > fp1->sz - sizeof(struct __freelist))
			return ptr;
		fp2 = (struct __freelist *)cp;
		fp2->sz = fp1->sz - len - sizeof(size_t);
  7c:	02 50       	subi	r16, 0x02	; 2
  7e:	11 09       	sbc	r17, r1
  80:	06 1b       	sub	r16, r22
  82:	17 0b       	sbc	r17, r23
  84:	01 93       	st	Z+, r16
  86:	11 93       	st	Z+, r17
		fp1->sz = len;
  88:	6d 93       	st	X+, r22
  8a:	7c 93       	st	X, r23
		free(&(fp2->nx));
  8c:	cf 01       	movw	r24, r30
  8e:	0e 94 00 00 	call	0	; 0x0 <realloc>
  92:	00 c0       	rjmp	.+0      	; 0x94 <realloc+0x94>

	/*
	 * If we get here, we are growing.  First, see whether there
	 * is space in the free list on top of our current chunk.
	 */
	incr = len - fp1->sz;
  94:	5b 01       	movw	r10, r22
  96:	a0 1a       	sub	r10, r16
  98:	b1 0a       	sbc	r11, r17
	cp = (char *)ptr + fp1->sz;
  9a:	4e 01       	movw	r8, r28
  9c:	80 0e       	add	r8, r16
  9e:	91 1e       	adc	r9, r17
	fp2 = (struct __freelist *)cp;
	for (s = 0, ofp3 = 0, fp3 = __flp;
  a0:	a0 91 00 00 	lds	r26, 0x0000
  a4:	b0 91 00 00 	lds	r27, 0x0000
  a8:	61 2c       	mov	r6, r1
  aa:	71 2c       	mov	r7, r1
  ac:	60 e0       	ldi	r22, 0x00	; 0
  ae:	70 e0       	ldi	r23, 0x00	; 0
  b0:	10 97       	sbiw	r26, 0x00	; 0
  b2:	01 f4       	brne	.+0      	; 0xb4 <realloc+0xb4>
  b4:	00 c0       	rjmp	.+0      	; 0xb6 <realloc+0xb6>
	     fp3;
	     ofp3 = fp3, fp3 = fp3->nx) {
		if (fp3 == fp2 && fp3->sz + sizeof(size_t) >= incr) {
  b6:	a8 15       	cp	r26, r8
  b8:	b9 05       	cpc	r27, r9
  ba:	01 f4       	brne	.+0      	; 0xbc <realloc+0xbc>
  bc:	ed 90       	ld	r14, X+
  be:	fc 90       	ld	r15, X
  c0:	11 97       	sbiw	r26, 0x01	; 1
  c2:	67 01       	movw	r12, r14
  c4:	42 e0       	ldi	r20, 0x02	; 2
  c6:	c4 0e       	add	r12, r20
  c8:	d1 1c       	adc	r13, r1
  ca:	ca 14       	cp	r12, r10
  cc:	db 04       	cpc	r13, r11
  ce:	00 f0       	brcs	.+0      	; 0xd0 <realloc+0xd0>
			/* found something that fits */
			if (fp3->sz + sizeof(size_t) - incr > sizeof(struct __freelist)) {
  d0:	47 01       	movw	r8, r14
  d2:	8a 18       	sub	r8, r10
  d4:	9b 08       	sbc	r9, r11
  d6:	64 01       	movw	r12, r8
  d8:	42 e0       	ldi	r20, 0x02	; 2
  da:	c4 0e       	add	r12, r20
  dc:	d1 1c       	adc	r13, r1
  de:	12 96       	adiw	r26, 0x02	; 2
  e0:	bc 90       	ld	r11, X
  e2:	12 97       	sbiw	r26, 0x02	; 2
  e4:	13 96       	adiw	r26, 0x03	; 3
  e6:	ac 91       	ld	r26, X
  e8:	b5 e0       	ldi	r27, 0x05	; 5
  ea:	cb 16       	cp	r12, r27
  ec:	d1 04       	cpc	r13, r1
  ee:	00 f0       	brcs	.+0      	; 0xf0 <realloc+0xf0>
				/* split off a new freelist entry */
				cp = (char *)ptr + len;
				fp2 = (struct __freelist *)cp;
				fp2->nx = fp3->nx;
  f0:	b2 82       	std	Z+2, r11	; 0x02
  f2:	a3 83       	std	Z+3, r26	; 0x03
				fp2->sz = fp3->sz - incr;
  f4:	91 82       	std	Z+1, r9	; 0x01
  f6:	80 82       	st	Z, r8
				fp1->sz = len;
  f8:	d9 01       	movw	r26, r18
  fa:	8d 93       	st	X+, r24
  fc:	9c 93       	st	X, r25
  fe:	00 c0       	rjmp	.+0      	; 0x100 <realloc+0x100>
			} else {
				/* it just fits, so use it entirely */
				fp1->sz += fp3->sz + sizeof(size_t);
 100:	0e 5f       	subi	r16, 0xFE	; 254
 102:	1f 4f       	sbci	r17, 0xFF	; 255
 104:	0e 0d       	add	r16, r14
 106:	1f 1d       	adc	r17, r15
 108:	f9 01       	movw	r30, r18
 10a:	11 83       	std	Z+1, r17	; 0x01
 10c:	00 83       	st	Z, r16
				fp2 = fp3->nx;
 10e:	eb 2d       	mov	r30, r11
 110:	fa 2f       	mov	r31, r26
			}
			if (ofp3)
 112:	61 15       	cp	r22, r1
 114:	71 05       	cpc	r23, r1
 116:	01 f0       	breq	.+0      	; 0x118 <realloc+0x118>
				ofp3->nx = fp2;
 118:	db 01       	movw	r26, r22
 11a:	13 96       	adiw	r26, 0x03	; 3
 11c:	fc 93       	st	X, r31
 11e:	ee 93       	st	-X, r30
 120:	12 97       	sbiw	r26, 0x02	; 2
 122:	00 c0       	rjmp	.+0      	; 0x124 <realloc+0x124>
			else
				__flp = fp2;
 124:	f0 93 00 00 	sts	0x0000, r31
 128:	e0 93 00 00 	sts	0x0000, r30
 12c:	00 c0       	rjmp	.+0      	; 0x12e <realloc+0x12e>
		}
		/*
		 * Find the largest chunk on the freelist while
		 * walking it.
		 */
		if (fp3->sz > s)
 12e:	6d 91       	ld	r22, X+
 130:	7c 91       	ld	r23, X
 132:	11 97       	sbiw	r26, 0x01	; 1
 134:	66 16       	cp	r6, r22
 136:	77 06       	cpc	r7, r23
 138:	00 f4       	brcc	.+0      	; 0x13a <realloc+0x13a>
 13a:	3b 01       	movw	r6, r22
	incr = len - fp1->sz;
	cp = (char *)ptr + fp1->sz;
	fp2 = (struct __freelist *)cp;
	for (s = 0, ofp3 = 0, fp3 = __flp;
	     fp3;
	     ofp3 = fp3, fp3 = fp3->nx) {
 13c:	bd 01       	movw	r22, r26
 13e:	12 96       	adiw	r26, 0x02	; 2
 140:	0d 90       	ld	r0, X+
 142:	bc 91       	ld	r27, X
 144:	a0 2d       	mov	r26, r0
 146:	00 c0       	rjmp	.+0      	; 0x148 <realloc+0x148>
	 * large enough chunk on the freelist that could be re-used
	 * (by a call to malloc() below), quickly extend the
	 * allocation area if possible, without need to copy the old
	 * data.
	 */
	if (__brkval == (char *)ptr + fp1->sz && len > s) {
 148:	60 91 00 00 	lds	r22, 0x0000
 14c:	70 91 00 00 	lds	r23, 0x0000
 150:	68 15       	cp	r22, r8
 152:	79 05       	cpc	r23, r9
 154:	01 f4       	brne	.+0      	; 0x156 <realloc+0x156>
 156:	68 16       	cp	r6, r24
 158:	79 06       	cpc	r7, r25
 15a:	00 f4       	brcc	.+0      	; 0x15c <realloc+0x15c>
		cp1 = __malloc_heap_end;
 15c:	40 91 00 00 	lds	r20, 0x0000
 160:	50 91 00 00 	lds	r21, 0x0000
		cp = (char *)ptr + len;
		if (cp1 == 0)
 164:	41 15       	cp	r20, r1
 166:	51 05       	cpc	r21, r1
 168:	01 f4       	brne	.+0      	; 0x16a <realloc+0x16a>
			cp1 = STACK_POINTER() - __malloc_margin;
 16a:	4d b7       	in	r20, 0x3d	; 61
 16c:	5e b7       	in	r21, 0x3e	; 62
 16e:	60 91 00 00 	lds	r22, 0x0000
 172:	70 91 00 00 	lds	r23, 0x0000
 176:	46 1b       	sub	r20, r22
 178:	57 0b       	sbc	r21, r23
		if (cp < cp1) {
 17a:	e4 17       	cp	r30, r20
 17c:	f5 07       	cpc	r31, r21
 17e:	00 f4       	brcc	.+0      	; 0x180 <realloc+0x180>
			__brkval = cp;
 180:	f0 93 00 00 	sts	0x0000, r31
 184:	e0 93 00 00 	sts	0x0000, r30
			fp1->sz = len;
 188:	f9 01       	movw	r30, r18
 18a:	91 83       	std	Z+1, r25	; 0x01
 18c:	80 83       	st	Z, r24
 18e:	00 c0       	rjmp	.+0      	; 0x190 <realloc+0x190>

	/*
	 * Call malloc() for a new chunk, then copy over the data, and
	 * release the old region.
	 */
	if ((memp = malloc(len)) == 0)
 190:	0e 94 00 00 	call	0	; 0x0 <realloc>
 194:	7c 01       	movw	r14, r24
 196:	00 97       	sbiw	r24, 0x00	; 0
 198:	01 f0       	breq	.+0      	; 0x19a <realloc+0x19a>
		return 0;
	memcpy(memp, ptr, fp1->sz);
 19a:	a8 01       	movw	r20, r16
 19c:	be 01       	movw	r22, r28
 19e:	0e 94 00 00 	call	0	; 0x0 <realloc>
	free(ptr);
 1a2:	ce 01       	movw	r24, r28
 1a4:	0e 94 00 00 	call	0	; 0x0 <realloc>
	return memp;
 1a8:	c7 01       	movw	r24, r14
 1aa:	00 c0       	rjmp	.+0      	; 0x1ac <realloc+0x1ac>
 1ac:	ce 01       	movw	r24, r28
 1ae:	00 c0       	rjmp	.+0      	; 0x1b0 <realloc+0x1b0>
 1b0:	80 e0       	ldi	r24, 0x00	; 0
 1b2:	90 e0       	ldi	r25, 0x00	; 0
}
 1b4:	df 91       	pop	r29
 1b6:	cf 91       	pop	r28
 1b8:	1f 91       	pop	r17
 1ba:	0f 91       	pop	r16
 1bc:	ff 90       	pop	r15
 1be:	ef 90       	pop	r14
 1c0:	df 90       	pop	r13
 1c2:	cf 90       	pop	r12
 1c4:	bf 90       	pop	r11
 1c6:	af 90       	pop	r10
 1c8:	9f 90       	pop	r9
 1ca:	8f 90       	pop	r8
 1cc:	7f 90       	pop	r7
 1ce:	6f 90       	pop	r6
 1d0:	08 95       	ret

CDC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000066c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      0000107f  00000000  00000000  000006a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  0000171f  2**0
                  CONTENTS, READONLY

HID.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000066c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      0000107f  00000000  00000000  000006a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  0000171f  2**0
                  CONTENTS, READONLY

HardwareSerial.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .group        00000008  00000000  00000000  00000034  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  1 .group        00000008  00000000  00000000  0000003c  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  2 .text         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000000  00000000  00000000  00000044  2**0
                  ALLOC
  5 .stab         00000fe4  00000000  00000000  00000044  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  6 .stabstr      0000175b  00000000  00000000  00001028  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .text._ZN14HardwareSerial9availableEv 00000028  00000000  00000000  00002783  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZN14HardwareSerial4peekEv 00000032  00000000  00000000  000027ab  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._ZN14HardwareSerial4readEv 00000040  00000000  00000000  000027dd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN14HardwareSerial5flushEv 00000016  00000000  00000000  0000281d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN14HardwareSerial5writeEh 0000007a  00000000  00000000  00002833  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._Z11serialEventv 00000002  00000000  00000000  000028ad  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.__vector_11 0000006c  00000000  00000000  000028af  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._Z14serialEventRunv 00000012  00000000  00000000  0000291b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__vector_12 0000006c  00000000  00000000  0000292d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN14HardwareSerialC2EP11ring_bufferS1_PVhS3_S3_S3_S3_S3_hhhhh 00000088  00000000  00000000  00002999  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN14HardwareSerial5beginEm 000000f6  00000000  00000000  00002a21  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN14HardwareSerial5beginEmh 00000100  00000000  00000000  00002b17  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN14HardwareSerial3endEv 000000aa  00000000  00000000  00002c17  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN14HardwareSerialcvbEv 00000004  00000000  00000000  00002cc1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.startup._GLOBAL__sub_I_rx_buffer 000000a8  00000000  00000000  00002cc5  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .ctors        00000002  00000000  00000000  00002d6e  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 23 .rodata._ZTV6Stream 00000010  00000000  00000000  00002d70  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 24 .rodata._ZTV14HardwareSerial 00000010  00000000  00000000  00002d80  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 25 .bss.Serial   00000022  00000000  00000000  00002d90  2**0
                  ALLOC
 26 .bss.tx_buffer 00000044  00000000  00000000  00002d90  2**0
                  ALLOC
 27 .bss.rx_buffer 00000044  00000000  00000000  00002d90  2**0
                  ALLOC
 28 .comment      00000012  00000000  00000000  00002d90  2**0
                  CONTENTS, READONLY

Disassembly of section .text._ZN14HardwareSerial9availableEv:

00000000 <_ZN14HardwareSerial9availableEv>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
   0:	fc 01       	movw	r30, r24
   2:	24 85       	ldd	r18, Z+12	; 0x0c
   4:	35 85       	ldd	r19, Z+13	; 0x0d
   6:	f9 01       	movw	r30, r18
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
   8:	e0 5c       	subi	r30, 0xC0	; 192
   a:	ff 4f       	sbci	r31, 0xFF	; 255
   c:	80 81       	ld	r24, Z
   e:	91 81       	ldd	r25, Z+1	; 0x01
  10:	32 96       	adiw	r30, 0x02	; 2
  12:	20 81       	ld	r18, Z
  14:	31 81       	ldd	r19, Z+1	; 0x01
  16:	80 5c       	subi	r24, 0xC0	; 192
  18:	9f 4f       	sbci	r25, 0xFF	; 255
  1a:	82 1b       	sub	r24, r18
  1c:	93 0b       	sbc	r25, r19
  1e:	60 e4       	ldi	r22, 0x40	; 64

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	0e 94 00 00 	call	0	; 0x0 <_ZN14HardwareSerial9availableEv>
  26:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial4peekEv:

00000028 <_ZN14HardwareSerial4peekEv>:
  28:	fc 01       	movw	r30, r24
  2a:	84 85       	ldd	r24, Z+12	; 0x0c
{
  _rx_buffer = rx_buffer;
  2c:	95 85       	ldd	r25, Z+13	; 0x0d
  2e:	fc 01       	movw	r30, r24
  30:	e0 5c       	subi	r30, 0xC0	; 192
  32:	ff 4f       	sbci	r31, 0xFF	; 255
  34:	40 81       	ld	r20, Z
  36:	51 81       	ldd	r21, Z+1	; 0x01
  _tx_buffer = tx_buffer;
  38:	32 96       	adiw	r30, 0x02	; 2
  3a:	20 81       	ld	r18, Z
  3c:	31 81       	ldd	r19, Z+1	; 0x01
  3e:	42 17       	cp	r20, r18
  40:	53 07       	cpc	r21, r19
  42:	01 f0       	breq	.+0      	; 0x44 <_ZN14HardwareSerial4peekEv+0x1c>
  _ubrrh = ubrrh;
  44:	01 90       	ld	r0, Z+
  46:	f0 81       	ld	r31, Z
  48:	e0 2d       	mov	r30, r0
  4a:	e8 0f       	add	r30, r24
  4c:	f9 1f       	adc	r31, r25
  4e:	80 81       	ld	r24, Z
  _ubrrl = ubrrl;
  50:	90 e0       	ldi	r25, 0x00	; 0
  52:	08 95       	ret
  54:	8f ef       	ldi	r24, 0xFF	; 255
  56:	9f ef       	ldi	r25, 0xFF	; 255
  58:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial4readEv:

00000082 <_ZN14HardwareSerial4readEv>:
  _ucsra = ucsra;
  _ucsrb = ucsrb;
  _ucsrc = ucsrc;
  _udr = udr;
  82:	fc 01       	movw	r30, r24
  84:	84 85       	ldd	r24, Z+12	; 0x0c
  86:	95 85       	ldd	r25, Z+13	; 0x0d
  _rxen = rxen;
  88:	fc 01       	movw	r30, r24
  8a:	e0 5c       	subi	r30, 0xC0	; 192
  8c:	ff 4f       	sbci	r31, 0xFF	; 255
  _txen = txen;
  8e:	40 81       	ld	r20, Z
  90:	51 81       	ldd	r21, Z+1	; 0x01
  92:	32 96       	adiw	r30, 0x02	; 2
  _rxcie = rxcie;
  94:	20 81       	ld	r18, Z
  96:	31 81       	ldd	r19, Z+1	; 0x01
  98:	42 17       	cp	r20, r18
  _udrie = udrie;
  9a:	53 07       	cpc	r21, r19
  9c:	01 f0       	breq	.+0      	; 0x9e <_ZN14HardwareSerial4readEv+0x1c>
  9e:	a0 81       	ld	r26, Z
  _u2x = u2x;
  a0:	b1 81       	ldd	r27, Z+1	; 0x01
  a2:	a8 0f       	add	r26, r24
  a4:	b9 1f       	adc	r27, r25
  a6:	8c 91       	ld	r24, X
  a8:	20 81       	ld	r18, Z
  aa:	31 81       	ldd	r19, Z+1	; 0x01
  ac:	2f 5f       	subi	r18, 0xFF	; 255
  ae:	3f 4f       	sbci	r19, 0xFF	; 255
  b0:	2f 73       	andi	r18, 0x3F	; 63
  b2:	33 27       	eor	r19, r19
  b4:	31 83       	std	Z+1, r19	; 0x01
  b6:	20 83       	st	Z, r18
  b8:	90 e0       	ldi	r25, 0x00	; 0
  ba:	08 95       	ret
  bc:	8f ef       	ldi	r24, 0xFF	; 255
  be:	9f ef       	ldi	r25, 0xFF	; 255
  c0:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5flushEv:

00000144 <_ZN14HardwareSerial5flushEv>:
 144:	fc 01       	movw	r30, r24
 146:	81 a1       	ldd	r24, Z+33	; 0x21
 148:	88 23       	and	r24, r24
 14a:	01 f0       	breq	.+0      	; 0x14c <_ZN14HardwareSerial5flushEv+0x8>
 14c:	a4 89       	ldd	r26, Z+20	; 0x14
 14e:	b5 89       	ldd	r27, Z+21	; 0x15
 150:	8c 91       	ld	r24, X
 152:	86 ff       	sbrs	r24, 6
 154:	00 c0       	rjmp	.+0      	; 0x156 <_ZN14HardwareSerial5flushEv+0x12>
 156:	11 a2       	std	Z+33, r1	; 0x21
 158:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5writeEh:

0000029e <_ZN14HardwareSerial5writeEh>:
 29e:	cf 93       	push	r28
 2a0:	df 93       	push	r29
 2a2:	fc 01       	movw	r30, r24
 2a4:	26 85       	ldd	r18, Z+14	; 0x0e
 2a6:	37 85       	ldd	r19, Z+15	; 0x0f
 2a8:	d9 01       	movw	r26, r18
 2aa:	a0 5c       	subi	r26, 0xC0	; 192
 2ac:	bf 4f       	sbci	r27, 0xFF	; 255
 2ae:	8d 91       	ld	r24, X+
 2b0:	9c 91       	ld	r25, X
 2b2:	11 97       	sbiw	r26, 0x01	; 1
 2b4:	01 96       	adiw	r24, 0x01	; 1
 2b6:	8f 73       	andi	r24, 0x3F	; 63
 2b8:	99 27       	eor	r25, r25
 2ba:	e9 01       	movw	r28, r18
 2bc:	ce 5b       	subi	r28, 0xBE	; 190
 2be:	df 4f       	sbci	r29, 0xFF	; 255
 2c0:	48 81       	ld	r20, Y
 2c2:	59 81       	ldd	r21, Y+1	; 0x01
 2c4:	84 17       	cp	r24, r20
 2c6:	95 07       	cpc	r25, r21
 2c8:	01 f0       	breq	.+0      	; 0x2ca <_ZN14HardwareSerial5writeEh+0x2c>
 2ca:	0d 90       	ld	r0, X+
 2cc:	bc 91       	ld	r27, X
 2ce:	a0 2d       	mov	r26, r0
 2d0:	a2 0f       	add	r26, r18
 2d2:	b3 1f       	adc	r27, r19
 2d4:	6c 93       	st	X, r22
 2d6:	a6 85       	ldd	r26, Z+14	; 0x0e
 2d8:	b7 85       	ldd	r27, Z+15	; 0x0f
 2da:	a0 5c       	subi	r26, 0xC0	; 192
 2dc:	bf 4f       	sbci	r27, 0xFF	; 255
 2de:	11 96       	adiw	r26, 0x01	; 1
 2e0:	9c 93       	st	X, r25
 2e2:	8e 93       	st	-X, r24
 2e4:	a6 89       	ldd	r26, Z+22	; 0x16
 2e6:	b7 89       	ldd	r27, Z+23	; 0x17
 2e8:	2c 91       	ld	r18, X
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	07 8c       	ldd	r0, Z+31	; 0x1f
 2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <_ZN14HardwareSerial5writeEh+0x54>
 2f2:	88 0f       	add	r24, r24
 2f4:	99 1f       	adc	r25, r25
 2f6:	0a 94       	dec	r0
 2f8:	02 f4       	brpl	.+0      	; 0x2fa <_ZN14HardwareSerial5writeEh+0x5c>
 2fa:	28 2b       	or	r18, r24
 2fc:	2c 93       	st	X, r18
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	81 a3       	std	Z+33, r24	; 0x21
 302:	04 88       	ldd	r0, Z+20	; 0x14
 304:	f5 89       	ldd	r31, Z+21	; 0x15
 306:	e0 2d       	mov	r30, r0
 308:	80 81       	ld	r24, Z
 30a:	80 64       	ori	r24, 0x40	; 64
 30c:	80 83       	st	Z, r24
 30e:	81 e0       	ldi	r24, 0x01	; 1
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	df 91       	pop	r29
 314:	cf 91       	pop	r28
 316:	08 95       	ret

Disassembly of section .text._Z11serialEventv:

000005b6 <_Z11serialEventv>:
 5b6:	08 95       	ret

Disassembly of section .text.__vector_11:

00000b6e <__vector_11>:
 b6e:	1f 92       	push	r1
 b70:	0f 92       	push	r0
 b72:	0f b6       	in	r0, 0x3f	; 63
 b74:	0f 92       	push	r0
 b76:	11 24       	eor	r1, r1
 b78:	2f 93       	push	r18
 b7a:	3f 93       	push	r19
 b7c:	4f 93       	push	r20
 b7e:	8f 93       	push	r24
 b80:	9f 93       	push	r25
 b82:	ef 93       	push	r30
 b84:	ff 93       	push	r31
 b86:	5a 99       	sbic	0x0b, 2	; 11
 b88:	00 c0       	rjmp	.+0      	; 0xb8a <__vector_11+0x1c>
 b8a:	4c b1       	in	r20, 0x0c	; 12
 b8c:	80 91 00 00 	lds	r24, 0x0000
 b90:	90 91 00 00 	lds	r25, 0x0000
 b94:	01 96       	adiw	r24, 0x01	; 1
 b96:	8f 73       	andi	r24, 0x3F	; 63
 b98:	99 27       	eor	r25, r25
 b9a:	20 91 00 00 	lds	r18, 0x0000
 b9e:	30 91 00 00 	lds	r19, 0x0000
 ba2:	82 17       	cp	r24, r18
 ba4:	93 07       	cpc	r25, r19
 ba6:	01 f0       	breq	.+0      	; 0xba8 <__vector_11+0x3a>
 ba8:	e0 91 00 00 	lds	r30, 0x0000
 bac:	f0 91 00 00 	lds	r31, 0x0000
 bb0:	e0 50       	subi	r30, 0x00	; 0
 bb2:	f0 40       	sbci	r31, 0x00	; 0
 bb4:	40 83       	st	Z, r20
 bb6:	90 93 00 00 	sts	0x0000, r25
 bba:	80 93 00 00 	sts	0x0000, r24
 bbe:	00 c0       	rjmp	.+0      	; 0xbc0 <__vector_11+0x52>
 bc0:	8c b1       	in	r24, 0x0c	; 12
 bc2:	ff 91       	pop	r31
 bc4:	ef 91       	pop	r30
 bc6:	9f 91       	pop	r25
 bc8:	8f 91       	pop	r24
 bca:	4f 91       	pop	r20
 bcc:	3f 91       	pop	r19
 bce:	2f 91       	pop	r18
 bd0:	0f 90       	pop	r0
 bd2:	0f be       	out	0x3f, r0	; 63
 bd4:	0f 90       	pop	r0
 bd6:	1f 90       	pop	r1
 bd8:	18 95       	reti

Disassembly of section .text._Z14serialEventRunv:

00001748 <_Z14serialEventRunv>:
    1748:	80 e0       	ldi	r24, 0x00	; 0
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    1750:	89 2b       	or	r24, r25
    1752:	01 f0       	breq	.+0      	; 0x1754 <_Z14serialEventRunv+0xc>
    1754:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
    1758:	08 95       	ret

Disassembly of section .text.__vector_12:

00002ea2 <__vector_12>:
    2ea2:	1f 92       	push	r1
    2ea4:	0f 92       	push	r0
    2ea6:	0f b6       	in	r0, 0x3f	; 63
    2ea8:	0f 92       	push	r0
    2eaa:	11 24       	eor	r1, r1
    2eac:	2f 93       	push	r18
    2eae:	3f 93       	push	r19
    2eb0:	8f 93       	push	r24
    2eb2:	9f 93       	push	r25
    2eb4:	ef 93       	push	r30
    2eb6:	ff 93       	push	r31
    2eb8:	20 91 00 00 	lds	r18, 0x0000
    2ebc:	30 91 00 00 	lds	r19, 0x0000
    2ec0:	80 91 00 00 	lds	r24, 0x0000
    2ec4:	90 91 00 00 	lds	r25, 0x0000
    2ec8:	28 17       	cp	r18, r24
    2eca:	39 07       	cpc	r19, r25
    2ecc:	01 f4       	brne	.+0      	; 0x2ece <__vector_12+0x2c>
    2ece:	55 98       	cbi	0x0a, 5	; 10
    2ed0:	00 c0       	rjmp	.+0      	; 0x2ed2 <__vector_12+0x30>
    2ed2:	e0 91 00 00 	lds	r30, 0x0000
    2ed6:	f0 91 00 00 	lds	r31, 0x0000
    2eda:	e0 50       	subi	r30, 0x00	; 0
    2edc:	f0 40       	sbci	r31, 0x00	; 0
    2ede:	20 81       	ld	r18, Z
    2ee0:	80 91 00 00 	lds	r24, 0x0000
    2ee4:	90 91 00 00 	lds	r25, 0x0000
    2ee8:	01 96       	adiw	r24, 0x01	; 1
    2eea:	8f 73       	andi	r24, 0x3F	; 63
    2eec:	99 27       	eor	r25, r25
    2eee:	90 93 00 00 	sts	0x0000, r25
    2ef2:	80 93 00 00 	sts	0x0000, r24
    2ef6:	2c b9       	out	0x0c, r18	; 12
    2ef8:	ff 91       	pop	r31
    2efa:	ef 91       	pop	r30
    2efc:	9f 91       	pop	r25
    2efe:	8f 91       	pop	r24
    2f00:	3f 91       	pop	r19
    2f02:	2f 91       	pop	r18
    2f04:	0f 90       	pop	r0
    2f06:	0f be       	out	0x3f, r0	; 63
    2f08:	0f 90       	pop	r0
    2f0a:	1f 90       	pop	r1
    2f0c:	18 95       	reti

Disassembly of section .text._ZN14HardwareSerialC2EP11ring_bufferS1_PVhS3_S3_S3_S3_S3_hhhhh:

00005db0 <_ZN14HardwareSerialC1EP11ring_bufferS1_PVhS3_S3_S3_S3_S3_hhhhh>:
    5db0:	8f 92       	push	r8
    5db2:	9f 92       	push	r9
    5db4:	af 92       	push	r10
    5db6:	bf 92       	push	r11
    5db8:	cf 92       	push	r12
    5dba:	df 92       	push	r13
    5dbc:	ef 92       	push	r14
    5dbe:	ff 92       	push	r15
    5dc0:	0f 93       	push	r16
    5dc2:	1f 93       	push	r17
    5dc4:	cf 93       	push	r28
    5dc6:	df 93       	push	r29
    5dc8:	cd b7       	in	r28, 0x3d	; 61
    5dca:	de b7       	in	r29, 0x3e	; 62
    5dcc:	fc 01       	movw	r30, r24
    5dce:	13 82       	std	Z+3, r1	; 0x03
    5dd0:	12 82       	std	Z+2, r1	; 0x02
    5dd2:	88 ee       	ldi	r24, 0xE8	; 232
    5dd4:	93 e0       	ldi	r25, 0x03	; 3
    5dd6:	a0 e0       	ldi	r26, 0x00	; 0
    5dd8:	b0 e0       	ldi	r27, 0x00	; 0
    5dda:	84 83       	std	Z+4, r24	; 0x04
    5ddc:	95 83       	std	Z+5, r25	; 0x05
    5dde:	a6 83       	std	Z+6, r26	; 0x06
    5de0:	b7 83       	std	Z+7, r27	; 0x07
    5de2:	80 e0       	ldi	r24, 0x00	; 0
    5de4:	90 e0       	ldi	r25, 0x00	; 0
    5de6:	91 83       	std	Z+1, r25	; 0x01
    5de8:	80 83       	st	Z, r24
    5dea:	75 87       	std	Z+13, r23	; 0x0d
    5dec:	64 87       	std	Z+12, r22	; 0x0c
    5dee:	57 87       	std	Z+15, r21	; 0x0f
    5df0:	46 87       	std	Z+14, r20	; 0x0e
    5df2:	31 8b       	std	Z+17, r19	; 0x11
    5df4:	20 8b       	std	Z+16, r18	; 0x10
    5df6:	13 8b       	std	Z+19, r17	; 0x13
    5df8:	02 8b       	std	Z+18, r16	; 0x12
    5dfa:	f5 8a       	std	Z+21, r15	; 0x15
    5dfc:	e4 8a       	std	Z+20, r14	; 0x14
    5dfe:	d7 8a       	std	Z+23, r13	; 0x17
    5e00:	c6 8a       	std	Z+22, r12	; 0x16
    5e02:	b1 8e       	std	Z+25, r11	; 0x19
    5e04:	a0 8e       	std	Z+24, r10	; 0x18
    5e06:	93 8e       	std	Z+27, r9	; 0x1b
    5e08:	82 8e       	std	Z+26, r8	; 0x1a
    5e0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    5e0c:	84 8f       	std	Z+28, r24	; 0x1c
    5e0e:	88 89       	ldd	r24, Y+16	; 0x10
    5e10:	85 8f       	std	Z+29, r24	; 0x1d
    5e12:	89 89       	ldd	r24, Y+17	; 0x11
    5e14:	86 8f       	std	Z+30, r24	; 0x1e
    5e16:	8a 89       	ldd	r24, Y+18	; 0x12
    5e18:	87 8f       	std	Z+31, r24	; 0x1f
    5e1a:	8b 89       	ldd	r24, Y+19	; 0x13
    5e1c:	80 a3       	std	Z+32, r24	; 0x20
    5e1e:	df 91       	pop	r29
    5e20:	cf 91       	pop	r28
    5e22:	1f 91       	pop	r17
    5e24:	0f 91       	pop	r16
    5e26:	ff 90       	pop	r15
    5e28:	ef 90       	pop	r14
    5e2a:	df 90       	pop	r13
    5e2c:	cf 90       	pop	r12
    5e2e:	bf 90       	pop	r11
    5e30:	af 90       	pop	r10
    5e32:	9f 90       	pop	r9
    5e34:	8f 90       	pop	r8
    5e36:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5beginEm:

0000bbe8 <_ZN14HardwareSerial5beginEm>:
    bbe8:	cf 92       	push	r12
    bbea:	df 92       	push	r13
    bbec:	ef 92       	push	r14
    bbee:	ff 92       	push	r15
    bbf0:	cf 93       	push	r28
    bbf2:	df 93       	push	r29
    bbf4:	ec 01       	movw	r28, r24
    bbf6:	6a 01       	movw	r12, r20
    bbf8:	7b 01       	movw	r14, r22
    bbfa:	ec 89       	ldd	r30, Y+20	; 0x14
    bbfc:	fd 89       	ldd	r31, Y+21	; 0x15
    bbfe:	81 e0       	ldi	r24, 0x01	; 1
    bc00:	90 e0       	ldi	r25, 0x00	; 0
    bc02:	08 a0       	ldd	r0, Y+32	; 0x20
    bc04:	00 c0       	rjmp	.+0      	; 0xbc06 <_ZN14HardwareSerial5beginEm+0x1e>
    bc06:	88 0f       	add	r24, r24
    bc08:	99 1f       	adc	r25, r25
    bc0a:	0a 94       	dec	r0
    bc0c:	02 f4       	brpl	.+0      	; 0xbc0e <_ZN14HardwareSerial5beginEm+0x26>
    bc0e:	80 83       	st	Z, r24
    bc10:	60 e9       	ldi	r22, 0x90	; 144
    bc12:	70 ed       	ldi	r23, 0xD0	; 208
    bc14:	83 e0       	ldi	r24, 0x03	; 3
    bc16:	90 e0       	ldi	r25, 0x00	; 0
    bc18:	a7 01       	movw	r20, r14
    bc1a:	96 01       	movw	r18, r12
    bc1c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    bc20:	21 50       	subi	r18, 0x01	; 1
    bc22:	31 09       	sbc	r19, r1
    bc24:	41 09       	sbc	r20, r1
    bc26:	51 09       	sbc	r21, r1
    bc28:	56 95       	lsr	r21
    bc2a:	47 95       	ror	r20
    bc2c:	37 95       	ror	r19
    bc2e:	27 95       	ror	r18
    bc30:	21 15       	cp	r18, r1
    bc32:	80 e1       	ldi	r24, 0x10	; 16
    bc34:	38 07       	cpc	r19, r24
    bc36:	00 f0       	brcs	.+0      	; 0xbc38 <_ZN14HardwareSerial5beginEm+0x50>
    bc38:	ec 89       	ldd	r30, Y+20	; 0x14
    bc3a:	fd 89       	ldd	r31, Y+21	; 0x15
    bc3c:	10 82       	st	Z, r1
    bc3e:	68 e4       	ldi	r22, 0x48	; 72
    bc40:	78 ee       	ldi	r23, 0xE8	; 232
    bc42:	81 e0       	ldi	r24, 0x01	; 1
    bc44:	90 e0       	ldi	r25, 0x00	; 0
    bc46:	a7 01       	movw	r20, r14
    bc48:	96 01       	movw	r18, r12
    bc4a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    bc4e:	21 50       	subi	r18, 0x01	; 1
    bc50:	31 09       	sbc	r19, r1
    bc52:	41 09       	sbc	r20, r1
    bc54:	51 09       	sbc	r21, r1
    bc56:	56 95       	lsr	r21
    bc58:	47 95       	ror	r20
    bc5a:	37 95       	ror	r19
    bc5c:	27 95       	ror	r18
    bc5e:	e8 89       	ldd	r30, Y+16	; 0x10
    bc60:	f9 89       	ldd	r31, Y+17	; 0x11
    bc62:	30 83       	st	Z, r19
    bc64:	ea 89       	ldd	r30, Y+18	; 0x12
    bc66:	fb 89       	ldd	r31, Y+19	; 0x13
    bc68:	20 83       	st	Z, r18
    bc6a:	19 a2       	std	Y+33, r1	; 0x21
    bc6c:	ee 89       	ldd	r30, Y+22	; 0x16
    bc6e:	ff 89       	ldd	r31, Y+23	; 0x17
    bc70:	40 81       	ld	r20, Z
    bc72:	81 e0       	ldi	r24, 0x01	; 1
    bc74:	90 e0       	ldi	r25, 0x00	; 0
    bc76:	9c 01       	movw	r18, r24
    bc78:	0c 8c       	ldd	r0, Y+28	; 0x1c
    bc7a:	00 c0       	rjmp	.+0      	; 0xbc7c <_ZN14HardwareSerial5beginEm+0x94>
    bc7c:	22 0f       	add	r18, r18
    bc7e:	33 1f       	adc	r19, r19
    bc80:	0a 94       	dec	r0
    bc82:	02 f4       	brpl	.+0      	; 0xbc84 <_ZN14HardwareSerial5beginEm+0x9c>
    bc84:	42 2b       	or	r20, r18
    bc86:	40 83       	st	Z, r20
    bc88:	ee 89       	ldd	r30, Y+22	; 0x16
    bc8a:	ff 89       	ldd	r31, Y+23	; 0x17
    bc8c:	40 81       	ld	r20, Z
    bc8e:	9c 01       	movw	r18, r24
    bc90:	0d 8c       	ldd	r0, Y+29	; 0x1d
    bc92:	00 c0       	rjmp	.+0      	; 0xbc94 <_ZN14HardwareSerial5beginEm+0xac>
    bc94:	22 0f       	add	r18, r18
    bc96:	33 1f       	adc	r19, r19
    bc98:	0a 94       	dec	r0
    bc9a:	02 f4       	brpl	.+0      	; 0xbc9c <_ZN14HardwareSerial5beginEm+0xb4>
    bc9c:	42 2b       	or	r20, r18
    bc9e:	40 83       	st	Z, r20
    bca0:	ee 89       	ldd	r30, Y+22	; 0x16
    bca2:	ff 89       	ldd	r31, Y+23	; 0x17
    bca4:	40 81       	ld	r20, Z
    bca6:	9c 01       	movw	r18, r24
    bca8:	0e 8c       	ldd	r0, Y+30	; 0x1e
    bcaa:	00 c0       	rjmp	.+0      	; 0xbcac <_ZN14HardwareSerial5beginEm+0xc4>
    bcac:	22 0f       	add	r18, r18
    bcae:	33 1f       	adc	r19, r19
    bcb0:	0a 94       	dec	r0
    bcb2:	02 f4       	brpl	.+0      	; 0xbcb4 <_ZN14HardwareSerial5beginEm+0xcc>
    bcb4:	42 2b       	or	r20, r18
    bcb6:	40 83       	st	Z, r20
    bcb8:	ee 89       	ldd	r30, Y+22	; 0x16
    bcba:	ff 89       	ldd	r31, Y+23	; 0x17
    bcbc:	20 81       	ld	r18, Z
    bcbe:	0f 8c       	ldd	r0, Y+31	; 0x1f
    bcc0:	00 c0       	rjmp	.+0      	; 0xbcc2 <_ZN14HardwareSerial5beginEm+0xda>
    bcc2:	88 0f       	add	r24, r24
    bcc4:	99 1f       	adc	r25, r25
    bcc6:	0a 94       	dec	r0
    bcc8:	02 f4       	brpl	.+0      	; 0xbcca <_ZN14HardwareSerial5beginEm+0xe2>
    bcca:	80 95       	com	r24
    bccc:	82 23       	and	r24, r18
    bcce:	80 83       	st	Z, r24
    bcd0:	df 91       	pop	r29
    bcd2:	cf 91       	pop	r28
    bcd4:	ff 90       	pop	r15
    bcd6:	ef 90       	pop	r14
    bcd8:	df 90       	pop	r13
    bcda:	cf 90       	pop	r12
    bcdc:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5beginEmh:

000178c6 <_ZN14HardwareSerial5beginEmh>:
   178c6:	bf 92       	push	r11
   178c8:	cf 92       	push	r12
   178ca:	df 92       	push	r13
   178cc:	ef 92       	push	r14
   178ce:	ff 92       	push	r15
   178d0:	cf 93       	push	r28
   178d2:	df 93       	push	r29
   178d4:	ec 01       	movw	r28, r24
   178d6:	6a 01       	movw	r12, r20
   178d8:	7b 01       	movw	r14, r22
   178da:	b2 2e       	mov	r11, r18
   178dc:	ec 89       	ldd	r30, Y+20	; 0x14
   178de:	fd 89       	ldd	r31, Y+21	; 0x15
   178e0:	81 e0       	ldi	r24, 0x01	; 1
   178e2:	90 e0       	ldi	r25, 0x00	; 0
   178e4:	08 a0       	ldd	r0, Y+32	; 0x20
   178e6:	00 c0       	rjmp	.+0      	; 0x178e8 <_ZN14HardwareSerial5beginEmh+0x22>
   178e8:	88 0f       	add	r24, r24
   178ea:	99 1f       	adc	r25, r25
   178ec:	0a 94       	dec	r0
   178ee:	02 f4       	brpl	.+0      	; 0x178f0 <_ZN14HardwareSerial5beginEmh+0x2a>
   178f0:	80 83       	st	Z, r24
   178f2:	60 e9       	ldi	r22, 0x90	; 144
   178f4:	70 ed       	ldi	r23, 0xD0	; 208
   178f6:	83 e0       	ldi	r24, 0x03	; 3
   178f8:	90 e0       	ldi	r25, 0x00	; 0
   178fa:	a7 01       	movw	r20, r14
   178fc:	96 01       	movw	r18, r12
   178fe:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   17902:	21 50       	subi	r18, 0x01	; 1
   17904:	31 09       	sbc	r19, r1
   17906:	41 09       	sbc	r20, r1
   17908:	51 09       	sbc	r21, r1
   1790a:	56 95       	lsr	r21
   1790c:	47 95       	ror	r20
   1790e:	37 95       	ror	r19
   17910:	27 95       	ror	r18
   17912:	21 15       	cp	r18, r1
   17914:	80 e1       	ldi	r24, 0x10	; 16
   17916:	38 07       	cpc	r19, r24
   17918:	00 f0       	brcs	.+0      	; 0x1791a <_ZN14HardwareSerial5beginEmh+0x54>
   1791a:	ec 89       	ldd	r30, Y+20	; 0x14
   1791c:	fd 89       	ldd	r31, Y+21	; 0x15
   1791e:	10 82       	st	Z, r1
   17920:	68 e4       	ldi	r22, 0x48	; 72
   17922:	78 ee       	ldi	r23, 0xE8	; 232
   17924:	81 e0       	ldi	r24, 0x01	; 1
   17926:	90 e0       	ldi	r25, 0x00	; 0
   17928:	a7 01       	movw	r20, r14
   1792a:	96 01       	movw	r18, r12
   1792c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   17930:	21 50       	subi	r18, 0x01	; 1
   17932:	31 09       	sbc	r19, r1
   17934:	41 09       	sbc	r20, r1
   17936:	51 09       	sbc	r21, r1
   17938:	56 95       	lsr	r21
   1793a:	47 95       	ror	r20
   1793c:	37 95       	ror	r19
   1793e:	27 95       	ror	r18
   17940:	e8 89       	ldd	r30, Y+16	; 0x10
   17942:	f9 89       	ldd	r31, Y+17	; 0x11
   17944:	30 83       	st	Z, r19
   17946:	ea 89       	ldd	r30, Y+18	; 0x12
   17948:	fb 89       	ldd	r31, Y+19	; 0x13
   1794a:	20 83       	st	Z, r18
   1794c:	e8 8d       	ldd	r30, Y+24	; 0x18
   1794e:	f9 8d       	ldd	r31, Y+25	; 0x19
   17950:	b0 82       	st	Z, r11
   17952:	ee 89       	ldd	r30, Y+22	; 0x16
   17954:	ff 89       	ldd	r31, Y+23	; 0x17
   17956:	40 81       	ld	r20, Z
   17958:	81 e0       	ldi	r24, 0x01	; 1
   1795a:	90 e0       	ldi	r25, 0x00	; 0
   1795c:	9c 01       	movw	r18, r24
   1795e:	0c 8c       	ldd	r0, Y+28	; 0x1c
   17960:	00 c0       	rjmp	.+0      	; 0x17962 <_ZN14HardwareSerial5beginEmh+0x9c>
   17962:	22 0f       	add	r18, r18
   17964:	33 1f       	adc	r19, r19
   17966:	0a 94       	dec	r0
   17968:	02 f4       	brpl	.+0      	; 0x1796a <_ZN14HardwareSerial5beginEmh+0xa4>
   1796a:	42 2b       	or	r20, r18
   1796c:	40 83       	st	Z, r20
   1796e:	ee 89       	ldd	r30, Y+22	; 0x16
   17970:	ff 89       	ldd	r31, Y+23	; 0x17
   17972:	40 81       	ld	r20, Z
   17974:	9c 01       	movw	r18, r24
   17976:	0d 8c       	ldd	r0, Y+29	; 0x1d
   17978:	00 c0       	rjmp	.+0      	; 0x1797a <_ZN14HardwareSerial5beginEmh+0xb4>
   1797a:	22 0f       	add	r18, r18
   1797c:	33 1f       	adc	r19, r19
   1797e:	0a 94       	dec	r0
   17980:	02 f4       	brpl	.+0      	; 0x17982 <_ZN14HardwareSerial5beginEmh+0xbc>
   17982:	42 2b       	or	r20, r18
   17984:	40 83       	st	Z, r20
   17986:	ee 89       	ldd	r30, Y+22	; 0x16
   17988:	ff 89       	ldd	r31, Y+23	; 0x17
   1798a:	40 81       	ld	r20, Z
   1798c:	9c 01       	movw	r18, r24
   1798e:	0e 8c       	ldd	r0, Y+30	; 0x1e
   17990:	00 c0       	rjmp	.+0      	; 0x17992 <_ZN14HardwareSerial5beginEmh+0xcc>
   17992:	22 0f       	add	r18, r18
   17994:	33 1f       	adc	r19, r19
   17996:	0a 94       	dec	r0
   17998:	02 f4       	brpl	.+0      	; 0x1799a <_ZN14HardwareSerial5beginEmh+0xd4>
   1799a:	42 2b       	or	r20, r18
   1799c:	40 83       	st	Z, r20
   1799e:	ee 89       	ldd	r30, Y+22	; 0x16
   179a0:	ff 89       	ldd	r31, Y+23	; 0x17
   179a2:	20 81       	ld	r18, Z
   179a4:	0f 8c       	ldd	r0, Y+31	; 0x1f
   179a6:	00 c0       	rjmp	.+0      	; 0x179a8 <_ZN14HardwareSerial5beginEmh+0xe2>
   179a8:	88 0f       	add	r24, r24
   179aa:	99 1f       	adc	r25, r25
   179ac:	0a 94       	dec	r0
   179ae:	02 f4       	brpl	.+0      	; 0x179b0 <_ZN14HardwareSerial5beginEmh+0xea>
   179b0:	80 95       	com	r24
   179b2:	82 23       	and	r24, r18
   179b4:	80 83       	st	Z, r24
   179b6:	df 91       	pop	r29
   179b8:	cf 91       	pop	r28
   179ba:	ff 90       	pop	r15
   179bc:	ef 90       	pop	r14
   179be:	df 90       	pop	r13
   179c0:	cf 90       	pop	r12
   179c2:	bf 90       	pop	r11
   179c4:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial3endEv:

0002f28c <_ZN14HardwareSerial3endEv>:
   2f28c:	cf 93       	push	r28
   2f28e:	df 93       	push	r29
   2f290:	fc 01       	movw	r30, r24
   2f292:	86 85       	ldd	r24, Z+14	; 0x0e
   2f294:	97 85       	ldd	r25, Z+15	; 0x0f
   2f296:	dc 01       	movw	r26, r24
   2f298:	a0 5c       	subi	r26, 0xC0	; 192
   2f29a:	bf 4f       	sbci	r27, 0xFF	; 255
   2f29c:	ec 01       	movw	r28, r24
   2f29e:	ce 5b       	subi	r28, 0xBE	; 190
   2f2a0:	df 4f       	sbci	r29, 0xFF	; 255
   2f2a2:	4d 91       	ld	r20, X+
   2f2a4:	5c 91       	ld	r21, X
   2f2a6:	11 97       	sbiw	r26, 0x01	; 1
   2f2a8:	28 81       	ld	r18, Y
   2f2aa:	39 81       	ldd	r19, Y+1	; 0x01
   2f2ac:	42 17       	cp	r20, r18
   2f2ae:	53 07       	cpc	r21, r19
   2f2b0:	01 f4       	brne	.+0      	; 0x2f2b2 <_ZN14HardwareSerial3endEv+0x26>
   2f2b2:	a6 89       	ldd	r26, Z+22	; 0x16
   2f2b4:	b7 89       	ldd	r27, Z+23	; 0x17
   2f2b6:	4c 91       	ld	r20, X
   2f2b8:	81 e0       	ldi	r24, 0x01	; 1
   2f2ba:	90 e0       	ldi	r25, 0x00	; 0
   2f2bc:	9c 01       	movw	r18, r24
   2f2be:	04 8c       	ldd	r0, Z+28	; 0x1c
   2f2c0:	00 c0       	rjmp	.+0      	; 0x2f2c2 <_ZN14HardwareSerial3endEv+0x36>
   2f2c2:	22 0f       	add	r18, r18
   2f2c4:	33 1f       	adc	r19, r19
   2f2c6:	0a 94       	dec	r0
   2f2c8:	02 f4       	brpl	.+0      	; 0x2f2ca <_ZN14HardwareSerial3endEv+0x3e>
   2f2ca:	20 95       	com	r18
   2f2cc:	24 23       	and	r18, r20
   2f2ce:	2c 93       	st	X, r18
   2f2d0:	a6 89       	ldd	r26, Z+22	; 0x16
   2f2d2:	b7 89       	ldd	r27, Z+23	; 0x17
   2f2d4:	4c 91       	ld	r20, X
   2f2d6:	9c 01       	movw	r18, r24
   2f2d8:	05 8c       	ldd	r0, Z+29	; 0x1d
   2f2da:	00 c0       	rjmp	.+0      	; 0x2f2dc <_ZN14HardwareSerial3endEv+0x50>
   2f2dc:	22 0f       	add	r18, r18
   2f2de:	33 1f       	adc	r19, r19
   2f2e0:	0a 94       	dec	r0
   2f2e2:	02 f4       	brpl	.+0      	; 0x2f2e4 <_ZN14HardwareSerial3endEv+0x58>
   2f2e4:	20 95       	com	r18
   2f2e6:	24 23       	and	r18, r20
   2f2e8:	2c 93       	st	X, r18
   2f2ea:	a6 89       	ldd	r26, Z+22	; 0x16
   2f2ec:	b7 89       	ldd	r27, Z+23	; 0x17
   2f2ee:	4c 91       	ld	r20, X
   2f2f0:	9c 01       	movw	r18, r24
   2f2f2:	06 8c       	ldd	r0, Z+30	; 0x1e
   2f2f4:	00 c0       	rjmp	.+0      	; 0x2f2f6 <_ZN14HardwareSerial3endEv+0x6a>
   2f2f6:	22 0f       	add	r18, r18
   2f2f8:	33 1f       	adc	r19, r19
   2f2fa:	0a 94       	dec	r0
   2f2fc:	02 f4       	brpl	.+0      	; 0x2f2fe <_ZN14HardwareSerial3endEv+0x72>
   2f2fe:	20 95       	com	r18
   2f300:	24 23       	and	r18, r20
   2f302:	2c 93       	st	X, r18
   2f304:	a6 89       	ldd	r26, Z+22	; 0x16
   2f306:	b7 89       	ldd	r27, Z+23	; 0x17
   2f308:	2c 91       	ld	r18, X
   2f30a:	07 8c       	ldd	r0, Z+31	; 0x1f
   2f30c:	00 c0       	rjmp	.+0      	; 0x2f30e <_ZN14HardwareSerial3endEv+0x82>
   2f30e:	88 0f       	add	r24, r24
   2f310:	99 1f       	adc	r25, r25
   2f312:	0a 94       	dec	r0
   2f314:	02 f4       	brpl	.+0      	; 0x2f316 <_ZN14HardwareSerial3endEv+0x8a>
   2f316:	80 95       	com	r24
   2f318:	82 23       	and	r24, r18
   2f31a:	8c 93       	st	X, r24
   2f31c:	84 85       	ldd	r24, Z+12	; 0x0c
   2f31e:	95 85       	ldd	r25, Z+13	; 0x0d
   2f320:	fc 01       	movw	r30, r24
   2f322:	ee 5b       	subi	r30, 0xBE	; 190
   2f324:	ff 4f       	sbci	r31, 0xFF	; 255
   2f326:	20 81       	ld	r18, Z
   2f328:	31 81       	ldd	r19, Z+1	; 0x01
   2f32a:	32 97       	sbiw	r30, 0x02	; 2
   2f32c:	31 83       	std	Z+1, r19	; 0x01
   2f32e:	20 83       	st	Z, r18
   2f330:	df 91       	pop	r29
   2f332:	cf 91       	pop	r28
   2f334:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerialcvbEv:

0005e5c2 <_ZN14HardwareSerialcvbEv>:
   5e5c2:	81 e0       	ldi	r24, 0x01	; 1
   5e5c4:	08 95       	ret

Disassembly of section .text.startup._GLOBAL__sub_I_rx_buffer:

000bcb88 <_GLOBAL__sub_I_rx_buffer>:
   bcb88:	10 92 00 00 	sts	0x0000, r1
   bcb8c:	10 92 00 00 	sts	0x0000, r1
   bcb90:	88 ee       	ldi	r24, 0xE8	; 232
   bcb92:	93 e0       	ldi	r25, 0x03	; 3
   bcb94:	a0 e0       	ldi	r26, 0x00	; 0
   bcb96:	b0 e0       	ldi	r27, 0x00	; 0
   bcb98:	80 93 00 00 	sts	0x0000, r24
   bcb9c:	90 93 00 00 	sts	0x0000, r25
   bcba0:	a0 93 00 00 	sts	0x0000, r26
   bcba4:	b0 93 00 00 	sts	0x0000, r27
   bcba8:	80 e0       	ldi	r24, 0x00	; 0
   bcbaa:	90 e0       	ldi	r25, 0x00	; 0
   bcbac:	90 93 00 00 	sts	0x0000, r25
   bcbb0:	80 93 00 00 	sts	0x0000, r24
   bcbb4:	80 e0       	ldi	r24, 0x00	; 0
   bcbb6:	90 e0       	ldi	r25, 0x00	; 0
   bcbb8:	90 93 00 00 	sts	0x0000, r25
   bcbbc:	80 93 00 00 	sts	0x0000, r24
   bcbc0:	80 e0       	ldi	r24, 0x00	; 0
   bcbc2:	90 e0       	ldi	r25, 0x00	; 0
   bcbc4:	90 93 00 00 	sts	0x0000, r25
   bcbc8:	80 93 00 00 	sts	0x0000, r24
   bcbcc:	80 e4       	ldi	r24, 0x40	; 64
   bcbce:	90 e0       	ldi	r25, 0x00	; 0
   bcbd0:	90 93 00 00 	sts	0x0000, r25
   bcbd4:	80 93 00 00 	sts	0x0000, r24
   bcbd8:	29 e2       	ldi	r18, 0x29	; 41
   bcbda:	30 e0       	ldi	r19, 0x00	; 0
   bcbdc:	30 93 00 00 	sts	0x0000, r19
   bcbe0:	20 93 00 00 	sts	0x0000, r18
   bcbe4:	2b e2       	ldi	r18, 0x2B	; 43
   bcbe6:	30 e0       	ldi	r19, 0x00	; 0
   bcbe8:	30 93 00 00 	sts	0x0000, r19
   bcbec:	20 93 00 00 	sts	0x0000, r18
   bcbf0:	2a e2       	ldi	r18, 0x2A	; 42
   bcbf2:	30 e0       	ldi	r19, 0x00	; 0
   bcbf4:	30 93 00 00 	sts	0x0000, r19
   bcbf8:	20 93 00 00 	sts	0x0000, r18
   bcbfc:	90 93 00 00 	sts	0x0000, r25
   bcc00:	80 93 00 00 	sts	0x0000, r24
   bcc04:	8c e2       	ldi	r24, 0x2C	; 44
   bcc06:	90 e0       	ldi	r25, 0x00	; 0
   bcc08:	90 93 00 00 	sts	0x0000, r25
   bcc0c:	80 93 00 00 	sts	0x0000, r24
   bcc10:	84 e0       	ldi	r24, 0x04	; 4
   bcc12:	80 93 00 00 	sts	0x0000, r24
   bcc16:	83 e0       	ldi	r24, 0x03	; 3
   bcc18:	80 93 00 00 	sts	0x0000, r24
   bcc1c:	87 e0       	ldi	r24, 0x07	; 7
   bcc1e:	80 93 00 00 	sts	0x0000, r24
   bcc22:	85 e0       	ldi	r24, 0x05	; 5
   bcc24:	80 93 00 00 	sts	0x0000, r24
   bcc28:	81 e0       	ldi	r24, 0x01	; 1
   bcc2a:	80 93 00 00 	sts	0x0000, r24
   bcc2e:	08 95       	ret

IPAddress.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .group        00000008  00000000  00000000  00000034  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  1 .group        00000008  00000000  00000000  0000003c  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  2 .text         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000000  00000000  00000000  00000044  2**0
                  ALLOC
  5 .stab         000009f0  00000000  00000000  00000044  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  6 .stabstr      0000138c  00000000  00000000  00000a34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .text._ZNK9IPAddress7printToER5Print 00000074  00000000  00000000  00001dc0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZN9IPAddressC2Ev 00000014  00000000  00000000  00001e34  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._ZN9IPAddressC2Ehhhh 00000018  00000000  00000000  00001e48  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN9IPAddressC2Em 00000014  00000000  00000000  00001e60  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN9IPAddressC2EPKh 00000020  00000000  00000000  00001e74  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN9IPAddressaSEPKh 00000016  00000000  00000000  00001e94  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text._ZN9IPAddressaSEm 0000000c  00000000  00000000  00001eaa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text._ZN9IPAddresseqEPKh 0000001e  00000000  00000000  00001eb6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.startup._GLOBAL__sub_I__ZN9IPAddressC2Ev 0000001e  00000000  00000000  00001ed4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .ctors        00000002  00000000  00000000  00001ef2  2**1
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 17 .rodata._ZTV9Printable 00000006  00000000  00000000  00001ef4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 18 .rodata._ZTV9IPAddress 00000006  00000000  00000000  00001efa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 19 .bss._ZL11INADDR_NONE 00000006  00000000  00000000  00001f00  2**0
                  ALLOC
 20 .comment      00000012  00000000  00000000  00001f00  2**0
                  CONTENTS, READONLY

Disassembly of section .text._ZNK9IPAddress7printToER5Print:

00000000 <_ZNK9IPAddress7printToER5Print>:
IPAddress::IPAddress()
{
    memset(_address, 0, sizeof(_address));
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
   0:	af 92       	push	r10
   2:	bf 92       	push	r11
   4:	cf 92       	push	r12
   6:	df 92       	push	r13
   8:	ef 92       	push	r14
   a:	ff 92       	push	r15
{
    _address[0] = first_octet;
   c:	0f 93       	push	r16
   e:	1f 93       	push	r17
    _address[1] = second_octet;
  10:	cf 93       	push	r28
  12:	df 93       	push	r29
    _address[2] = third_octet;
  14:	6c 01       	movw	r12, r24
  16:	7b 01       	movw	r14, r22
    _address[3] = fourth_octet;
  18:	c0 e0       	ldi	r28, 0x00	; 0
  1a:	d0 e0       	ldi	r29, 0x00	; 0
  1c:	00 e0       	ldi	r16, 0x00	; 0
  1e:	10 e0       	ldi	r17, 0x00	; 0
  20:	f6 01       	movw	r30, r12
  22:	ec 0f       	add	r30, r28
  24:	fd 1f       	adc	r31, r29
  26:	4a e0       	ldi	r20, 0x0A	; 10
  28:	50 e0       	ldi	r21, 0x00	; 0
  2a:	62 81       	ldd	r22, Z+2	; 0x02
  2c:	c7 01       	movw	r24, r14
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  32:	5c 01       	movw	r10, r24
  34:	6e e2       	ldi	r22, 0x2E	; 46
  36:	c7 01       	movw	r24, r14
  38:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  3c:	8a 0d       	add	r24, r10
  3e:	9b 1d       	adc	r25, r11
  40:	08 0f       	add	r16, r24
  42:	19 1f       	adc	r17, r25
  44:	21 96       	adiw	r28, 0x01	; 1
  46:	c3 30       	cpi	r28, 0x03	; 3
  48:	d1 05       	cpc	r29, r1
  4a:	01 f4       	brne	.+0      	; 0x4c <_ZNK9IPAddress7printToER5Print+0x4c>
  4c:	4a e0       	ldi	r20, 0x0A	; 10
  4e:	50 e0       	ldi	r21, 0x00	; 0
  50:	f6 01       	movw	r30, r12
  52:	65 81       	ldd	r22, Z+5	; 0x05
  54:	c7 01       	movw	r24, r14
  56:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  5a:	80 0f       	add	r24, r16
  5c:	91 1f       	adc	r25, r17
  5e:	df 91       	pop	r29
  60:	cf 91       	pop	r28
  62:	1f 91       	pop	r17
  64:	0f 91       	pop	r16
  66:	ff 90       	pop	r15
  68:	ef 90       	pop	r14
  6a:	df 90       	pop	r13
  6c:	cf 90       	pop	r12
  6e:	bf 90       	pop	r11
  70:	af 90       	pop	r10
  72:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2Ev:

00000074 <_ZN9IPAddressC1Ev>:
  74:	20 e0       	ldi	r18, 0x00	; 0
  76:	30 e0       	ldi	r19, 0x00	; 0
  78:	fc 01       	movw	r30, r24
  7a:	31 83       	std	Z+1, r19	; 0x01
  7c:	20 83       	st	Z, r18
  7e:	12 82       	std	Z+2, r1	; 0x02
  80:	13 82       	std	Z+3, r1	; 0x03
  82:	14 82       	std	Z+4, r1	; 0x04
  84:	15 82       	std	Z+5, r1	; 0x05
  86:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2Ehhhh:

000000fc <_ZN9IPAddressC1Ehhhh>:
  fc:	0f 93       	push	r16
  fe:	fc 01       	movw	r30, r24
 100:	80 e0       	ldi	r24, 0x00	; 0
 102:	90 e0       	ldi	r25, 0x00	; 0
 104:	91 83       	std	Z+1, r25	; 0x01
 106:	80 83       	st	Z, r24
 108:	62 83       	std	Z+2, r22	; 0x02
 10a:	43 83       	std	Z+3, r20	; 0x03
 10c:	24 83       	std	Z+4, r18	; 0x04
 10e:	05 83       	std	Z+5, r16	; 0x05
 110:	0f 91       	pop	r16
 112:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2Em:

00000210 <_ZN9IPAddressC1Em>:
 210:	20 e0       	ldi	r18, 0x00	; 0
 212:	30 e0       	ldi	r19, 0x00	; 0
 214:	fc 01       	movw	r30, r24
 216:	31 83       	std	Z+1, r19	; 0x01
 218:	20 83       	st	Z, r18
 21a:	42 83       	std	Z+2, r20	; 0x02
 21c:	53 83       	std	Z+3, r21	; 0x03
 21e:	64 83       	std	Z+4, r22	; 0x04
 220:	75 83       	std	Z+5, r23	; 0x05
 222:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2EPKh:

00000434 <_ZN9IPAddressC1EPKh>:
 434:	20 e0       	ldi	r18, 0x00	; 0
 436:	30 e0       	ldi	r19, 0x00	; 0
 438:	fc 01       	movw	r30, r24
 43a:	31 83       	std	Z+1, r19	; 0x01
 43c:	20 83       	st	Z, r18
 43e:	fb 01       	movw	r30, r22
 440:	40 81       	ld	r20, Z
 442:	51 81       	ldd	r21, Z+1	; 0x01
 444:	62 81       	ldd	r22, Z+2	; 0x02
 446:	73 81       	ldd	r23, Z+3	; 0x03
 448:	fc 01       	movw	r30, r24
 44a:	42 83       	std	Z+2, r20	; 0x02
 44c:	53 83       	std	Z+3, r21	; 0x03
 44e:	64 83       	std	Z+4, r22	; 0x04
 450:	75 83       	std	Z+5, r23	; 0x05
 452:	08 95       	ret

Disassembly of section .text._ZN9IPAddressaSEPKh:

00000888 <_ZN9IPAddressaSEPKh>:
 888:	fb 01       	movw	r30, r22
 88a:	40 81       	ld	r20, Z
 88c:	51 81       	ldd	r21, Z+1	; 0x01
 88e:	62 81       	ldd	r22, Z+2	; 0x02
 890:	73 81       	ldd	r23, Z+3	; 0x03
 892:	fc 01       	movw	r30, r24
 894:	42 83       	std	Z+2, r20	; 0x02
 896:	53 83       	std	Z+3, r21	; 0x03
 898:	64 83       	std	Z+4, r22	; 0x04
 89a:	75 83       	std	Z+5, r23	; 0x05
 89c:	08 95       	ret

Disassembly of section .text._ZN9IPAddressaSEm:

00001126 <_ZN9IPAddressaSEm>:
    1126:	fc 01       	movw	r30, r24
    1128:	42 83       	std	Z+2, r20	; 0x02
    112a:	53 83       	std	Z+3, r21	; 0x03
    112c:	64 83       	std	Z+4, r22	; 0x04
    112e:	75 83       	std	Z+5, r23	; 0x05
    1130:	08 95       	ret

Disassembly of section .text._ZN9IPAddresseqEPKh:

00002258 <_ZN9IPAddresseqEPKh>:
    2258:	9b 01       	movw	r18, r22
    225a:	bc 01       	movw	r22, r24
    225c:	6e 5f       	subi	r22, 0xFE	; 254
    225e:	7f 4f       	sbci	r23, 0xFF	; 255
    2260:	44 e0       	ldi	r20, 0x04	; 4
    2262:	50 e0       	ldi	r21, 0x00	; 0
    2264:	c9 01       	movw	r24, r18
    2266:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    226a:	21 e0       	ldi	r18, 0x01	; 1
    226c:	89 2b       	or	r24, r25
    226e:	01 f0       	breq	.+0      	; 0x2270 <_ZN9IPAddresseqEPKh+0x18>
    2270:	20 e0       	ldi	r18, 0x00	; 0
    2272:	82 2f       	mov	r24, r18
    2274:	08 95       	ret

Disassembly of section .text.startup._GLOBAL__sub_I__ZN9IPAddressC2Ev:

000044ce <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
    44ce:	80 e0       	ldi	r24, 0x00	; 0
    44d0:	90 e0       	ldi	r25, 0x00	; 0
    44d2:	90 93 00 00 	sts	0x0000, r25
    44d6:	80 93 00 00 	sts	0x0000, r24
    44da:	10 92 00 00 	sts	0x0000, r1
    44de:	10 92 00 00 	sts	0x0000, r1
    44e2:	10 92 00 00 	sts	0x0000, r1
    44e6:	10 92 00 00 	sts	0x0000, r1
    44ea:	08 95       	ret

Print.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .group        00000008  00000000  00000000  00000034  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  1 .group        00000008  00000000  00000000  0000003c  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  2 .text         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000000  00000000  00000000  00000044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000000  00000000  00000000  00000044  2**0
                  ALLOC
  5 .stab         000012c0  00000000  00000000  00000044  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  6 .stabstr      00001818  00000000  00000000  00001304  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .text._ZN5Print5writeEPKhj 00000050  00000000  00000000  00002b1c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZN5Print5writeEPKc 0000002c  00000000  00000000  00002b6c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._ZN5Print5printEPK19__FlashStringHelper 0000004a  00000000  00000000  00002b98  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN5Print5printERK6String 0000001c  00000000  00000000  00002be2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text._ZN5Print5printEPKc 00000004  00000000  00000000  00002bfe  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN5Print5printEc 0000000e  00000000  00000000  00002c02  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text._ZN5Print5printERK9Printable 00000014  00000000  00000000  00002c10  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text._ZN5Print7printlnEv 00000028  00000000  00000000  00002c24  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN5Print7printlnEPK19__FlashStringHelper 00000024  00000000  00000000  00002c4c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN5Print7printlnERK6String 00000024  00000000  00000000  00002c70  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN5Print7printlnEPKc 00000024  00000000  00000000  00002c94  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN5Print7printlnEc 00000024  00000000  00000000  00002cb8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN5Print7printlnERK9Printable 00000024  00000000  00000000  00002cdc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN5Print11printNumberEmh 000000b2  00000000  00000000  00002d00  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZN5Print5printEli 00000094  00000000  00000000  00002db2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text._ZN5Print5printEii 00000010  00000000  00000000  00002e46  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text._ZN5Print7printlnEii 00000030  00000000  00000000  00002e56  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text._ZN5Print7printlnEli 00000024  00000000  00000000  00002e86  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text._ZN5Print5printEmi 0000001a  00000000  00000000  00002eaa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text._ZN5Print5printEhi 0000000e  00000000  00000000  00002ec4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text._ZN5Print7printlnEhi 0000002e  00000000  00000000  00002ed2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text._ZN5Print5printEji 0000000c  00000000  00000000  00002f00  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text._ZN5Print7printlnEji 0000002c  00000000  00000000  00002f0c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text._ZN5Print7printlnEmi 00000024  00000000  00000000  00002f38  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .rodata.str1.1 0000000e  00000000  00000000  00002f5c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 32 .text._ZN5Print10printFloatEdh 000001d6  00000000  00000000  00002f6a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .text._ZN5Print5printEdi 00000004  00000000  00000000  00003140  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text._ZN5Print7printlnEdi 00000024  00000000  00000000  00003144  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .rodata._ZTV5Print 00000008  00000000  00000000  00003168  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 36 .comment      00000012  00000000  00000000  00003170  2**0
                  CONTENTS, READONLY

Disassembly of section .text._ZN5Print5writeEPKhj:

00000000 <_ZN5Print5writeEPKhj>:
  n += println();
  return n;
}

size_t Print::println(double num, int digits)
{
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
  else return printNumber(n, base);
}

size_t Print::print(double n, int digits)
{
  return printFloat(n, digits);
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
}

size_t Print::println(double num, int digits)
{
  size_t n = print(num, digits);
  n += println();
  10:	6c 01       	movw	r12, r24
  12:	7a 01       	movw	r14, r20
  14:	eb 01       	movw	r28, r22
  return n;
}
  16:	e6 0e       	add	r14, r22
  18:	f7 1e       	adc	r15, r23
  1a:	00 e0       	ldi	r16, 0x00	; 0
  1c:	10 e0       	ldi	r17, 0x00	; 0
  1e:	ce 15       	cp	r28, r14
  20:	df 05       	cpc	r29, r15
  22:	01 f0       	breq	.+0      	; 0x24 <_ZN5Print5writeEPKhj+0x24>
  24:	69 91       	ld	r22, Y+
  26:	d6 01       	movw	r26, r12
  28:	ed 91       	ld	r30, X+
  2a:	fc 91       	ld	r31, X
  2c:	01 90       	ld	r0, Z+
  2e:	f0 81       	ld	r31, Z
  30:	e0 2d       	mov	r30, r0
  32:	c6 01       	movw	r24, r12
  34:	09 95       	icall
  36:	08 0f       	add	r16, r24
  38:	19 1f       	adc	r17, r25
  3a:	00 c0       	rjmp	.+0      	; 0x3c <_ZN5Print5writeEPKhj+0x3c>
  3c:	c8 01       	movw	r24, r16
  3e:	df 91       	pop	r29
  40:	cf 91       	pop	r28
  42:	1f 91       	pop	r17
  44:	0f 91       	pop	r16
  46:	ff 90       	pop	r15
  48:	ef 90       	pop	r14
  4a:	df 90       	pop	r13
  4c:	cf 90       	pop	r12
  4e:	08 95       	ret

Disassembly of section .text._ZN5Print5writeEPKc:

00000050 <_ZN5Print5writeEPKc>:
  50:	61 15       	cp	r22, r1
  52:	71 05       	cpc	r23, r1
  54:	01 f0       	breq	.+0      	; 0x56 <_ZN5Print5writeEPKc+0x6>
  56:	db 01       	movw	r26, r22
  58:	0d 90       	ld	r0, X+
  5a:	00 20       	and	r0, r0
  5c:	01 f4       	brne	.+0      	; 0x5e <_ZN5Print5writeEPKc+0xe>
  5e:	ad 01       	movw	r20, r26
  60:	41 50       	subi	r20, 0x01	; 1
  62:	51 09       	sbc	r21, r1
  64:	46 1b       	sub	r20, r22
  66:	57 0b       	sbc	r21, r23
  68:	dc 01       	movw	r26, r24
  6a:	ed 91       	ld	r30, X+
  6c:	fc 91       	ld	r31, X
  6e:	02 80       	ldd	r0, Z+2	; 0x02
  70:	f3 81       	ldd	r31, Z+3	; 0x03
  72:	e0 2d       	mov	r30, r0
  74:	09 94       	ijmp
  76:	80 e0       	ldi	r24, 0x00	; 0
  78:	90 e0       	ldi	r25, 0x00	; 0
  7a:	08 95       	ret

Disassembly of section .text._ZN5Print5printEPK19__FlashStringHelper:

000000cc <_ZN5Print5printEPK19__FlashStringHelper>:
  cc:	ef 92       	push	r14
  ce:	ff 92       	push	r15
  d0:	0f 93       	push	r16
  d2:	1f 93       	push	r17
  d4:	cf 93       	push	r28
  d6:	df 93       	push	r29
  d8:	8c 01       	movw	r16, r24
  da:	fb 01       	movw	r30, r22
  dc:	c0 e0       	ldi	r28, 0x00	; 0
  de:	d0 e0       	ldi	r29, 0x00	; 0
  e0:	64 91       	lpm	r22, Z
  e2:	7f 01       	movw	r14, r30
  e4:	8f ef       	ldi	r24, 0xFF	; 255
  e6:	e8 1a       	sub	r14, r24
  e8:	f8 0a       	sbc	r15, r24
  ea:	66 23       	and	r22, r22
  ec:	01 f0       	breq	.+0      	; 0xee <_ZN5Print5printEPK19__FlashStringHelper+0x22>
  ee:	d8 01       	movw	r26, r16
  f0:	ed 91       	ld	r30, X+
  f2:	fc 91       	ld	r31, X
  f4:	01 90       	ld	r0, Z+
  f6:	f0 81       	ld	r31, Z
  f8:	e0 2d       	mov	r30, r0
  fa:	c8 01       	movw	r24, r16
  fc:	09 95       	icall
  fe:	c8 0f       	add	r28, r24
 100:	d9 1f       	adc	r29, r25
 102:	f7 01       	movw	r30, r14
 104:	00 c0       	rjmp	.+0      	; 0x106 <_ZN5Print5printEPK19__FlashStringHelper+0x3a>
 106:	ce 01       	movw	r24, r28
 108:	df 91       	pop	r29
 10a:	cf 91       	pop	r28
 10c:	1f 91       	pop	r17
 10e:	0f 91       	pop	r16
 110:	ff 90       	pop	r15
 112:	ef 90       	pop	r14
 114:	08 95       	ret

Disassembly of section .text._ZN5Print5printERK6String:

000001e2 <_ZN5Print5printERK6String>:
 1e2:	dc 01       	movw	r26, r24
 1e4:	ed 91       	ld	r30, X+
 1e6:	fc 91       	ld	r31, X
 1e8:	db 01       	movw	r26, r22
 1ea:	14 96       	adiw	r26, 0x04	; 4
 1ec:	4d 91       	ld	r20, X+
 1ee:	5c 91       	ld	r21, X
 1f0:	15 97       	sbiw	r26, 0x05	; 5
 1f2:	6d 91       	ld	r22, X+
 1f4:	7c 91       	ld	r23, X
 1f6:	02 80       	ldd	r0, Z+2	; 0x02
 1f8:	f3 81       	ldd	r31, Z+3	; 0x03
 1fa:	e0 2d       	mov	r30, r0
 1fc:	09 94       	ijmp

Disassembly of section .text._ZN5Print5printEPKc:

000003e0 <_ZN5Print5printEPKc>:
 3e0:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print5printEc:

000007c4 <_ZN5Print5printEc>:
 7c4:	dc 01       	movw	r26, r24
 7c6:	ed 91       	ld	r30, X+
 7c8:	fc 91       	ld	r31, X
 7ca:	01 90       	ld	r0, Z+
 7cc:	f0 81       	ld	r31, Z
 7ce:	e0 2d       	mov	r30, r0
 7d0:	09 94       	ijmp

Disassembly of section .text._ZN5Print5printERK9Printable:

00000f96 <_ZN5Print5printERK9Printable>:
 f96:	db 01       	movw	r26, r22
 f98:	ed 91       	ld	r30, X+
 f9a:	fc 91       	ld	r31, X
 f9c:	11 97       	sbiw	r26, 0x01	; 1
 f9e:	01 90       	ld	r0, Z+
 fa0:	f0 81       	ld	r31, Z
 fa2:	e0 2d       	mov	r30, r0
 fa4:	bc 01       	movw	r22, r24
 fa6:	cd 01       	movw	r24, r26
 fa8:	09 94       	ijmp

Disassembly of section .text._ZN5Print7printlnEv:

00001f40 <_ZN5Print7printlnEv>:
    1f40:	0f 93       	push	r16
    1f42:	1f 93       	push	r17
    1f44:	cf 93       	push	r28
    1f46:	df 93       	push	r29
    1f48:	ec 01       	movw	r28, r24
    1f4a:	6d e0       	ldi	r22, 0x0D	; 13
    1f4c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    1f50:	8c 01       	movw	r16, r24
    1f52:	6a e0       	ldi	r22, 0x0A	; 10
    1f54:	ce 01       	movw	r24, r28
    1f56:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    1f5a:	80 0f       	add	r24, r16
    1f5c:	91 1f       	adc	r25, r17
    1f5e:	df 91       	pop	r29
    1f60:	cf 91       	pop	r28
    1f62:	1f 91       	pop	r17
    1f64:	0f 91       	pop	r16
    1f66:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEPK19__FlashStringHelper:

00003ea8 <_ZN5Print7printlnEPK19__FlashStringHelper>:
    3ea8:	0f 93       	push	r16
    3eaa:	1f 93       	push	r17
    3eac:	cf 93       	push	r28
    3eae:	df 93       	push	r29
    3eb0:	ec 01       	movw	r28, r24
    3eb2:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    3eb6:	8c 01       	movw	r16, r24
    3eb8:	ce 01       	movw	r24, r28
    3eba:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    3ebe:	80 0f       	add	r24, r16
    3ec0:	91 1f       	adc	r25, r17
    3ec2:	df 91       	pop	r29
    3ec4:	cf 91       	pop	r28
    3ec6:	1f 91       	pop	r17
    3ec8:	0f 91       	pop	r16
    3eca:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnERK6String:

00007d74 <_ZN5Print7printlnERK6String>:
    7d74:	0f 93       	push	r16
    7d76:	1f 93       	push	r17
    7d78:	cf 93       	push	r28
    7d7a:	df 93       	push	r29
    7d7c:	ec 01       	movw	r28, r24
    7d7e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    7d82:	8c 01       	movw	r16, r24
    7d84:	ce 01       	movw	r24, r28
    7d86:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    7d8a:	80 0f       	add	r24, r16
    7d8c:	91 1f       	adc	r25, r17
    7d8e:	df 91       	pop	r29
    7d90:	cf 91       	pop	r28
    7d92:	1f 91       	pop	r17
    7d94:	0f 91       	pop	r16
    7d96:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEPKc:

0000fb0c <_ZN5Print7printlnEPKc>:
    fb0c:	0f 93       	push	r16
    fb0e:	1f 93       	push	r17
    fb10:	cf 93       	push	r28
    fb12:	df 93       	push	r29
    fb14:	ec 01       	movw	r28, r24
    fb16:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    fb1a:	8c 01       	movw	r16, r24
    fb1c:	ce 01       	movw	r24, r28
    fb1e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    fb22:	80 0f       	add	r24, r16
    fb24:	91 1f       	adc	r25, r17
    fb26:	df 91       	pop	r29
    fb28:	cf 91       	pop	r28
    fb2a:	1f 91       	pop	r17
    fb2c:	0f 91       	pop	r16
    fb2e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEc:

0001f63c <_ZN5Print7printlnEc>:
   1f63c:	0f 93       	push	r16
   1f63e:	1f 93       	push	r17
   1f640:	cf 93       	push	r28
   1f642:	df 93       	push	r29
   1f644:	ec 01       	movw	r28, r24
   1f646:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   1f64a:	8c 01       	movw	r16, r24
   1f64c:	ce 01       	movw	r24, r28
   1f64e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   1f652:	80 0f       	add	r24, r16
   1f654:	91 1f       	adc	r25, r17
   1f656:	df 91       	pop	r29
   1f658:	cf 91       	pop	r28
   1f65a:	1f 91       	pop	r17
   1f65c:	0f 91       	pop	r16
   1f65e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnERK9Printable:

0003ec9c <_ZN5Print7printlnERK9Printable>:
   3ec9c:	0f 93       	push	r16
   3ec9e:	1f 93       	push	r17
   3eca0:	cf 93       	push	r28
   3eca2:	df 93       	push	r29
   3eca4:	ec 01       	movw	r28, r24
   3eca6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   3ecaa:	8c 01       	movw	r16, r24
   3ecac:	ce 01       	movw	r24, r28
   3ecae:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   3ecb2:	80 0f       	add	r24, r16
   3ecb4:	91 1f       	adc	r25, r17
   3ecb6:	df 91       	pop	r29
   3ecb8:	cf 91       	pop	r28
   3ecba:	1f 91       	pop	r17
   3ecbc:	0f 91       	pop	r16
   3ecbe:	08 95       	ret

Disassembly of section .text._ZN5Print11printNumberEmh:

0007d95c <_ZN5Print11printNumberEmh>:
   7d95c:	8f 92       	push	r8
   7d95e:	9f 92       	push	r9
   7d960:	af 92       	push	r10
   7d962:	bf 92       	push	r11
   7d964:	cf 92       	push	r12
   7d966:	df 92       	push	r13
   7d968:	ef 92       	push	r14
   7d96a:	ff 92       	push	r15
   7d96c:	0f 93       	push	r16
   7d96e:	1f 93       	push	r17
   7d970:	cf 93       	push	r28
   7d972:	df 93       	push	r29
   7d974:	cd b7       	in	r28, 0x3d	; 61
   7d976:	de b7       	in	r29, 0x3e	; 62
   7d978:	a1 97       	sbiw	r28, 0x21	; 33
   7d97a:	0f b6       	in	r0, 0x3f	; 63
   7d97c:	f8 94       	cli
   7d97e:	de bf       	out	0x3e, r29	; 62
   7d980:	0f be       	out	0x3f, r0	; 63
   7d982:	cd bf       	out	0x3d, r28	; 61
   7d984:	7c 01       	movw	r14, r24
   7d986:	c4 2e       	mov	r12, r20
   7d988:	e5 2f       	mov	r30, r21
   7d98a:	cb 01       	movw	r24, r22
   7d98c:	d2 2e       	mov	r13, r18
   7d98e:	19 a2       	std	Y+33, r1	; 0x21
   7d990:	21 e0       	ldi	r18, 0x01	; 1
   7d992:	2d 15       	cp	r18, r13
   7d994:	00 f0       	brcs	.+0      	; 0x7d996 <_ZN5Print11printNumberEmh+0x3a>
   7d996:	2a e0       	ldi	r18, 0x0A	; 10
   7d998:	d2 2e       	mov	r13, r18
   7d99a:	8e 01       	movw	r16, r28
   7d99c:	0f 5d       	subi	r16, 0xDF	; 223
   7d99e:	1f 4f       	sbci	r17, 0xFF	; 255
   7d9a0:	8d 2c       	mov	r8, r13
   7d9a2:	91 2c       	mov	r9, r1
   7d9a4:	a1 2c       	mov	r10, r1
   7d9a6:	b1 2c       	mov	r11, r1
   7d9a8:	6c 2d       	mov	r22, r12
   7d9aa:	7e 2f       	mov	r23, r30
   7d9ac:	a5 01       	movw	r20, r10
   7d9ae:	94 01       	movw	r18, r8
   7d9b0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   7d9b4:	8c 2d       	mov	r24, r12
   7d9b6:	d2 9e       	mul	r13, r18
   7d9b8:	80 19       	sub	r24, r0
   7d9ba:	11 24       	eor	r1, r1
   7d9bc:	01 50       	subi	r16, 0x01	; 1
   7d9be:	11 09       	sbc	r17, r1
   7d9c0:	8a 30       	cpi	r24, 0x0A	; 10
   7d9c2:	04 f4       	brge	.+0      	; 0x7d9c4 <_ZN5Print11printNumberEmh+0x68>
   7d9c4:	80 5d       	subi	r24, 0xD0	; 208
   7d9c6:	00 c0       	rjmp	.+0      	; 0x7d9c8 <_ZN5Print11printNumberEmh+0x6c>
   7d9c8:	89 5c       	subi	r24, 0xC9	; 201
   7d9ca:	f8 01       	movw	r30, r16
   7d9cc:	80 83       	st	Z, r24
   7d9ce:	21 15       	cp	r18, r1
   7d9d0:	31 05       	cpc	r19, r1
   7d9d2:	41 05       	cpc	r20, r1
   7d9d4:	51 05       	cpc	r21, r1
   7d9d6:	01 f0       	breq	.+0      	; 0x7d9d8 <_ZN5Print11printNumberEmh+0x7c>
   7d9d8:	c2 2e       	mov	r12, r18
   7d9da:	e3 2f       	mov	r30, r19
   7d9dc:	ca 01       	movw	r24, r20
   7d9de:	00 c0       	rjmp	.+0      	; 0x7d9e0 <_ZN5Print11printNumberEmh+0x84>
   7d9e0:	b8 01       	movw	r22, r16
   7d9e2:	c7 01       	movw	r24, r14
   7d9e4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   7d9e8:	a1 96       	adiw	r28, 0x21	; 33
   7d9ea:	0f b6       	in	r0, 0x3f	; 63
   7d9ec:	f8 94       	cli
   7d9ee:	de bf       	out	0x3e, r29	; 62
   7d9f0:	0f be       	out	0x3f, r0	; 63
   7d9f2:	cd bf       	out	0x3d, r28	; 61
   7d9f4:	df 91       	pop	r29
   7d9f6:	cf 91       	pop	r28
   7d9f8:	1f 91       	pop	r17
   7d9fa:	0f 91       	pop	r16
   7d9fc:	ff 90       	pop	r15
   7d9fe:	ef 90       	pop	r14
   7da00:	df 90       	pop	r13
   7da02:	cf 90       	pop	r12
   7da04:	bf 90       	pop	r11
   7da06:	af 90       	pop	r10
   7da08:	9f 90       	pop	r9
   7da0a:	8f 90       	pop	r8
   7da0c:	08 95       	ret

Disassembly of section .text._ZN5Print5printEli:

000fb36a <_ZN5Print5printEli>:
   fb36a:	cf 92       	push	r12
   fb36c:	df 92       	push	r13
   fb36e:	ef 92       	push	r14
   fb370:	ff 92       	push	r15
   fb372:	0f 93       	push	r16
   fb374:	1f 93       	push	r17
   fb376:	cf 93       	push	r28
   fb378:	df 93       	push	r29
   fb37a:	ec 01       	movw	r28, r24
   fb37c:	6a 01       	movw	r12, r20
   fb37e:	7b 01       	movw	r14, r22
   fb380:	21 15       	cp	r18, r1
   fb382:	31 05       	cpc	r19, r1
   fb384:	01 f4       	brne	.+0      	; 0xfb386 <_ZN5Print5printEli+0x1c>
   fb386:	e8 81       	ld	r30, Y
   fb388:	f9 81       	ldd	r31, Y+1	; 0x01
   fb38a:	01 90       	ld	r0, Z+
   fb38c:	f0 81       	ld	r31, Z
   fb38e:	e0 2d       	mov	r30, r0
   fb390:	64 2f       	mov	r22, r20
   fb392:	df 91       	pop	r29
   fb394:	cf 91       	pop	r28
   fb396:	1f 91       	pop	r17
   fb398:	0f 91       	pop	r16
   fb39a:	ff 90       	pop	r15
   fb39c:	ef 90       	pop	r14
   fb39e:	df 90       	pop	r13
   fb3a0:	cf 90       	pop	r12
   fb3a2:	09 94       	ijmp
   fb3a4:	2a 30       	cpi	r18, 0x0A	; 10
   fb3a6:	31 05       	cpc	r19, r1
   fb3a8:	01 f4       	brne	.+0      	; 0xfb3aa <_ZN5Print5printEli+0x40>
   fb3aa:	77 ff       	sbrs	r23, 7
   fb3ac:	00 c0       	rjmp	.+0      	; 0xfb3ae <_ZN5Print5printEli+0x44>
   fb3ae:	6d e2       	ldi	r22, 0x2D	; 45
   fb3b0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   fb3b4:	8c 01       	movw	r16, r24
   fb3b6:	44 27       	eor	r20, r20
   fb3b8:	55 27       	eor	r21, r21
   fb3ba:	ba 01       	movw	r22, r20
   fb3bc:	4c 19       	sub	r20, r12
   fb3be:	5d 09       	sbc	r21, r13
   fb3c0:	6e 09       	sbc	r22, r14
   fb3c2:	7f 09       	sbc	r23, r15
   fb3c4:	2a e0       	ldi	r18, 0x0A	; 10
   fb3c6:	ce 01       	movw	r24, r28
   fb3c8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   fb3cc:	80 0f       	add	r24, r16
   fb3ce:	91 1f       	adc	r25, r17
   fb3d0:	df 91       	pop	r29
   fb3d2:	cf 91       	pop	r28
   fb3d4:	1f 91       	pop	r17
   fb3d6:	0f 91       	pop	r16
   fb3d8:	ff 90       	pop	r15
   fb3da:	ef 90       	pop	r14
   fb3dc:	df 90       	pop	r13
   fb3de:	cf 90       	pop	r12
   fb3e0:	08 95       	ret
   fb3e2:	2a e0       	ldi	r18, 0x0A	; 10
   fb3e4:	b7 01       	movw	r22, r14
   fb3e6:	a6 01       	movw	r20, r12
   fb3e8:	ce 01       	movw	r24, r28
   fb3ea:	df 91       	pop	r29
   fb3ec:	cf 91       	pop	r28
   fb3ee:	1f 91       	pop	r17
   fb3f0:	0f 91       	pop	r16
   fb3f2:	ff 90       	pop	r15
   fb3f4:	ef 90       	pop	r14
   fb3f6:	df 90       	pop	r13
   fb3f8:	cf 90       	pop	r12
   fb3fa:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print5printEii:

001f6768 <_ZN5Print5printEii>:
  1f6768:	9a 01       	movw	r18, r20
  1f676a:	ab 01       	movw	r20, r22
  1f676c:	66 27       	eor	r22, r22
  1f676e:	57 fd       	sbrc	r21, 7
  1f6770:	60 95       	com	r22
  1f6772:	76 2f       	mov	r23, r22
  1f6774:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print7printlnEii:

003ecee0 <_ZN5Print7printlnEii>:
  3ecee0:	0f 93       	push	r16
  3ecee2:	1f 93       	push	r17
  3ecee4:	cf 93       	push	r28
  3ecee6:	df 93       	push	r29
  3ecee8:	ec 01       	movw	r28, r24
  3eceea:	9a 01       	movw	r18, r20
  3eceec:	ab 01       	movw	r20, r22
  3eceee:	66 27       	eor	r22, r22
  3ecef0:	57 fd       	sbrc	r21, 7
  3ecef2:	60 95       	com	r22
  3ecef4:	76 2f       	mov	r23, r22
  3ecef6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  3ecefa:	8c 01       	movw	r16, r24
  3ecefc:	ce 01       	movw	r24, r28
  3ecefe:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  3ecf02:	80 0f       	add	r24, r16
  3ecf04:	91 1f       	adc	r25, r17
  3ecf06:	df 91       	pop	r29
  3ecf08:	cf 91       	pop	r28
  3ecf0a:	1f 91       	pop	r17
  3ecf0c:	0f 91       	pop	r16
  3ecf0e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEli:

007d9df0 <_ZN5Print7printlnEli>:
  7d9df0:	0f 93       	push	r16
  7d9df2:	1f 93       	push	r17
  7d9df4:	cf 93       	push	r28
  7d9df6:	df 93       	push	r29
  7d9df8:	ec 01       	movw	r28, r24
  7d9dfa:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  7d9dfe:	8c 01       	movw	r16, r24
  7d9e00:	ce 01       	movw	r24, r28
  7d9e02:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  7d9e06:	80 0f       	add	r24, r16
  7d9e08:	91 1f       	adc	r25, r17
  7d9e0a:	df 91       	pop	r29
  7d9e0c:	cf 91       	pop	r28
  7d9e0e:	1f 91       	pop	r17
  7d9e10:	0f 91       	pop	r16
  7d9e12:	08 95       	ret

Disassembly of section .text._ZN5Print5printEmi:

00fb3c04 <_ZN5Print5printEmi>:
  fb3c04:	21 15       	cp	r18, r1
  fb3c06:	31 05       	cpc	r19, r1
  fb3c08:	01 f4       	brne	.+0      	; 0xfb3c0a <_ZN5Print5printEmi+0x6>
  fb3c0a:	dc 01       	movw	r26, r24
  fb3c0c:	ed 91       	ld	r30, X+
  fb3c0e:	fc 91       	ld	r31, X
  fb3c10:	01 90       	ld	r0, Z+
  fb3c12:	f0 81       	ld	r31, Z
  fb3c14:	e0 2d       	mov	r30, r0
  fb3c16:	64 2f       	mov	r22, r20
  fb3c18:	09 94       	ijmp
  fb3c1a:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print5printEhi:

01f67822 <_ZN5Print5printEhi>:
 1f67822:	9a 01       	movw	r18, r20
 1f67824:	46 2f       	mov	r20, r22
 1f67826:	50 e0       	ldi	r21, 0x00	; 0
 1f67828:	60 e0       	ldi	r22, 0x00	; 0
 1f6782a:	70 e0       	ldi	r23, 0x00	; 0
 1f6782c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print7printlnEhi:

03ecf052 <_ZN5Print7printlnEhi>:
 3ecf052:	0f 93       	push	r16
 3ecf054:	1f 93       	push	r17
 3ecf056:	cf 93       	push	r28
 3ecf058:	df 93       	push	r29
 3ecf05a:	ec 01       	movw	r28, r24
 3ecf05c:	9a 01       	movw	r18, r20
 3ecf05e:	46 2f       	mov	r20, r22
 3ecf060:	50 e0       	ldi	r21, 0x00	; 0
 3ecf062:	60 e0       	ldi	r22, 0x00	; 0
 3ecf064:	70 e0       	ldi	r23, 0x00	; 0
 3ecf066:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 3ecf06a:	8c 01       	movw	r16, r24
 3ecf06c:	ce 01       	movw	r24, r28
 3ecf06e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 3ecf072:	80 0f       	add	r24, r16
 3ecf074:	91 1f       	adc	r25, r17
 3ecf076:	df 91       	pop	r29
 3ecf078:	cf 91       	pop	r28
 3ecf07a:	1f 91       	pop	r17
 3ecf07c:	0f 91       	pop	r16
 3ecf07e:	08 95       	ret

Disassembly of section .text._ZN5Print5printEji:

07d9e0d2 <_ZN5Print5printEji>:
 7d9e0d2:	9a 01       	movw	r18, r20
 7d9e0d4:	ab 01       	movw	r20, r22
 7d9e0d6:	60 e0       	ldi	r22, 0x00	; 0
 7d9e0d8:	70 e0       	ldi	r23, 0x00	; 0
 7d9e0da:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print7printlnEji:

0fb3c1b0 <_ZN5Print7printlnEji>:
 fb3c1b0:	0f 93       	push	r16
 fb3c1b2:	1f 93       	push	r17
 fb3c1b4:	cf 93       	push	r28
 fb3c1b6:	df 93       	push	r29
 fb3c1b8:	ec 01       	movw	r28, r24
 fb3c1ba:	9a 01       	movw	r18, r20
 fb3c1bc:	ab 01       	movw	r20, r22
 fb3c1be:	60 e0       	ldi	r22, 0x00	; 0
 fb3c1c0:	70 e0       	ldi	r23, 0x00	; 0
 fb3c1c2:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 fb3c1c6:	8c 01       	movw	r16, r24
 fb3c1c8:	ce 01       	movw	r24, r28
 fb3c1ca:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 fb3c1ce:	80 0f       	add	r24, r16
 fb3c1d0:	91 1f       	adc	r25, r17
 fb3c1d2:	df 91       	pop	r29
 fb3c1d4:	cf 91       	pop	r28
 fb3c1d6:	1f 91       	pop	r17
 fb3c1d8:	0f 91       	pop	r16
 fb3c1da:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEmi:

1f67838c <_ZN5Print7printlnEmi>:
1f67838c:	0f 93       	push	r16
1f67838e:	1f 93       	push	r17
1f678390:	cf 93       	push	r28
1f678392:	df 93       	push	r29
1f678394:	ec 01       	movw	r28, r24
1f678396:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
1f67839a:	8c 01       	movw	r16, r24
1f67839c:	ce 01       	movw	r24, r28
1f67839e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
1f6783a2:	80 0f       	add	r24, r16
1f6783a4:	91 1f       	adc	r25, r17
1f6783a6:	df 91       	pop	r29
1f6783a8:	cf 91       	pop	r28
1f6783aa:	1f 91       	pop	r17
1f6783ac:	0f 91       	pop	r16
1f6783ae:	08 95       	ret

Disassembly of section .text._ZN5Print10printFloatEdh:

7d9e0e86 <_ZN5Print10printFloatEdh>:
7d9e0e86:	4f 92       	push	r4
7d9e0e88:	5f 92       	push	r5
7d9e0e8a:	6f 92       	push	r6
7d9e0e8c:	7f 92       	push	r7
7d9e0e8e:	8f 92       	push	r8
7d9e0e90:	9f 92       	push	r9
7d9e0e92:	af 92       	push	r10
7d9e0e94:	bf 92       	push	r11
7d9e0e96:	cf 92       	push	r12
7d9e0e98:	df 92       	push	r13
7d9e0e9a:	ef 92       	push	r14
7d9e0e9c:	ff 92       	push	r15
7d9e0e9e:	0f 93       	push	r16
7d9e0ea0:	1f 93       	push	r17
7d9e0ea2:	cf 93       	push	r28
7d9e0ea4:	df 93       	push	r29
7d9e0ea6:	ec 01       	movw	r28, r24
7d9e0ea8:	6a 01       	movw	r12, r20
7d9e0eaa:	7b 01       	movw	r14, r22
7d9e0eac:	b2 2e       	mov	r11, r18
7d9e0eae:	9a 01       	movw	r18, r20
7d9e0eb0:	ab 01       	movw	r20, r22
7d9e0eb2:	c7 01       	movw	r24, r14
7d9e0eb4:	b6 01       	movw	r22, r12
7d9e0eb6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0eba:	88 23       	and	r24, r24
7d9e0ebc:	01 f0       	breq	.+0      	; 0x7d9e0ebe <_ZN5Print10printFloatEdh+0x38>
7d9e0ebe:	60 e0       	ldi	r22, 0x00	; 0
7d9e0ec0:	70 e0       	ldi	r23, 0x00	; 0
7d9e0ec2:	00 c0       	rjmp	.+0      	; 0x7d9e0ec4 <_ZN5Print10printFloatEdh+0x3e>
7d9e0ec4:	26 01       	movw	r4, r12
7d9e0ec6:	37 01       	movw	r6, r14
7d9e0ec8:	e8 94       	clt
7d9e0eca:	77 f8       	bld	r7, 7
7d9e0ecc:	2f ef       	ldi	r18, 0xFF	; 255
7d9e0ece:	3f ef       	ldi	r19, 0xFF	; 255
7d9e0ed0:	4f e7       	ldi	r20, 0x7F	; 127
7d9e0ed2:	5f e7       	ldi	r21, 0x7F	; 127
7d9e0ed4:	c3 01       	movw	r24, r6
7d9e0ed6:	b2 01       	movw	r22, r4
7d9e0ed8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0edc:	81 11       	cpse	r24, r1
7d9e0ede:	00 c0       	rjmp	.+0      	; 0x7d9e0ee0 <_ZN5Print10printFloatEdh+0x5a>
7d9e0ee0:	2f ef       	ldi	r18, 0xFF	; 255
7d9e0ee2:	3f ef       	ldi	r19, 0xFF	; 255
7d9e0ee4:	4f e7       	ldi	r20, 0x7F	; 127
7d9e0ee6:	5f e7       	ldi	r21, 0x7F	; 127
7d9e0ee8:	c3 01       	movw	r24, r6
7d9e0eea:	b2 01       	movw	r22, r4
7d9e0eec:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0ef0:	18 16       	cp	r1, r24
7d9e0ef2:	04 f4       	brge	.+0      	; 0x7d9e0ef4 <_ZN5Print10printFloatEdh+0x6e>
7d9e0ef4:	60 e0       	ldi	r22, 0x00	; 0
7d9e0ef6:	70 e0       	ldi	r23, 0x00	; 0
7d9e0ef8:	00 c0       	rjmp	.+0      	; 0x7d9e0efa <_ZN5Print10printFloatEdh+0x74>
7d9e0efa:	2f ef       	ldi	r18, 0xFF	; 255
7d9e0efc:	3f ef       	ldi	r19, 0xFF	; 255
7d9e0efe:	4f e7       	ldi	r20, 0x7F	; 127
7d9e0f00:	5f e4       	ldi	r21, 0x4F	; 79
7d9e0f02:	c7 01       	movw	r24, r14
7d9e0f04:	b6 01       	movw	r22, r12
7d9e0f06:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0f0a:	18 16       	cp	r1, r24
7d9e0f0c:	04 f4       	brge	.+0      	; 0x7d9e0f0e <_ZN5Print10printFloatEdh+0x88>
7d9e0f0e:	60 e0       	ldi	r22, 0x00	; 0
7d9e0f10:	70 e0       	ldi	r23, 0x00	; 0
7d9e0f12:	ce 01       	movw	r24, r28
7d9e0f14:	df 91       	pop	r29
7d9e0f16:	cf 91       	pop	r28
7d9e0f18:	1f 91       	pop	r17
7d9e0f1a:	0f 91       	pop	r16
7d9e0f1c:	ff 90       	pop	r15
7d9e0f1e:	ef 90       	pop	r14
7d9e0f20:	df 90       	pop	r13
7d9e0f22:	cf 90       	pop	r12
7d9e0f24:	bf 90       	pop	r11
7d9e0f26:	af 90       	pop	r10
7d9e0f28:	9f 90       	pop	r9
7d9e0f2a:	8f 90       	pop	r8
7d9e0f2c:	7f 90       	pop	r7
7d9e0f2e:	6f 90       	pop	r6
7d9e0f30:	5f 90       	pop	r5
7d9e0f32:	4f 90       	pop	r4
7d9e0f34:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
7d9e0f38:	2f ef       	ldi	r18, 0xFF	; 255
7d9e0f3a:	3f ef       	ldi	r19, 0xFF	; 255
7d9e0f3c:	4f e7       	ldi	r20, 0x7F	; 127
7d9e0f3e:	5f ec       	ldi	r21, 0xCF	; 207
7d9e0f40:	c7 01       	movw	r24, r14
7d9e0f42:	b6 01       	movw	r22, r12
7d9e0f44:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0f48:	87 fd       	sbrc	r24, 7
7d9e0f4a:	00 c0       	rjmp	.+0      	; 0x7d9e0f4c <_ZN5Print10printFloatEdh+0xc6>
7d9e0f4c:	20 e0       	ldi	r18, 0x00	; 0
7d9e0f4e:	30 e0       	ldi	r19, 0x00	; 0
7d9e0f50:	a9 01       	movw	r20, r18
7d9e0f52:	c7 01       	movw	r24, r14
7d9e0f54:	b6 01       	movw	r22, r12
7d9e0f56:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0f5a:	87 ff       	sbrs	r24, 7
7d9e0f5c:	00 c0       	rjmp	.+0      	; 0x7d9e0f5e <_ZN5Print10printFloatEdh+0xd8>
7d9e0f5e:	6d e2       	ldi	r22, 0x2D	; 45
7d9e0f60:	ce 01       	movw	r24, r28
7d9e0f62:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0f66:	8c 01       	movw	r16, r24
7d9e0f68:	f7 fa       	bst	r15, 7
7d9e0f6a:	f0 94       	com	r15
7d9e0f6c:	f7 f8       	bld	r15, 7
7d9e0f6e:	f0 94       	com	r15
7d9e0f70:	00 c0       	rjmp	.+0      	; 0x7d9e0f72 <_ZN5Print10printFloatEdh+0xec>
7d9e0f72:	00 e0       	ldi	r16, 0x00	; 0
7d9e0f74:	10 e0       	ldi	r17, 0x00	; 0
7d9e0f76:	a1 2c       	mov	r10, r1
7d9e0f78:	60 e0       	ldi	r22, 0x00	; 0
7d9e0f7a:	70 e0       	ldi	r23, 0x00	; 0
7d9e0f7c:	80 e0       	ldi	r24, 0x00	; 0
7d9e0f7e:	9f e3       	ldi	r25, 0x3F	; 63
7d9e0f80:	ab 14       	cp	r10, r11
7d9e0f82:	01 f0       	breq	.+0      	; 0x7d9e0f84 <_ZN5Print10printFloatEdh+0xfe>
7d9e0f84:	20 e0       	ldi	r18, 0x00	; 0
7d9e0f86:	30 e0       	ldi	r19, 0x00	; 0
7d9e0f88:	40 e2       	ldi	r20, 0x20	; 32
7d9e0f8a:	51 e4       	ldi	r21, 0x41	; 65
7d9e0f8c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0f90:	a3 94       	inc	r10
7d9e0f92:	00 c0       	rjmp	.+0      	; 0x7d9e0f94 <_ZN5Print10printFloatEdh+0x10e>
7d9e0f94:	9b 01       	movw	r18, r22
7d9e0f96:	ac 01       	movw	r20, r24
7d9e0f98:	c7 01       	movw	r24, r14
7d9e0f9a:	b6 01       	movw	r22, r12
7d9e0f9c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fa0:	6b 01       	movw	r12, r22
7d9e0fa2:	7c 01       	movw	r14, r24
7d9e0fa4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fa8:	2b 01       	movw	r4, r22
7d9e0faa:	3c 01       	movw	r6, r24
7d9e0fac:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fb0:	9b 01       	movw	r18, r22
7d9e0fb2:	ac 01       	movw	r20, r24
7d9e0fb4:	c7 01       	movw	r24, r14
7d9e0fb6:	b6 01       	movw	r22, r12
7d9e0fb8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fbc:	6b 01       	movw	r12, r22
7d9e0fbe:	7c 01       	movw	r14, r24
7d9e0fc0:	2a e0       	ldi	r18, 0x0A	; 10
7d9e0fc2:	b3 01       	movw	r22, r6
7d9e0fc4:	a2 01       	movw	r20, r4
7d9e0fc6:	ce 01       	movw	r24, r28
7d9e0fc8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fcc:	08 0f       	add	r16, r24
7d9e0fce:	19 1f       	adc	r17, r25
7d9e0fd0:	bb 20       	and	r11, r11
7d9e0fd2:	01 f0       	breq	.+0      	; 0x7d9e0fd4 <_ZN5Print10printFloatEdh+0x14e>
7d9e0fd4:	60 e0       	ldi	r22, 0x00	; 0
7d9e0fd6:	70 e0       	ldi	r23, 0x00	; 0
7d9e0fd8:	ce 01       	movw	r24, r28
7d9e0fda:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0fde:	08 0f       	add	r16, r24
7d9e0fe0:	19 1f       	adc	r17, r25
7d9e0fe2:	7b 2c       	mov	r7, r11
7d9e0fe4:	77 20       	and	r7, r7
7d9e0fe6:	01 f0       	breq	.+0      	; 0x7d9e0fe8 <_ZN5Print10printFloatEdh+0x162>
7d9e0fe8:	20 e0       	ldi	r18, 0x00	; 0
7d9e0fea:	30 e0       	ldi	r19, 0x00	; 0
7d9e0fec:	40 e2       	ldi	r20, 0x20	; 32
7d9e0fee:	51 e4       	ldi	r21, 0x41	; 65
7d9e0ff0:	c7 01       	movw	r24, r14
7d9e0ff2:	b6 01       	movw	r22, r12
7d9e0ff4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e0ff8:	6b 01       	movw	r12, r22
7d9e0ffa:	7c 01       	movw	r14, r24
7d9e0ffc:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e1000:	4b 01       	movw	r8, r22
7d9e1002:	aa 24       	eor	r10, r10
7d9e1004:	97 fc       	sbrc	r9, 7
7d9e1006:	a0 94       	com	r10
7d9e1008:	ba 2c       	mov	r11, r10
7d9e100a:	2a e0       	ldi	r18, 0x0A	; 10
7d9e100c:	30 e0       	ldi	r19, 0x00	; 0
7d9e100e:	b5 01       	movw	r22, r10
7d9e1010:	a4 01       	movw	r20, r8
7d9e1012:	ce 01       	movw	r24, r28
7d9e1014:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e1018:	08 0f       	add	r16, r24
7d9e101a:	19 1f       	adc	r17, r25
7d9e101c:	c5 01       	movw	r24, r10
7d9e101e:	b4 01       	movw	r22, r8
7d9e1020:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e1024:	9b 01       	movw	r18, r22
7d9e1026:	ac 01       	movw	r20, r24
7d9e1028:	c7 01       	movw	r24, r14
7d9e102a:	b6 01       	movw	r22, r12
7d9e102c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7d9e1030:	6b 01       	movw	r12, r22
7d9e1032:	7c 01       	movw	r14, r24
7d9e1034:	7a 94       	dec	r7
7d9e1036:	00 c0       	rjmp	.+0      	; 0x7d9e1038 <_ZN5Print10printFloatEdh+0x1b2>
7d9e1038:	c8 01       	movw	r24, r16
7d9e103a:	df 91       	pop	r29
7d9e103c:	cf 91       	pop	r28
7d9e103e:	1f 91       	pop	r17
7d9e1040:	0f 91       	pop	r16
7d9e1042:	ff 90       	pop	r15
7d9e1044:	ef 90       	pop	r14
7d9e1046:	df 90       	pop	r13
7d9e1048:	cf 90       	pop	r12
7d9e104a:	bf 90       	pop	r11
7d9e104c:	af 90       	pop	r10
7d9e104e:	9f 90       	pop	r9
7d9e1050:	8f 90       	pop	r8
7d9e1052:	7f 90       	pop	r7
7d9e1054:	6f 90       	pop	r6
7d9e1056:	5f 90       	pop	r5
7d9e1058:	4f 90       	pop	r4
7d9e105a:	08 95       	ret

Disassembly of section .text._ZN5Print5printEdi:

fb3c1ee2 <_ZN5Print5printEdi>:
fb3c1ee2:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN5Print7printlnEdi:

f6783dc8 <_ZN5Print7printlnEdi>:
f6783dc8:	0f 93       	push	r16
f6783dca:	1f 93       	push	r17
f6783dcc:	cf 93       	push	r28
f6783dce:	df 93       	push	r29
f6783dd0:	ec 01       	movw	r28, r24
f6783dd2:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
f6783dd6:	8c 01       	movw	r16, r24
f6783dd8:	ce 01       	movw	r24, r28
f6783dda:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
f6783dde:	80 0f       	add	r24, r16
f6783de0:	91 1f       	adc	r25, r17
f6783de2:	df 91       	pop	r29
f6783de4:	cf 91       	pop	r28
f6783de6:	1f 91       	pop	r17
f6783de8:	0f 91       	pop	r16
f6783dea:	08 95       	ret

Stream.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000010a4  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001553  00000000  00000000  000010d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._ZN6Stream9timedReadEv 0000005c  00000000  00000000  0000262b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._ZN6Stream9timedPeekEv 0000005c  00000000  00000000  00002687  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZN6Stream13peekNextDigitEv 00000038  00000000  00000000  000026e3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZN6Stream10setTimeoutEm 0000000c  00000000  00000000  0000271b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text._ZN6Stream9findUntilEPcjS0_j 000000c6  00000000  00000000  00002727  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN6Stream4findEPcj 00000016  00000000  00000000  000027ed  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN6Stream9findUntilEPcS0_ 00000034  00000000  00000000  00002803  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .rodata.str1.1 00000001  00000000  00000000  00002837  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .text._ZN6Stream4findEPc 00000008  00000000  00000000  00002838  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZN6Stream8parseIntEc 000000de  00000000  00000000  00002840  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN6Stream8parseIntEv 00000006  00000000  00000000  0000291e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN6Stream10parseFloatEc 0000011e  00000000  00000000  00002924  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN6Stream10parseFloatEv 00000006  00000000  00000000  00002a42  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN6Stream9readBytesEPcj 00000046  00000000  00000000  00002a48  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN6Stream14readBytesUntilEcPcj 0000006a  00000000  00000000  00002a8e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN6Stream10readStringEv 00000034  00000000  00000000  00002af8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZN6Stream15readStringUntilEc 00000050  00000000  00000000  00002b2c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .comment      00000012  00000000  00000000  00002b7c  2**0
                  CONTENTS, READONLY

Disassembly of section .text._ZN6Stream9timedReadEv:

00000000 <_ZN6Stream9timedReadEv>:
  }
  return ret;
}

String Stream::readStringUntil(char terminator)
{
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	cf 93       	push	r28
   6:	df 93       	push	r29
   8:	ec 01       	movw	r28, r24
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedReadEv>
   e:	68 87       	std	Y+8, r22	; 0x08
  10:	79 87       	std	Y+9, r23	; 0x09
  String ret;
  12:	8a 87       	std	Y+10, r24	; 0x0a
  14:	9b 87       	std	Y+11, r25	; 0x0b
  16:	e8 81       	ld	r30, Y
  18:	f9 81       	ldd	r31, Y+1	; 0x01
  int c = timedRead();
  1a:	06 80       	ldd	r0, Z+6	; 0x06
  1c:	f7 81       	ldd	r31, Z+7	; 0x07
  1e:	e0 2d       	mov	r30, r0
  while (c >= 0 && c != terminator)
  20:	ce 01       	movw	r24, r28
  22:	09 95       	icall
  24:	97 ff       	sbrs	r25, 7
  26:	00 c0       	rjmp	.+0      	; 0x28 <_ZN6Stream9timedReadEv+0x28>
  28:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedReadEv>
  2c:	08 85       	ldd	r16, Y+8	; 0x08
  2e:	19 85       	ldd	r17, Y+9	; 0x09
	
	// if there's not enough memory for the concatenated value, the string
	// will be left unchanged (but this isn't signalled in any way)
	String & operator += (const String &rhs)	{concat(rhs); return (*this);}
	String & operator += (const char *cstr)		{concat(cstr); return (*this);}
	String & operator += (char c)			{concat(c); return (*this);}
  30:	2a 85       	ldd	r18, Y+10	; 0x0a
  32:	3b 85       	ldd	r19, Y+11	; 0x0b
  34:	60 1b       	sub	r22, r16
  36:	71 0b       	sbc	r23, r17
  {
    ret += (char)c;
    c = timedRead();
  38:	82 0b       	sbc	r24, r18
  3a:	93 0b       	sbc	r25, r19
  3c:	0c 81       	ldd	r16, Y+4	; 0x04
  3e:	1d 81       	ldd	r17, Y+5	; 0x05
  }
  return ret;
}
  40:	2e 81       	ldd	r18, Y+6	; 0x06
  42:	3f 81       	ldd	r19, Y+7	; 0x07
  44:	60 17       	cp	r22, r16
  46:	71 07       	cpc	r23, r17
  48:	82 07       	cpc	r24, r18
  4a:	93 07       	cpc	r25, r19
  4c:	00 f0       	brcs	.+0      	; 0x4e <_ZN6Stream9timedReadEv+0x4e>
  4e:	8f ef       	ldi	r24, 0xFF	; 255
  50:	9f ef       	ldi	r25, 0xFF	; 255
  52:	df 91       	pop	r29
  54:	cf 91       	pop	r28
  56:	1f 91       	pop	r17
  58:	0f 91       	pop	r16
  5a:	08 95       	ret

Disassembly of section .text._ZN6Stream9timedPeekEv:

0000005c <_ZN6Stream9timedPeekEv>:
  5c:	0f 93       	push	r16
  5e:	1f 93       	push	r17
  60:	cf 93       	push	r28
  62:	df 93       	push	r29
  64:	ec 01       	movw	r28, r24
  66:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  6a:	68 87       	std	Y+8, r22	; 0x08
  6c:	79 87       	std	Y+9, r23	; 0x09
  6e:	8a 87       	std	Y+10, r24	; 0x0a
  70:	9b 87       	std	Y+11, r25	; 0x0b
  72:	e8 81       	ld	r30, Y
  74:	f9 81       	ldd	r31, Y+1	; 0x01
  76:	00 84       	ldd	r0, Z+8	; 0x08
  78:	f1 85       	ldd	r31, Z+9	; 0x09
  7a:	e0 2d       	mov	r30, r0
  7c:	ce 01       	movw	r24, r28
  7e:	09 95       	icall
  80:	97 ff       	sbrs	r25, 7
  82:	00 c0       	rjmp	.+0      	; 0x84 <_ZN6Stream9timedPeekEv+0x28>
  84:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  88:	08 85       	ldd	r16, Y+8	; 0x08
  8a:	19 85       	ldd	r17, Y+9	; 0x09
  8c:	2a 85       	ldd	r18, Y+10	; 0x0a
  8e:	3b 85       	ldd	r19, Y+11	; 0x0b
  90:	60 1b       	sub	r22, r16
  92:	71 0b       	sbc	r23, r17
  94:	82 0b       	sbc	r24, r18
  96:	93 0b       	sbc	r25, r19
  98:	0c 81       	ldd	r16, Y+4	; 0x04
  9a:	1d 81       	ldd	r17, Y+5	; 0x05
  9c:	2e 81       	ldd	r18, Y+6	; 0x06
  9e:	3f 81       	ldd	r19, Y+7	; 0x07
  a0:	60 17       	cp	r22, r16
  a2:	71 07       	cpc	r23, r17
  a4:	82 07       	cpc	r24, r18
  a6:	93 07       	cpc	r25, r19
  a8:	00 f0       	brcs	.+0      	; 0xaa <_ZN6Stream9timedPeekEv+0x4e>
  aa:	8f ef       	ldi	r24, 0xFF	; 255
  ac:	9f ef       	ldi	r25, 0xFF	; 255
  ae:	df 91       	pop	r29
  b0:	cf 91       	pop	r28
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

Disassembly of section .text._ZN6Stream13peekNextDigitEv:

00000114 <_ZN6Stream13peekNextDigitEv>:
 114:	cf 93       	push	r28
 116:	df 93       	push	r29
 118:	ec 01       	movw	r28, r24
 11a:	ce 01       	movw	r24, r28
 11c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 120:	97 fd       	sbrc	r25, 7
 122:	00 c0       	rjmp	.+0      	; 0x124 <_ZN6Stream13peekNextDigitEv+0x10>
 124:	8d 32       	cpi	r24, 0x2D	; 45
 126:	91 05       	cpc	r25, r1
 128:	01 f0       	breq	.+0      	; 0x12a <_ZN6Stream13peekNextDigitEv+0x16>
 12a:	9c 01       	movw	r18, r24
 12c:	20 53       	subi	r18, 0x30	; 48
 12e:	31 09       	sbc	r19, r1
 130:	2a 30       	cpi	r18, 0x0A	; 10
 132:	31 05       	cpc	r19, r1
 134:	00 f0       	brcs	.+0      	; 0x136 <_ZN6Stream13peekNextDigitEv+0x22>
 136:	e8 81       	ld	r30, Y
 138:	f9 81       	ldd	r31, Y+1	; 0x01
 13a:	06 80       	ldd	r0, Z+6	; 0x06
 13c:	f7 81       	ldd	r31, Z+7	; 0x07
 13e:	e0 2d       	mov	r30, r0
 140:	ce 01       	movw	r24, r28
 142:	09 95       	icall
 144:	00 c0       	rjmp	.+0      	; 0x146 <_ZN6Stream13peekNextDigitEv+0x32>
 146:	df 91       	pop	r29
 148:	cf 91       	pop	r28
 14a:	08 95       	ret

Disassembly of section .text._ZN6Stream10setTimeoutEm:

00000260 <_ZN6Stream10setTimeoutEm>:
 260:	fc 01       	movw	r30, r24
 262:	44 83       	std	Z+4, r20	; 0x04
 264:	55 83       	std	Z+5, r21	; 0x05
 266:	66 83       	std	Z+6, r22	; 0x06
 268:	77 83       	std	Z+7, r23	; 0x07
 26a:	08 95       	ret

Disassembly of section .text._ZN6Stream9findUntilEPcjS0_j:

000004cc <_ZN6Stream9findUntilEPcjS0_j>:
 4cc:	6f 92       	push	r6
 4ce:	7f 92       	push	r7
 4d0:	8f 92       	push	r8
 4d2:	9f 92       	push	r9
 4d4:	af 92       	push	r10
 4d6:	bf 92       	push	r11
 4d8:	cf 92       	push	r12
 4da:	df 92       	push	r13
 4dc:	ef 92       	push	r14
 4de:	ff 92       	push	r15
 4e0:	0f 93       	push	r16
 4e2:	1f 93       	push	r17
 4e4:	cf 93       	push	r28
 4e6:	df 93       	push	r29
 4e8:	5c 01       	movw	r10, r24
 4ea:	6b 01       	movw	r12, r22
 4ec:	4a 01       	movw	r8, r20
 4ee:	39 01       	movw	r6, r18
 4f0:	fb 01       	movw	r30, r22
 4f2:	80 81       	ld	r24, Z
 4f4:	88 23       	and	r24, r24
 4f6:	01 f0       	breq	.+0      	; 0x4f8 <_ZN6Stream9findUntilEPcjS0_j+0x2c>
 4f8:	e1 2c       	mov	r14, r1
 4fa:	f1 2c       	mov	r15, r1
 4fc:	c0 e0       	ldi	r28, 0x00	; 0
 4fe:	d0 e0       	ldi	r29, 0x00	; 0
 500:	c5 01       	movw	r24, r10
 502:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 506:	18 16       	cp	r1, r24
 508:	19 06       	cpc	r1, r25
 50a:	04 f4       	brge	.+0      	; 0x50c <_ZN6Stream9findUntilEPcjS0_j+0x40>
 50c:	f6 01       	movw	r30, r12
 50e:	ec 0f       	add	r30, r28
 510:	fd 1f       	adc	r31, r29
 512:	20 81       	ld	r18, Z
 514:	33 27       	eor	r19, r19
 516:	27 fd       	sbrc	r18, 7
 518:	30 95       	com	r19
 51a:	82 17       	cp	r24, r18
 51c:	93 07       	cpc	r25, r19
 51e:	01 f0       	breq	.+0      	; 0x520 <_ZN6Stream9findUntilEPcjS0_j+0x54>
 520:	c0 e0       	ldi	r28, 0x00	; 0
 522:	d0 e0       	ldi	r29, 0x00	; 0
 524:	f6 01       	movw	r30, r12
 526:	ec 0f       	add	r30, r28
 528:	fd 1f       	adc	r31, r29
 52a:	20 81       	ld	r18, Z
 52c:	33 27       	eor	r19, r19
 52e:	27 fd       	sbrc	r18, 7
 530:	30 95       	com	r19
 532:	82 17       	cp	r24, r18
 534:	93 07       	cpc	r25, r19
 536:	01 f4       	brne	.+0      	; 0x538 <_ZN6Stream9findUntilEPcjS0_j+0x6c>
 538:	21 96       	adiw	r28, 0x01	; 1
 53a:	c8 15       	cp	r28, r8
 53c:	d9 05       	cpc	r29, r9
 53e:	00 f4       	brcc	.+0      	; 0x540 <_ZN6Stream9findUntilEPcjS0_j+0x74>
 540:	01 15       	cp	r16, r1
 542:	11 05       	cpc	r17, r1
 544:	01 f0       	breq	.+0      	; 0x546 <_ZN6Stream9findUntilEPcjS0_j+0x7a>
 546:	f3 01       	movw	r30, r6
 548:	ee 0d       	add	r30, r14
 54a:	ff 1d       	adc	r31, r15
 54c:	20 81       	ld	r18, Z
 54e:	33 27       	eor	r19, r19
 550:	27 fd       	sbrc	r18, 7
 552:	30 95       	com	r19
 554:	82 17       	cp	r24, r18
 556:	93 07       	cpc	r25, r19
 558:	01 f4       	brne	.+0      	; 0x55a <_ZN6Stream9findUntilEPcjS0_j+0x8e>
 55a:	ff ef       	ldi	r31, 0xFF	; 255
 55c:	ef 1a       	sub	r14, r31
 55e:	ff 0a       	sbc	r15, r31
 560:	e0 16       	cp	r14, r16
 562:	f1 06       	cpc	r15, r17
 564:	00 f0       	brcs	.+0      	; 0x566 <_ZN6Stream9findUntilEPcjS0_j+0x9a>
 566:	00 c0       	rjmp	.+0      	; 0x568 <_ZN6Stream9findUntilEPcjS0_j+0x9c>
 568:	e1 2c       	mov	r14, r1
 56a:	f1 2c       	mov	r15, r1
 56c:	00 c0       	rjmp	.+0      	; 0x56e <_ZN6Stream9findUntilEPcjS0_j+0xa2>
 56e:	80 e0       	ldi	r24, 0x00	; 0
 570:	00 c0       	rjmp	.+0      	; 0x572 <_ZN6Stream9findUntilEPcjS0_j+0xa6>
 572:	81 e0       	ldi	r24, 0x01	; 1
 574:	df 91       	pop	r29
 576:	cf 91       	pop	r28
 578:	1f 91       	pop	r17
 57a:	0f 91       	pop	r16
 57c:	ff 90       	pop	r15
 57e:	ef 90       	pop	r14
 580:	df 90       	pop	r13
 582:	cf 90       	pop	r12
 584:	bf 90       	pop	r11
 586:	af 90       	pop	r10
 588:	9f 90       	pop	r9
 58a:	8f 90       	pop	r8
 58c:	7f 90       	pop	r7
 58e:	6f 90       	pop	r6
 590:	08 95       	ret

Disassembly of section .text._ZN6Stream4findEPcj:

00000a5e <_ZN6Stream4findEPcj>:
 a5e:	0f 93       	push	r16
 a60:	1f 93       	push	r17
 a62:	00 e0       	ldi	r16, 0x00	; 0
 a64:	10 e0       	ldi	r17, 0x00	; 0
 a66:	20 e0       	ldi	r18, 0x00	; 0
 a68:	30 e0       	ldi	r19, 0x00	; 0
 a6a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 a6e:	1f 91       	pop	r17
 a70:	0f 91       	pop	r16
 a72:	08 95       	ret

Disassembly of section .text._ZN6Stream9findUntilEPcS0_:

000014d2 <_ZN6Stream9findUntilEPcS0_>:
    14d2:	0f 93       	push	r16
    14d4:	1f 93       	push	r17
    14d6:	9a 01       	movw	r18, r20
    14d8:	fa 01       	movw	r30, r20
    14da:	01 90       	ld	r0, Z+
    14dc:	00 20       	and	r0, r0
    14de:	01 f4       	brne	.+0      	; 0x14e0 <_ZN6Stream9findUntilEPcS0_+0xe>
    14e0:	8f 01       	movw	r16, r30
    14e2:	01 50       	subi	r16, 0x01	; 1
    14e4:	11 09       	sbc	r17, r1
    14e6:	04 1b       	sub	r16, r20
    14e8:	15 0b       	sbc	r17, r21
    14ea:	fb 01       	movw	r30, r22
    14ec:	01 90       	ld	r0, Z+
    14ee:	00 20       	and	r0, r0
    14f0:	01 f4       	brne	.+0      	; 0x14f2 <_ZN6Stream9findUntilEPcS0_+0x20>
    14f2:	af 01       	movw	r20, r30
    14f4:	41 50       	subi	r20, 0x01	; 1
    14f6:	51 09       	sbc	r21, r1
    14f8:	46 1b       	sub	r20, r22
    14fa:	57 0b       	sbc	r21, r23
    14fc:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	08 95       	ret

Disassembly of section .text._ZN6Stream4findEPc:

000053b1 <_ZN6Stream4findEPc>:
    53b1:	40 e0       	ldi	r20, 0x00	; 0
    53b3:	50 e0       	ldi	r21, 0x00	; 0
    53b5:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6Stream8parseIntEc:

0000a76a <_ZN6Stream8parseIntEc>:
    a76a:	cf 92       	push	r12
    a76c:	df 92       	push	r13
    a76e:	ff 92       	push	r15
    a770:	0f 93       	push	r16
    a772:	1f 93       	push	r17
    a774:	cf 93       	push	r28
    a776:	df 93       	push	r29
    a778:	00 d0       	rcall	.+0      	; 0xa77a <_ZN6Stream8parseIntEc+0x10>
    a77a:	00 d0       	rcall	.+0      	; 0xa77c <_ZN6Stream8parseIntEc+0x12>
    a77c:	cd b7       	in	r28, 0x3d	; 61
    a77e:	de b7       	in	r29, 0x3e	; 62
    a780:	6c 01       	movw	r12, r24
    a782:	06 2f       	mov	r16, r22
    a784:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    a788:	fc 01       	movw	r30, r24
    a78a:	97 fd       	sbrc	r25, 7
    a78c:	00 c0       	rjmp	.+0      	; 0xa78e <_ZN6Stream8parseIntEc+0x24>
    a78e:	20 e0       	ldi	r18, 0x00	; 0
    a790:	30 e0       	ldi	r19, 0x00	; 0
    a792:	a9 01       	movw	r20, r18
    a794:	f1 2c       	mov	r15, r1
    a796:	11 27       	eor	r17, r17
    a798:	07 fd       	sbrc	r16, 7
    a79a:	10 95       	com	r17
    a79c:	e0 17       	cp	r30, r16
    a79e:	f1 07       	cpc	r31, r17
    a7a0:	01 f0       	breq	.+0      	; 0xa7a2 <_ZN6Stream8parseIntEc+0x38>
    a7a2:	ed 32       	cpi	r30, 0x2D	; 45
    a7a4:	f1 05       	cpc	r31, r1
    a7a6:	01 f0       	breq	.+0      	; 0xa7a8 <_ZN6Stream8parseIntEc+0x3e>
    a7a8:	cf 01       	movw	r24, r30
    a7aa:	c0 97       	sbiw	r24, 0x30	; 48
    a7ac:	0a 97       	sbiw	r24, 0x0a	; 10
    a7ae:	00 f4       	brcc	.+0      	; 0xa7b0 <_ZN6Stream8parseIntEc+0x46>
    a7b0:	aa e0       	ldi	r26, 0x0A	; 10
    a7b2:	b0 e0       	ldi	r27, 0x00	; 0
    a7b4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    a7b8:	9b 01       	movw	r18, r22
    a7ba:	ac 01       	movw	r20, r24
    a7bc:	cf 01       	movw	r24, r30
    a7be:	aa 27       	eor	r26, r26
    a7c0:	97 fd       	sbrc	r25, 7
    a7c2:	a0 95       	com	r26
    a7c4:	ba 2f       	mov	r27, r26
    a7c6:	28 0f       	add	r18, r24
    a7c8:	39 1f       	adc	r19, r25
    a7ca:	4a 1f       	adc	r20, r26
    a7cc:	5b 1f       	adc	r21, r27
    a7ce:	20 53       	subi	r18, 0x30	; 48
    a7d0:	31 09       	sbc	r19, r1
    a7d2:	41 09       	sbc	r20, r1
    a7d4:	51 09       	sbc	r21, r1
    a7d6:	00 c0       	rjmp	.+0      	; 0xa7d8 <_ZN6Stream8parseIntEc+0x6e>
    a7d8:	ff 24       	eor	r15, r15
    a7da:	f3 94       	inc	r15
    a7dc:	d6 01       	movw	r26, r12
    a7de:	ed 91       	ld	r30, X+
    a7e0:	fc 91       	ld	r31, X
    a7e2:	06 80       	ldd	r0, Z+6	; 0x06
    a7e4:	f7 81       	ldd	r31, Z+7	; 0x07
    a7e6:	e0 2d       	mov	r30, r0
    a7e8:	c6 01       	movw	r24, r12
    a7ea:	29 83       	std	Y+1, r18	; 0x01
    a7ec:	3a 83       	std	Y+2, r19	; 0x02
    a7ee:	4b 83       	std	Y+3, r20	; 0x03
    a7f0:	5c 83       	std	Y+4, r21	; 0x04
    a7f2:	09 95       	icall
    a7f4:	c6 01       	movw	r24, r12
    a7f6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    a7fa:	fc 01       	movw	r30, r24
    a7fc:	c0 97       	sbiw	r24, 0x30	; 48
    a7fe:	29 81       	ldd	r18, Y+1	; 0x01
    a800:	3a 81       	ldd	r19, Y+2	; 0x02
    a802:	4b 81       	ldd	r20, Y+3	; 0x03
    a804:	5c 81       	ldd	r21, Y+4	; 0x04
    a806:	0a 97       	sbiw	r24, 0x0a	; 10
    a808:	00 f0       	brcs	.+0      	; 0xa80a <_ZN6Stream8parseIntEc+0xa0>
    a80a:	e0 17       	cp	r30, r16
    a80c:	f1 07       	cpc	r31, r17
    a80e:	01 f0       	breq	.+0      	; 0xa810 <_ZN6Stream8parseIntEc+0xa6>
    a810:	ff 20       	and	r15, r15
    a812:	01 f0       	breq	.+0      	; 0xa814 <_ZN6Stream8parseIntEc+0xaa>
    a814:	66 27       	eor	r22, r22
    a816:	77 27       	eor	r23, r23
    a818:	cb 01       	movw	r24, r22
    a81a:	62 1b       	sub	r22, r18
    a81c:	73 0b       	sbc	r23, r19
    a81e:	84 0b       	sbc	r24, r20
    a820:	95 0b       	sbc	r25, r21
    a822:	00 c0       	rjmp	.+0      	; 0xa824 <_ZN6Stream8parseIntEc+0xba>
    a824:	60 e0       	ldi	r22, 0x00	; 0
    a826:	70 e0       	ldi	r23, 0x00	; 0
    a828:	cb 01       	movw	r24, r22
    a82a:	00 c0       	rjmp	.+0      	; 0xa82c <_ZN6Stream8parseIntEc+0xc2>
    a82c:	ca 01       	movw	r24, r20
    a82e:	b9 01       	movw	r22, r18
    a830:	0f 90       	pop	r0
    a832:	0f 90       	pop	r0
    a834:	0f 90       	pop	r0
    a836:	0f 90       	pop	r0
    a838:	df 91       	pop	r29
    a83a:	cf 91       	pop	r28
    a83c:	1f 91       	pop	r17
    a83e:	0f 91       	pop	r16
    a840:	ff 90       	pop	r15
    a842:	df 90       	pop	r13
    a844:	cf 90       	pop	r12
    a846:	08 95       	ret

Disassembly of section .text._ZN6Stream8parseIntEv:

00014fb2 <_ZN6Stream8parseIntEv>:
   14fb2:	61 e0       	ldi	r22, 0x01	; 1
   14fb4:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6Stream10parseFloatEc:

00029f6a <_ZN6Stream10parseFloatEc>:
   29f6a:	7f 92       	push	r7
   29f6c:	8f 92       	push	r8
   29f6e:	9f 92       	push	r9
   29f70:	af 92       	push	r10
   29f72:	bf 92       	push	r11
   29f74:	cf 92       	push	r12
   29f76:	df 92       	push	r13
   29f78:	ef 92       	push	r14
   29f7a:	ff 92       	push	r15
   29f7c:	0f 93       	push	r16
   29f7e:	1f 93       	push	r17
   29f80:	cf 93       	push	r28
   29f82:	df 93       	push	r29
   29f84:	ec 01       	movw	r28, r24
   29f86:	76 2e       	mov	r7, r22
   29f88:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   29f8c:	e8 2f       	mov	r30, r24
   29f8e:	87 fd       	sbrc	r24, 7
   29f90:	00 c0       	rjmp	.+0      	; 0x29f92 <_ZN6Stream10parseFloatEc+0x28>
   29f92:	81 2c       	mov	r8, r1
   29f94:	91 2c       	mov	r9, r1
   29f96:	80 e8       	ldi	r24, 0x80	; 128
   29f98:	a8 2e       	mov	r10, r24
   29f9a:	8f e3       	ldi	r24, 0x3F	; 63
   29f9c:	b8 2e       	mov	r11, r24
   29f9e:	c1 2c       	mov	r12, r1
   29fa0:	d1 2c       	mov	r13, r1
   29fa2:	76 01       	movw	r14, r12
   29fa4:	10 e0       	ldi	r17, 0x00	; 0
   29fa6:	00 e0       	ldi	r16, 0x00	; 0
   29fa8:	e7 15       	cp	r30, r7
   29faa:	01 f0       	breq	.+0      	; 0x29fac <_ZN6Stream10parseFloatEc+0x42>
   29fac:	ed 32       	cpi	r30, 0x2D	; 45
   29fae:	01 f0       	breq	.+0      	; 0x29fb0 <_ZN6Stream10parseFloatEc+0x46>
   29fb0:	ee 32       	cpi	r30, 0x2E	; 46
   29fb2:	01 f0       	breq	.+0      	; 0x29fb4 <_ZN6Stream10parseFloatEc+0x4a>
   29fb4:	80 ed       	ldi	r24, 0xD0	; 208
   29fb6:	8e 0f       	add	r24, r30
   29fb8:	8a 30       	cpi	r24, 0x0A	; 10
   29fba:	00 f4       	brcc	.+0      	; 0x29fbc <_ZN6Stream10parseFloatEc+0x52>
   29fbc:	aa e0       	ldi	r26, 0x0A	; 10
   29fbe:	b0 e0       	ldi	r27, 0x00	; 0
   29fc0:	a7 01       	movw	r20, r14
   29fc2:	96 01       	movw	r18, r12
   29fc4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   29fc8:	6b 01       	movw	r12, r22
   29fca:	7c 01       	movw	r14, r24
   29fcc:	4e 2f       	mov	r20, r30
   29fce:	55 27       	eor	r21, r21
   29fd0:	47 fd       	sbrc	r20, 7
   29fd2:	50 95       	com	r21
   29fd4:	65 2f       	mov	r22, r21
   29fd6:	75 2f       	mov	r23, r21
   29fd8:	c4 0e       	add	r12, r20
   29fda:	d5 1e       	adc	r13, r21
   29fdc:	e6 1e       	adc	r14, r22
   29fde:	f7 1e       	adc	r15, r23
   29fe0:	80 e3       	ldi	r24, 0x30	; 48
   29fe2:	c8 1a       	sub	r12, r24
   29fe4:	d1 08       	sbc	r13, r1
   29fe6:	e1 08       	sbc	r14, r1
   29fe8:	f1 08       	sbc	r15, r1
   29fea:	11 23       	and	r17, r17
   29fec:	01 f0       	breq	.+0      	; 0x29fee <_ZN6Stream10parseFloatEc+0x84>
   29fee:	2d ec       	ldi	r18, 0xCD	; 205
   29ff0:	3c ec       	ldi	r19, 0xCC	; 204
   29ff2:	4c ec       	ldi	r20, 0xCC	; 204
   29ff4:	5d e3       	ldi	r21, 0x3D	; 61
   29ff6:	c5 01       	movw	r24, r10
   29ff8:	b4 01       	movw	r22, r8
   29ffa:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   29ffe:	4b 01       	movw	r8, r22
   2a000:	5c 01       	movw	r10, r24
   2a002:	00 c0       	rjmp	.+0      	; 0x2a004 <_ZN6Stream10parseFloatEc+0x9a>
   2a004:	01 e0       	ldi	r16, 0x01	; 1
   2a006:	00 c0       	rjmp	.+0      	; 0x2a008 <_ZN6Stream10parseFloatEc+0x9e>
   2a008:	11 e0       	ldi	r17, 0x01	; 1
   2a00a:	e8 81       	ld	r30, Y
   2a00c:	f9 81       	ldd	r31, Y+1	; 0x01
   2a00e:	06 80       	ldd	r0, Z+6	; 0x06
   2a010:	f7 81       	ldd	r31, Z+7	; 0x07
   2a012:	e0 2d       	mov	r30, r0
   2a014:	ce 01       	movw	r24, r28
   2a016:	09 95       	icall
   2a018:	ce 01       	movw	r24, r28
   2a01a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2a01e:	e8 2f       	mov	r30, r24
   2a020:	90 ed       	ldi	r25, 0xD0	; 208
   2a022:	98 0f       	add	r25, r24
   2a024:	9a 30       	cpi	r25, 0x0A	; 10
   2a026:	00 f4       	brcc	.+0      	; 0x2a028 <_ZN6Stream10parseFloatEc+0xbe>
   2a028:	00 c0       	rjmp	.+0      	; 0x2a02a <_ZN6Stream10parseFloatEc+0xc0>
   2a02a:	8e 32       	cpi	r24, 0x2E	; 46
   2a02c:	01 f4       	brne	.+0      	; 0x2a02e <_ZN6Stream10parseFloatEc+0xc4>
   2a02e:	00 c0       	rjmp	.+0      	; 0x2a030 <_ZN6Stream10parseFloatEc+0xc6>
   2a030:	87 15       	cp	r24, r7
   2a032:	01 f4       	brne	.+0      	; 0x2a034 <_ZN6Stream10parseFloatEc+0xca>
   2a034:	00 c0       	rjmp	.+0      	; 0x2a036 <_ZN6Stream10parseFloatEc+0xcc>
   2a036:	00 23       	and	r16, r16
   2a038:	01 f0       	breq	.+0      	; 0x2a03a <_ZN6Stream10parseFloatEc+0xd0>
   2a03a:	f0 94       	com	r15
   2a03c:	e0 94       	com	r14
   2a03e:	d0 94       	com	r13
   2a040:	c0 94       	com	r12
   2a042:	c1 1c       	adc	r12, r1
   2a044:	d1 1c       	adc	r13, r1
   2a046:	e1 1c       	adc	r14, r1
   2a048:	f1 1c       	adc	r15, r1
   2a04a:	c7 01       	movw	r24, r14
   2a04c:	b6 01       	movw	r22, r12
   2a04e:	11 23       	and	r17, r17
   2a050:	01 f0       	breq	.+0      	; 0x2a052 <_ZN6Stream10parseFloatEc+0xe8>
   2a052:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2a056:	a5 01       	movw	r20, r10
   2a058:	94 01       	movw	r18, r8
   2a05a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2a05e:	00 c0       	rjmp	.+0      	; 0x2a060 <_ZN6Stream10parseFloatEc+0xf6>
   2a060:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2a064:	00 c0       	rjmp	.+0      	; 0x2a066 <_ZN6Stream10parseFloatEc+0xfc>
   2a066:	60 e0       	ldi	r22, 0x00	; 0
   2a068:	70 e0       	ldi	r23, 0x00	; 0
   2a06a:	cb 01       	movw	r24, r22
   2a06c:	df 91       	pop	r29
   2a06e:	cf 91       	pop	r28
   2a070:	1f 91       	pop	r17
   2a072:	0f 91       	pop	r16
   2a074:	ff 90       	pop	r15
   2a076:	ef 90       	pop	r14
   2a078:	df 90       	pop	r13
   2a07a:	cf 90       	pop	r12
   2a07c:	bf 90       	pop	r11
   2a07e:	af 90       	pop	r10
   2a080:	9f 90       	pop	r9
   2a082:	8f 90       	pop	r8
   2a084:	7f 90       	pop	r7
   2a086:	08 95       	ret

Disassembly of section .text._ZN6Stream10parseFloatEv:

00053ff2 <_ZN6Stream10parseFloatEv>:
   53ff2:	61 e0       	ldi	r22, 0x01	; 1
   53ff4:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6Stream9readBytesEPcj:

000a7fea <_ZN6Stream9readBytesEPcj>:
   a7fea:	cf 92       	push	r12
   a7fec:	df 92       	push	r13
   a7fee:	ef 92       	push	r14
   a7ff0:	ff 92       	push	r15
   a7ff2:	0f 93       	push	r16
   a7ff4:	1f 93       	push	r17
   a7ff6:	cf 93       	push	r28
   a7ff8:	df 93       	push	r29
   a7ffa:	7c 01       	movw	r14, r24
   a7ffc:	6a 01       	movw	r12, r20
   a7ffe:	eb 01       	movw	r28, r22
   a8000:	00 e0       	ldi	r16, 0x00	; 0
   a8002:	10 e0       	ldi	r17, 0x00	; 0
   a8004:	0c 15       	cp	r16, r12
   a8006:	1d 05       	cpc	r17, r13
   a8008:	01 f0       	breq	.+0      	; 0xa800a <_ZN6Stream9readBytesEPcj+0x20>
   a800a:	c7 01       	movw	r24, r14
   a800c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   a8010:	97 fd       	sbrc	r25, 7
   a8012:	00 c0       	rjmp	.+0      	; 0xa8014 <_ZN6Stream9readBytesEPcj+0x2a>
   a8014:	89 93       	st	Y+, r24
   a8016:	0f 5f       	subi	r16, 0xFF	; 255
   a8018:	1f 4f       	sbci	r17, 0xFF	; 255
   a801a:	00 c0       	rjmp	.+0      	; 0xa801c <_ZN6Stream9readBytesEPcj+0x32>
   a801c:	c8 01       	movw	r24, r16
   a801e:	df 91       	pop	r29
   a8020:	cf 91       	pop	r28
   a8022:	1f 91       	pop	r17
   a8024:	0f 91       	pop	r16
   a8026:	ff 90       	pop	r15
   a8028:	ef 90       	pop	r14
   a802a:	df 90       	pop	r13
   a802c:	cf 90       	pop	r12
   a802e:	08 95       	ret

Disassembly of section .text._ZN6Stream14readBytesUntilEcPcj:

0015001a <_ZN6Stream14readBytesUntilEcPcj>:
  15001a:	af 92       	push	r10
  15001c:	bf 92       	push	r11
  15001e:	cf 92       	push	r12
  150020:	df 92       	push	r13
  150022:	ef 92       	push	r14
  150024:	ff 92       	push	r15
  150026:	0f 93       	push	r16
  150028:	1f 93       	push	r17
  15002a:	cf 93       	push	r28
  15002c:	df 93       	push	r29
  15002e:	6c 01       	movw	r12, r24
  150030:	79 01       	movw	r14, r18
  150032:	21 15       	cp	r18, r1
  150034:	31 05       	cpc	r19, r1
  150036:	01 f0       	breq	.+0      	; 0x150038 <_ZN6Stream14readBytesUntilEcPcj+0x1e>
  150038:	8a 01       	movw	r16, r20
  15003a:	c0 e0       	ldi	r28, 0x00	; 0
  15003c:	d0 e0       	ldi	r29, 0x00	; 0
  15003e:	a6 2e       	mov	r10, r22
  150040:	bb 24       	eor	r11, r11
  150042:	a7 fc       	sbrc	r10, 7
  150044:	b0 94       	com	r11
  150046:	c6 01       	movw	r24, r12
  150048:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  15004c:	97 fd       	sbrc	r25, 7
  15004e:	00 c0       	rjmp	.+0      	; 0x150050 <_ZN6Stream14readBytesUntilEcPcj+0x36>
  150050:	8a 15       	cp	r24, r10
  150052:	9b 05       	cpc	r25, r11
  150054:	01 f0       	breq	.+0      	; 0x150056 <_ZN6Stream14readBytesUntilEcPcj+0x3c>
  150056:	f8 01       	movw	r30, r16
  150058:	81 93       	st	Z+, r24
  15005a:	8f 01       	movw	r16, r30
  15005c:	21 96       	adiw	r28, 0x01	; 1
  15005e:	ce 15       	cp	r28, r14
  150060:	df 05       	cpc	r29, r15
  150062:	01 f4       	brne	.+0      	; 0x150064 <_ZN6Stream14readBytesUntilEcPcj+0x4a>
  150064:	00 c0       	rjmp	.+0      	; 0x150066 <_ZN6Stream14readBytesUntilEcPcj+0x4c>
  150066:	80 e0       	ldi	r24, 0x00	; 0
  150068:	90 e0       	ldi	r25, 0x00	; 0
  15006a:	00 c0       	rjmp	.+0      	; 0x15006c <_ZN6Stream14readBytesUntilEcPcj+0x52>
  15006c:	ce 01       	movw	r24, r28
  15006e:	df 91       	pop	r29
  150070:	cf 91       	pop	r28
  150072:	1f 91       	pop	r17
  150074:	0f 91       	pop	r16
  150076:	ff 90       	pop	r15
  150078:	ef 90       	pop	r14
  15007a:	df 90       	pop	r13
  15007c:	cf 90       	pop	r12
  15007e:	bf 90       	pop	r11
  150080:	af 90       	pop	r10
  150082:	08 95       	ret

Disassembly of section .text._ZN6Stream10readStringEv:

002a009e <_ZN6Stream10readStringEv>:
  2a009e:	0f 93       	push	r16
  2a00a0:	1f 93       	push	r17
  2a00a2:	cf 93       	push	r28
  2a00a4:	df 93       	push	r29
  2a00a6:	ec 01       	movw	r28, r24
  2a00a8:	8b 01       	movw	r16, r22
  2a00aa:	60 e0       	ldi	r22, 0x00	; 0
  2a00ac:	70 e0       	ldi	r23, 0x00	; 0
  2a00ae:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2a00b2:	c8 01       	movw	r24, r16
  2a00b4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2a00b8:	97 fd       	sbrc	r25, 7
  2a00ba:	00 c0       	rjmp	.+0      	; 0x2a00bc <_ZN6Stream10readStringEv+0x1e>
  2a00bc:	68 2f       	mov	r22, r24
  2a00be:	ce 01       	movw	r24, r28
  2a00c0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2a00c4:	00 c0       	rjmp	.+0      	; 0x2a00c6 <_ZN6Stream10readStringEv+0x28>
  2a00c6:	ce 01       	movw	r24, r28
  2a00c8:	df 91       	pop	r29
  2a00ca:	cf 91       	pop	r28
  2a00cc:	1f 91       	pop	r17
  2a00ce:	0f 91       	pop	r16
  2a00d0:	08 95       	ret

Disassembly of section .text._ZN6Stream15readStringUntilEc:

00540170 <_ZN6Stream15readStringUntilEc>:
  540170:	ef 92       	push	r14
  540172:	ff 92       	push	r15
  540174:	0f 93       	push	r16
  540176:	1f 93       	push	r17
  540178:	cf 93       	push	r28
  54017a:	df 93       	push	r29
  54017c:	ec 01       	movw	r28, r24
  54017e:	8b 01       	movw	r16, r22
  540180:	e4 2e       	mov	r14, r20
  540182:	60 e0       	ldi	r22, 0x00	; 0
  540184:	70 e0       	ldi	r23, 0x00	; 0
  540186:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  54018a:	c8 01       	movw	r24, r16
  54018c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  540190:	ff 24       	eor	r15, r15
  540192:	e7 fc       	sbrc	r14, 7
  540194:	f0 94       	com	r15
  540196:	97 fd       	sbrc	r25, 7
  540198:	00 c0       	rjmp	.+0      	; 0x54019a <_ZN6Stream15readStringUntilEc+0x2a>
  54019a:	8e 15       	cp	r24, r14
  54019c:	9f 05       	cpc	r25, r15
  54019e:	01 f0       	breq	.+0      	; 0x5401a0 <_ZN6Stream15readStringUntilEc+0x30>
  5401a0:	68 2f       	mov	r22, r24
  5401a2:	ce 01       	movw	r24, r28
  5401a4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  5401a8:	c8 01       	movw	r24, r16
  5401aa:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  5401ae:	00 c0       	rjmp	.+0      	; 0x5401b0 <_ZN6Stream15readStringUntilEc+0x40>
  5401b0:	ce 01       	movw	r24, r28
  5401b2:	df 91       	pop	r29
  5401b4:	cf 91       	pop	r28
  5401b6:	1f 91       	pop	r17
  5401b8:	0f 91       	pop	r16
  5401ba:	ff 90       	pop	r15
  5401bc:	ef 90       	pop	r14
  5401be:	08 95       	ret

Tone.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000af8  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      0000127a  00000000  00000000  00000b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Z4tonehjm 000002ca  00000000  00000000  00001da6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._Z12disableTimerh 00000008  00000000  00000000  00002070  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._Z6noToneh 0000002a  00000000  00000000  00002078  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.TIMER2_COMPA_vect 000000b8  00000000  00000000  000020a2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .progmem.data._ZL21tone_pin_to_timer_PGM 00000001  00000000  00000000  0000215a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data._ZL9tone_pins 00000001  00000000  00000000  0000215b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss.timer2_pin_mask 00000001  00000000  00000000  0000215c  2**0
                  ALLOC
 12 .bss.timer2_pin_port 00000002  00000000  00000000  0000215c  2**0
                  ALLOC
 13 .bss.timer2_toggle_count 00000004  00000000  00000000  0000215c  2**0
                  ALLOC
 14 .bss.timer1_pin_mask 00000001  00000000  00000000  0000215c  2**0
                  ALLOC
 15 .bss.timer1_pin_port 00000002  00000000  00000000  0000215c  2**0
                  ALLOC
 16 .bss.timer1_toggle_count 00000004  00000000  00000000  0000215c  2**0
                  ALLOC
 17 .bss.timer0_pin_mask 00000001  00000000  00000000  0000215c  2**0
                  ALLOC
 18 .bss.timer0_pin_port 00000002  00000000  00000000  0000215c  2**0
                  ALLOC
 19 .bss.timer0_toggle_count 00000004  00000000  00000000  0000215c  2**0
                  ALLOC
 20 .comment      00000012  00000000  00000000  0000215c  2**0
                  CONTENTS, READONLY

Disassembly of section .text._Z4tonehjm:

00000000 <_Z4tonehjm>:
#endif


#ifdef USE_TIMER2
ISR(TIMER2_COMPA_vect)
{
   0:	3f 92       	push	r3
   2:	4f 92       	push	r4
   4:	5f 92       	push	r5
   6:	6f 92       	push	r6
   8:	7f 92       	push	r7
   a:	8f 92       	push	r8
   c:	9f 92       	push	r9
   e:	af 92       	push	r10
  10:	bf 92       	push	r11
  12:	cf 92       	push	r12
  14:	df 92       	push	r13
  16:	ef 92       	push	r14
  18:	ff 92       	push	r15
  1a:	0f 93       	push	r16
  1c:	1f 93       	push	r17
  1e:	cf 93       	push	r28
  20:	df 93       	push	r29

  if (timer2_toggle_count != 0)
  22:	00 d0       	rcall	.+0      	; 0x24 <_Z4tonehjm+0x24>
  24:	00 d0       	rcall	.+0      	; 0x26 <_Z4tonehjm+0x26>
  26:	cd b7       	in	r28, 0x3d	; 61
  28:	de b7       	in	r29, 0x3e	; 62
  2a:	8b 01       	movw	r16, r22
  2c:	29 83       	std	Y+1, r18	; 0x01
  2e:	3a 83       	std	Y+2, r19	; 0x02
  30:	4b 83       	std	Y+3, r20	; 0x03
  32:	5c 83       	std	Y+4, r21	; 0x04
  34:	90 91 00 00 	lds	r25, 0x0000
  38:	98 17       	cp	r25, r24
  {
    // toggle the pin
    *timer2_pin_port ^= timer2_pin_mask;
  3a:	01 f0       	breq	.+0      	; 0x3c <_Z4tonehjm+0x3c>
  3c:	9f 3f       	cpi	r25, 0xFF	; 255
  3e:	01 f0       	breq	.+0      	; 0x40 <_Z4tonehjm+0x40>
  40:	00 c0       	rjmp	.+0      	; 0x42 <_Z4tonehjm+0x42>
  42:	00 c0       	rjmp	.+0      	; 0x44 <_Z4tonehjm+0x44>
  44:	e0 e0       	ldi	r30, 0x00	; 0
  46:	f0 e0       	ldi	r31, 0x00	; 0
  48:	34 90       	lpm	r3, Z
  4a:	00 c0       	rjmp	.+0      	; 0x4c <_Z4tonehjm+0x4c>

    if (timer2_toggle_count > 0)
  4c:	80 93 00 00 	sts	0x0000, r24
  50:	e0 e0       	ldi	r30, 0x00	; 0
  52:	f0 e0       	ldi	r31, 0x00	; 0
  54:	e4 91       	lpm	r30, Z
  56:	ef 3f       	cpi	r30, 0xFF	; 255
  58:	01 f4       	brne	.+0      	; 0x5a <_Z4tonehjm+0x5a>
  5a:	00 c0       	rjmp	.+0      	; 0x5c <_Z4tonehjm+0x5c>
  5c:	e1 30       	cpi	r30, 0x01	; 1
  5e:	01 f4       	brne	.+0      	; 0x60 <_Z4tonehjm+0x60>
  60:	1f bc       	out	0x2f, r1	; 47
  62:	1e bc       	out	0x2e, r1	; 46
  64:	9e b5       	in	r25, 0x2e	; 46
      timer2_toggle_count--;
  66:	98 60       	ori	r25, 0x08	; 8
  68:	9e bd       	out	0x2e, r25	; 46
  6a:	9e b5       	in	r25, 0x2e	; 46
  6c:	91 60       	ori	r25, 0x01	; 1
  6e:	9e bd       	out	0x2e, r25	; 46
  70:	28 2f       	mov	r18, r24
  72:	30 e0       	ldi	r19, 0x00	; 0
  74:	f9 01       	movw	r30, r18
  76:	e0 50       	subi	r30, 0x00	; 0
  78:	f0 40       	sbci	r31, 0x00	; 0
  7a:	e4 91       	lpm	r30, Z
  7c:	f0 e0       	ldi	r31, 0x00	; 0
  7e:	ee 0f       	add	r30, r30
  80:	ff 1f       	adc	r31, r31
  82:	e0 50       	subi	r30, 0x00	; 0
  84:	f0 40       	sbci	r31, 0x00	; 0
  86:	45 91       	lpm	r20, Z+
  88:	54 91       	lpm	r21, Z
  8a:	50 93 00 00 	sts	0x0000, r21
  else
  {
    // need to call noTone() so that the tone_pins[] entry is reset, so the
    // timer gets initialized next time we call tone().
    // XXX: this assumes timer 2 is always the first one used.
    noTone(tone_pins[0]);
  8e:	40 93 00 00 	sts	0x0000, r20
  92:	f9 01       	movw	r30, r18
  94:	e0 50       	subi	r30, 0x00	; 0
//    disableTimer(2);
//    *timer2_pin_port &= ~(timer2_pin_mask);  // keep pin low after stop
  }
}
  96:	f0 40       	sbci	r31, 0x00	; 0
  98:	24 91       	lpm	r18, Z
  9a:	20 93 00 00 	sts	0x0000, r18
  9e:	33 24       	eor	r3, r3
  a0:	33 94       	inc	r3
  a2:	00 c0       	rjmp	.+0      	; 0xa4 <_Z4tonehjm+0xa4>
  a4:	3e 2e       	mov	r3, r30
  a6:	37 fc       	sbrc	r3, 7
  a8:	00 c0       	rjmp	.+0      	; 0xaa <_Z4tonehjm+0xaa>
  aa:	61 e0       	ldi	r22, 0x01	; 1
  ac:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
  b0:	28 01       	movw	r4, r16
  b2:	61 2c       	mov	r6, r1
  b4:	71 2c       	mov	r7, r1
  b6:	83 2d       	mov	r24, r3
  b8:	8d 7f       	andi	r24, 0xFD	; 253
  ba:	01 f0       	breq	.+0      	; 0xbc <_Z4tonehjm+0xbc>
  bc:	00 c0       	rjmp	.+0      	; 0xbe <_Z4tonehjm+0xbe>
  be:	60 e2       	ldi	r22, 0x20	; 32
  c0:	71 ea       	ldi	r23, 0xA1	; 161
  c2:	87 e0       	ldi	r24, 0x07	; 7
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	a3 01       	movw	r20, r6
  c8:	92 01       	movw	r18, r4
  ca:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
  ce:	49 01       	movw	r8, r18
  d0:	5a 01       	movw	r10, r20
  d2:	69 01       	movw	r12, r18
  d4:	7a 01       	movw	r14, r20
  d6:	81 e0       	ldi	r24, 0x01	; 1
  d8:	c8 1a       	sub	r12, r24
  da:	d1 08       	sbc	r13, r1
  dc:	e1 08       	sbc	r14, r1
  de:	f1 08       	sbc	r15, r1
  e0:	9f ef       	ldi	r25, 0xFF	; 255
  e2:	c9 16       	cp	r12, r25
  e4:	d1 04       	cpc	r13, r1
  e6:	e1 04       	cpc	r14, r1
  e8:	f1 04       	cpc	r15, r1
  ea:	01 f0       	breq	.+0      	; 0xec <_Z4tonehjm+0xec>
  ec:	00 f4       	brcc	.+0      	; 0xee <_Z4tonehjm+0xee>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <_Z4tonehjm+0xf0>
  f0:	64 e2       	ldi	r22, 0x24	; 36
  f2:	74 ef       	ldi	r23, 0xF4	; 244
  f4:	80 e0       	ldi	r24, 0x00	; 0
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	a3 01       	movw	r20, r6
  fa:	92 01       	movw	r18, r4
  fc:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 100:	69 01       	movw	r12, r18
 102:	7a 01       	movw	r14, r20
 104:	a1 e0       	ldi	r26, 0x01	; 1
 106:	ca 1a       	sub	r12, r26
 108:	d1 08       	sbc	r13, r1
 10a:	e1 08       	sbc	r14, r1
 10c:	f1 08       	sbc	r15, r1
 10e:	b2 e0       	ldi	r27, 0x02	; 2
 110:	3b 12       	cpse	r3, r27
 112:	00 c0       	rjmp	.+0      	; 0x114 <_Z4tonehjm+0x114>
 114:	ef ef       	ldi	r30, 0xFF	; 255
 116:	ce 16       	cp	r12, r30
 118:	d1 04       	cpc	r13, r1
 11a:	e1 04       	cpc	r14, r1
 11c:	f1 04       	cpc	r15, r1
 11e:	01 f0       	breq	.+0      	; 0x120 <_Z4tonehjm+0x120>
 120:	00 f4       	brcc	.+0      	; 0x122 <_Z4tonehjm+0x122>
 122:	00 c0       	rjmp	.+0      	; 0x124 <_Z4tonehjm+0x124>
 124:	69 e0       	ldi	r22, 0x09	; 9
 126:	7d e3       	ldi	r23, 0x3D	; 61
 128:	80 e0       	ldi	r24, 0x00	; 0
 12a:	90 e0       	ldi	r25, 0x00	; 0
 12c:	a3 01       	movw	r20, r6
 12e:	92 01       	movw	r18, r4
 130:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 134:	69 01       	movw	r12, r18
 136:	7a 01       	movw	r14, r20
 138:	f1 e0       	ldi	r31, 0x01	; 1
 13a:	cf 1a       	sub	r12, r31
 13c:	d1 08       	sbc	r13, r1
 13e:	e1 08       	sbc	r14, r1
 140:	f1 08       	sbc	r15, r1
 142:	8f ef       	ldi	r24, 0xFF	; 255
 144:	c8 16       	cp	r12, r24
 146:	d1 04       	cpc	r13, r1
 148:	e1 04       	cpc	r14, r1
 14a:	f1 04       	cpc	r15, r1
 14c:	01 f0       	breq	.+0      	; 0x14e <_Z4tonehjm+0x14e>
 14e:	00 f4       	brcc	.+0      	; 0x150 <_Z4tonehjm+0x150>
 150:	00 c0       	rjmp	.+0      	; 0x152 <_Z4tonehjm+0x152>
 152:	75 01       	movw	r14, r10
 154:	64 01       	movw	r12, r8
 156:	56 e0       	ldi	r21, 0x06	; 6
 158:	f6 94       	lsr	r15
 15a:	e7 94       	ror	r14
 15c:	d7 94       	ror	r13
 15e:	c7 94       	ror	r12
 160:	5a 95       	dec	r21
 162:	01 f4       	brne	.+0      	; 0x164 <_Z4tonehjm+0x164>
 164:	91 e0       	ldi	r25, 0x01	; 1
 166:	c9 1a       	sub	r12, r25
 168:	d1 08       	sbc	r13, r1
 16a:	e1 08       	sbc	r14, r1
 16c:	f1 08       	sbc	r15, r1
 16e:	a2 e0       	ldi	r26, 0x02	; 2
 170:	3a 12       	cpse	r3, r26
 172:	00 c0       	rjmp	.+0      	; 0x174 <_Z4tonehjm+0x174>
 174:	bf ef       	ldi	r27, 0xFF	; 255
 176:	cb 16       	cp	r12, r27
 178:	d1 04       	cpc	r13, r1
 17a:	e1 04       	cpc	r14, r1
 17c:	f1 04       	cpc	r15, r1
 17e:	01 f0       	breq	.+0      	; 0x180 <_Z4tonehjm+0x180>
 180:	00 f4       	brcc	.+0      	; 0x182 <_Z4tonehjm+0x182>
 182:	00 c0       	rjmp	.+0      	; 0x184 <_Z4tonehjm+0x184>
 184:	75 01       	movw	r14, r10
 186:	64 01       	movw	r12, r8
 188:	47 e0       	ldi	r20, 0x07	; 7
 18a:	f6 94       	lsr	r15
 18c:	e7 94       	ror	r14
 18e:	d7 94       	ror	r13
 190:	c7 94       	ror	r12
 192:	4a 95       	dec	r20
 194:	01 f4       	brne	.+0      	; 0x196 <_Z4tonehjm+0x196>
 196:	e1 e0       	ldi	r30, 0x01	; 1
 198:	ce 1a       	sub	r12, r30
 19a:	d1 08       	sbc	r13, r1
 19c:	e1 08       	sbc	r14, r1
 19e:	f1 08       	sbc	r15, r1
 1a0:	ff ef       	ldi	r31, 0xFF	; 255
 1a2:	cf 16       	cp	r12, r31
 1a4:	d1 04       	cpc	r13, r1
 1a6:	e1 04       	cpc	r14, r1
 1a8:	f1 04       	cpc	r15, r1
 1aa:	01 f0       	breq	.+0      	; 0x1ac <_Z4tonehjm+0x1ac>
 1ac:	00 f4       	brcc	.+0      	; 0x1ae <_Z4tonehjm+0x1ae>
 1ae:	00 c0       	rjmp	.+0      	; 0x1b0 <_Z4tonehjm+0x1b0>
 1b0:	ff 24       	eor	r15, r15
 1b2:	eb 2c       	mov	r14, r11
 1b4:	da 2c       	mov	r13, r10
 1b6:	c9 2c       	mov	r12, r9
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	c8 1a       	sub	r12, r24
 1bc:	d1 08       	sbc	r13, r1
 1be:	e1 08       	sbc	r14, r1
 1c0:	f1 08       	sbc	r15, r1
 1c2:	9f ef       	ldi	r25, 0xFF	; 255
 1c4:	c9 16       	cp	r12, r25
 1c6:	d1 04       	cpc	r13, r1
 1c8:	e1 04       	cpc	r14, r1
 1ca:	f1 04       	cpc	r15, r1
 1cc:	01 f0       	breq	.+0      	; 0x1ce <_Z4tonehjm+0x1ce>
 1ce:	00 f0       	brcs	.+0      	; 0x1d0 <_Z4tonehjm+0x1d0>
 1d0:	75 01       	movw	r14, r10
 1d2:	64 01       	movw	r12, r8
 1d4:	2a e0       	ldi	r18, 0x0A	; 10
 1d6:	f6 94       	lsr	r15
 1d8:	e7 94       	ror	r14
 1da:	d7 94       	ror	r13
 1dc:	c7 94       	ror	r12
 1de:	2a 95       	dec	r18
 1e0:	01 f4       	brne	.+0      	; 0x1e2 <_Z4tonehjm+0x1e2>
 1e2:	a1 e0       	ldi	r26, 0x01	; 1
 1e4:	ca 1a       	sub	r12, r26
 1e6:	d1 08       	sbc	r13, r1
 1e8:	e1 08       	sbc	r14, r1
 1ea:	f1 08       	sbc	r15, r1
 1ec:	00 c0       	rjmp	.+0      	; 0x1ee <_Z4tonehjm+0x1ee>
 1ee:	60 e2       	ldi	r22, 0x20	; 32
 1f0:	71 ea       	ldi	r23, 0xA1	; 161
 1f2:	87 e0       	ldi	r24, 0x07	; 7
 1f4:	90 e0       	ldi	r25, 0x00	; 0
 1f6:	a3 01       	movw	r20, r6
 1f8:	92 01       	movw	r18, r4
 1fa:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 1fe:	69 01       	movw	r12, r18
 200:	7a 01       	movw	r14, r20
 202:	b1 e0       	ldi	r27, 0x01	; 1
 204:	cb 1a       	sub	r12, r27
 206:	d1 08       	sbc	r13, r1
 208:	e1 08       	sbc	r14, r1
 20a:	f1 08       	sbc	r15, r1
 20c:	c1 14       	cp	r12, r1
 20e:	d1 04       	cpc	r13, r1
 210:	e1 e0       	ldi	r30, 0x01	; 1
 212:	ee 06       	cpc	r14, r30
 214:	f1 04       	cpc	r15, r1
 216:	00 f0       	brcs	.+0      	; 0x218 <_Z4tonehjm+0x218>
 218:	69 01       	movw	r12, r18
 21a:	7a 01       	movw	r14, r20
 21c:	96 e0       	ldi	r25, 0x06	; 6
 21e:	f6 94       	lsr	r15
 220:	e7 94       	ror	r14
 222:	d7 94       	ror	r13
 224:	c7 94       	ror	r12
 226:	9a 95       	dec	r25
 228:	01 f4       	brne	.+0      	; 0x22a <_Z4tonehjm+0x22a>
 22a:	f1 e0       	ldi	r31, 0x01	; 1
 22c:	cf 1a       	sub	r12, r31
 22e:	d1 08       	sbc	r13, r1
 230:	e1 08       	sbc	r14, r1
 232:	f1 08       	sbc	r15, r1
 234:	93 e0       	ldi	r25, 0x03	; 3
 236:	00 c0       	rjmp	.+0      	; 0x238 <_Z4tonehjm+0x238>
 238:	91 e0       	ldi	r25, 0x01	; 1
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	38 12       	cpse	r3, r24
 23e:	00 c0       	rjmp	.+0      	; 0x240 <_Z4tonehjm+0x240>
 240:	8e b5       	in	r24, 0x2e	; 46
 242:	88 7f       	andi	r24, 0xF8	; 248
 244:	89 2b       	or	r24, r25
 246:	8e bd       	out	0x2e, r24	; 46
 248:	89 81       	ldd	r24, Y+1	; 0x01
 24a:	9a 81       	ldd	r25, Y+2	; 0x02
 24c:	ab 81       	ldd	r26, Y+3	; 0x03
 24e:	bc 81       	ldd	r27, Y+4	; 0x04
 250:	89 2b       	or	r24, r25
 252:	8a 2b       	or	r24, r26
 254:	8b 2b       	or	r24, r27
 256:	01 f0       	breq	.+0      	; 0x258 <_Z4tonehjm+0x258>
 258:	d8 01       	movw	r26, r16
 25a:	aa 0f       	add	r26, r26
 25c:	bb 1f       	adc	r27, r27
 25e:	29 81       	ldd	r18, Y+1	; 0x01
 260:	3a 81       	ldd	r19, Y+2	; 0x02
 262:	4b 81       	ldd	r20, Y+3	; 0x03
 264:	5c 81       	ldd	r21, Y+4	; 0x04
 266:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 26a:	28 ee       	ldi	r18, 0xE8	; 232
 26c:	33 e0       	ldi	r19, 0x03	; 3
 26e:	40 e0       	ldi	r20, 0x00	; 0
 270:	50 e0       	ldi	r21, 0x00	; 0
 272:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 276:	00 c0       	rjmp	.+0      	; 0x278 <_Z4tonehjm+0x278>
 278:	2f ef       	ldi	r18, 0xFF	; 255
 27a:	3f ef       	ldi	r19, 0xFF	; 255
 27c:	a9 01       	movw	r20, r18
 27e:	91 e0       	ldi	r25, 0x01	; 1
 280:	39 12       	cpse	r3, r25
 282:	00 c0       	rjmp	.+0      	; 0x284 <_Z4tonehjm+0x284>
 284:	db bc       	out	0x2b, r13	; 43
 286:	ca bc       	out	0x2a, r12	; 42
 288:	20 93 00 00 	sts	0x0000, r18
 28c:	30 93 00 00 	sts	0x0000, r19
 290:	40 93 00 00 	sts	0x0000, r20
 294:	50 93 00 00 	sts	0x0000, r21
 298:	89 b7       	in	r24, 0x39	; 57
 29a:	80 61       	ori	r24, 0x10	; 16
 29c:	89 bf       	out	0x39, r24	; 57
 29e:	0f 90       	pop	r0
 2a0:	0f 90       	pop	r0
 2a2:	0f 90       	pop	r0
 2a4:	0f 90       	pop	r0
 2a6:	df 91       	pop	r29
 2a8:	cf 91       	pop	r28
 2aa:	1f 91       	pop	r17
 2ac:	0f 91       	pop	r16
 2ae:	ff 90       	pop	r15
 2b0:	ef 90       	pop	r14
 2b2:	df 90       	pop	r13
 2b4:	cf 90       	pop	r12
 2b6:	bf 90       	pop	r11
 2b8:	af 90       	pop	r10
 2ba:	9f 90       	pop	r9
 2bc:	8f 90       	pop	r8
 2be:	7f 90       	pop	r7
 2c0:	6f 90       	pop	r6
 2c2:	5f 90       	pop	r5
 2c4:	4f 90       	pop	r4
 2c6:	3f 90       	pop	r3
 2c8:	08 95       	ret

Disassembly of section .text._Z12disableTimerh:

000002ca <_Z12disableTimerh>:
 2ca:	81 11       	cpse	r24, r1
 2cc:	00 c0       	rjmp	.+0      	; 0x2ce <_Z12disableTimerh+0x4>
 2ce:	19 be       	out	0x39, r1	; 57
 2d0:	08 95       	ret

Disassembly of section .text._Z6noToneh:

0000059c <_Z6noToneh>:
 59c:	cf 93       	push	r28
 59e:	c8 2f       	mov	r28, r24
 5a0:	80 91 00 00 	lds	r24, 0x0000
 5a4:	8c 13       	cpse	r24, r28
 5a6:	00 c0       	rjmp	.+0      	; 0x5a8 <_Z6noToneh+0xc>
 5a8:	e0 e0       	ldi	r30, 0x00	; 0
 5aa:	f0 e0       	ldi	r31, 0x00	; 0
 5ac:	84 91       	lpm	r24, Z
 5ae:	9f ef       	ldi	r25, 0xFF	; 255
 5b0:	90 93 00 00 	sts	0x0000, r25
 5b4:	00 c0       	rjmp	.+0      	; 0x5b6 <_Z6noToneh+0x1a>
 5b6:	8f ef       	ldi	r24, 0xFF	; 255
 5b8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 5bc:	60 e0       	ldi	r22, 0x00	; 0
 5be:	8c 2f       	mov	r24, r28
 5c0:	cf 91       	pop	r28
 5c2:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text.TIMER2_COMPA_vect:

00000b62 <TIMER2_COMPA_vect>:
 b62:	1f 92       	push	r1
 b64:	0f 92       	push	r0
 b66:	0f b6       	in	r0, 0x3f	; 63
 b68:	0f 92       	push	r0
 b6a:	11 24       	eor	r1, r1
 b6c:	2f 93       	push	r18
 b6e:	3f 93       	push	r19
 b70:	4f 93       	push	r20
 b72:	5f 93       	push	r21
 b74:	6f 93       	push	r22
 b76:	7f 93       	push	r23
 b78:	8f 93       	push	r24
 b7a:	9f 93       	push	r25
 b7c:	af 93       	push	r26
 b7e:	bf 93       	push	r27
 b80:	ef 93       	push	r30
 b82:	ff 93       	push	r31
 b84:	80 91 00 00 	lds	r24, 0x0000
 b88:	90 91 00 00 	lds	r25, 0x0000
 b8c:	a0 91 00 00 	lds	r26, 0x0000
 b90:	b0 91 00 00 	lds	r27, 0x0000
 b94:	89 2b       	or	r24, r25
 b96:	8a 2b       	or	r24, r26
 b98:	8b 2b       	or	r24, r27
 b9a:	01 f0       	breq	.+0      	; 0xb9c <TIMER2_COMPA_vect+0x3a>
 b9c:	90 91 00 00 	lds	r25, 0x0000
 ba0:	e0 91 00 00 	lds	r30, 0x0000
 ba4:	f0 91 00 00 	lds	r31, 0x0000
 ba8:	80 81       	ld	r24, Z
 baa:	89 27       	eor	r24, r25
 bac:	80 83       	st	Z, r24
 bae:	80 91 00 00 	lds	r24, 0x0000
 bb2:	90 91 00 00 	lds	r25, 0x0000
 bb6:	a0 91 00 00 	lds	r26, 0x0000
 bba:	b0 91 00 00 	lds	r27, 0x0000
 bbe:	18 16       	cp	r1, r24
 bc0:	19 06       	cpc	r1, r25
 bc2:	1a 06       	cpc	r1, r26
 bc4:	1b 06       	cpc	r1, r27
 bc6:	04 f4       	brge	.+0      	; 0xbc8 <TIMER2_COMPA_vect+0x66>
 bc8:	80 91 00 00 	lds	r24, 0x0000
 bcc:	90 91 00 00 	lds	r25, 0x0000
 bd0:	a0 91 00 00 	lds	r26, 0x0000
 bd4:	b0 91 00 00 	lds	r27, 0x0000
 bd8:	01 97       	sbiw	r24, 0x01	; 1
 bda:	a1 09       	sbc	r26, r1
 bdc:	b1 09       	sbc	r27, r1
 bde:	80 93 00 00 	sts	0x0000, r24
 be2:	90 93 00 00 	sts	0x0000, r25
 be6:	a0 93 00 00 	sts	0x0000, r26
 bea:	b0 93 00 00 	sts	0x0000, r27
 bee:	00 c0       	rjmp	.+0      	; 0xbf0 <TIMER2_COMPA_vect+0x8e>
 bf0:	80 91 00 00 	lds	r24, 0x0000
 bf4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 bf8:	ff 91       	pop	r31
 bfa:	ef 91       	pop	r30
 bfc:	bf 91       	pop	r27
 bfe:	af 91       	pop	r26
 c00:	9f 91       	pop	r25
 c02:	8f 91       	pop	r24
 c04:	7f 91       	pop	r23
 c06:	6f 91       	pop	r22
 c08:	5f 91       	pop	r21
 c0a:	4f 91       	pop	r20
 c0c:	3f 91       	pop	r19
 c0e:	2f 91       	pop	r18
 c10:	0f 90       	pop	r0
 c12:	0f be       	out	0x3f, r0	; 63
 c14:	0f 90       	pop	r0
 c16:	1f 90       	pop	r1
 c18:	18 95       	reti

USBCore.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000066c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001087  00000000  00000000  000006a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  00001727  2**0
                  CONTENTS, READONLY

WInterrupts.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000007c8  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000f80  00000000  00000000  000007fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.attachInterrupt 0000003e  00000000  00000000  0000177c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.detachInterrupt 00000024  00000000  00000000  000017ba  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__vector_1 0000005a  00000000  00000000  000017de  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.__vector_2 0000005a  00000000  00000000  00001838  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .bss.intFunc  00000004  00000000  00000000  00001892  2**0
                  ALLOC
 10 .comment      00000012  00000000  00000000  00001892  2**0
                  CONTENTS, READONLY

Disassembly of section .text.attachInterrupt:

00000000 <attachInterrupt>:
ISR(INT0_vect) {
  if(intFunc[EXTERNAL_INT_0])
    intFunc[EXTERNAL_INT_0]();
}

ISR(INT1_vect) {
   0:	82 30       	cpi	r24, 0x02	; 2
   2:	00 f4       	brcc	.+0      	; 0x4 <attachInterrupt+0x4>
   4:	e8 2f       	mov	r30, r24
   6:	f0 e0       	ldi	r31, 0x00	; 0
   8:	ee 0f       	add	r30, r30
   a:	ff 1f       	adc	r31, r31
   c:	e0 50       	subi	r30, 0x00	; 0
   e:	f0 40       	sbci	r31, 0x00	; 0
  10:	71 83       	std	Z+1, r23	; 0x01
  12:	60 83       	st	Z, r22
  14:	81 30       	cpi	r24, 0x01	; 1
  16:	01 f0       	breq	.+0      	; 0x18 <attachInterrupt+0x18>
  18:	85 b7       	in	r24, 0x35	; 53
  1a:	8c 7f       	andi	r24, 0xFC	; 252
  1c:	84 2b       	or	r24, r20
  1e:	85 bf       	out	0x35, r24	; 53
  20:	8b b7       	in	r24, 0x3b	; 59
  if(intFunc[EXTERNAL_INT_1])
  22:	80 64       	ori	r24, 0x40	; 64
  24:	00 c0       	rjmp	.+0      	; 0x26 <attachInterrupt+0x26>
  26:	85 b7       	in	r24, 0x35	; 53
  28:	44 0f       	add	r20, r20
  2a:	55 1f       	adc	r21, r21
  2c:	44 0f       	add	r20, r20
    intFunc[EXTERNAL_INT_1]();
  2e:	55 1f       	adc	r21, r21
  30:	83 7f       	andi	r24, 0xF3	; 243
  32:	84 2b       	or	r24, r20
  34:	85 bf       	out	0x35, r24	; 53
  36:	8b b7       	in	r24, 0x3b	; 59
}
  38:	80 68       	ori	r24, 0x80	; 128
  3a:	8b bf       	out	0x3b, r24	; 59
  3c:	08 95       	ret

Disassembly of section .text.detachInterrupt:

0000003e <detachInterrupt>:
  3e:	82 30       	cpi	r24, 0x02	; 2
  40:	00 f4       	brcc	.+0      	; 0x42 <detachInterrupt+0x4>
  42:	9b b7       	in	r25, 0x3b	; 59
  44:	81 30       	cpi	r24, 0x01	; 1
  46:	01 f0       	breq	.+0      	; 0x48 <detachInterrupt+0xa>
  48:	9f 7b       	andi	r25, 0xBF	; 191
  4a:	00 c0       	rjmp	.+0      	; 0x4c <detachInterrupt+0xe>
  4c:	9f 77       	andi	r25, 0x7F	; 127
  4e:	9b bf       	out	0x3b, r25	; 59
  50:	e8 2f       	mov	r30, r24
  52:	f0 e0       	ldi	r31, 0x00	; 0
  54:	ee 0f       	add	r30, r30
  56:	ff 1f       	adc	r31, r31
  58:	e0 50       	subi	r30, 0x00	; 0
  5a:	f0 40       	sbci	r31, 0x00	; 0
  5c:	11 82       	std	Z+1, r1	; 0x01
  5e:	10 82       	st	Z, r1
  60:	08 95       	ret

Disassembly of section .text.__vector_1:

000000a0 <__vector_1>:
  a0:	1f 92       	push	r1
  a2:	0f 92       	push	r0
  a4:	0f b6       	in	r0, 0x3f	; 63
  a6:	0f 92       	push	r0
  a8:	11 24       	eor	r1, r1
  aa:	2f 93       	push	r18
  ac:	3f 93       	push	r19
  ae:	4f 93       	push	r20
  b0:	5f 93       	push	r21
  b2:	6f 93       	push	r22
  b4:	7f 93       	push	r23
  b6:	8f 93       	push	r24
  b8:	9f 93       	push	r25
  ba:	af 93       	push	r26
  bc:	bf 93       	push	r27
  be:	ef 93       	push	r30
  c0:	ff 93       	push	r31
  c2:	80 91 00 00 	lds	r24, 0x0000
  c6:	90 91 00 00 	lds	r25, 0x0000
  ca:	89 2b       	or	r24, r25
  cc:	01 f0       	breq	.+0      	; 0xce <__vector_1+0x2e>
  ce:	e0 91 00 00 	lds	r30, 0x0000
  d2:	f0 91 00 00 	lds	r31, 0x0000
  d6:	09 95       	icall
  d8:	ff 91       	pop	r31
  da:	ef 91       	pop	r30
  dc:	bf 91       	pop	r27
  de:	af 91       	pop	r26
  e0:	9f 91       	pop	r25
  e2:	8f 91       	pop	r24
  e4:	7f 91       	pop	r23
  e6:	6f 91       	pop	r22
  e8:	5f 91       	pop	r21
  ea:	4f 91       	pop	r20
  ec:	3f 91       	pop	r19
  ee:	2f 91       	pop	r18
  f0:	0f 90       	pop	r0
  f2:	0f be       	out	0x3f, r0	; 63
  f4:	0f 90       	pop	r0
  f6:	1f 90       	pop	r1
  f8:	18 95       	reti

Disassembly of section .text.__vector_2:

0000019a <__vector_2>:
 19a:	1f 92       	push	r1
 19c:	0f 92       	push	r0
 19e:	0f b6       	in	r0, 0x3f	; 63
 1a0:	0f 92       	push	r0
 1a2:	11 24       	eor	r1, r1
 1a4:	2f 93       	push	r18
 1a6:	3f 93       	push	r19
 1a8:	4f 93       	push	r20
 1aa:	5f 93       	push	r21
 1ac:	6f 93       	push	r22
 1ae:	7f 93       	push	r23
 1b0:	8f 93       	push	r24
 1b2:	9f 93       	push	r25
 1b4:	af 93       	push	r26
 1b6:	bf 93       	push	r27
 1b8:	ef 93       	push	r30
 1ba:	ff 93       	push	r31
 1bc:	80 91 00 00 	lds	r24, 0x0000
 1c0:	90 91 00 00 	lds	r25, 0x0000
 1c4:	89 2b       	or	r24, r25
 1c6:	01 f0       	breq	.+0      	; 0x1c8 <__vector_2+0x2e>
 1c8:	e0 91 00 00 	lds	r30, 0x0000
 1cc:	f0 91 00 00 	lds	r31, 0x0000
 1d0:	09 95       	icall
 1d2:	ff 91       	pop	r31
 1d4:	ef 91       	pop	r30
 1d6:	bf 91       	pop	r27
 1d8:	af 91       	pop	r26
 1da:	9f 91       	pop	r25
 1dc:	8f 91       	pop	r24
 1de:	7f 91       	pop	r23
 1e0:	6f 91       	pop	r22
 1e2:	5f 91       	pop	r21
 1e4:	4f 91       	pop	r20
 1e6:	3f 91       	pop	r19
 1e8:	2f 91       	pop	r18
 1ea:	0f 90       	pop	r0
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	0f 90       	pop	r0
 1f0:	1f 90       	pop	r1
 1f2:	18 95       	reti

WMath.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000528  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000adc  00000000  00000000  0000055c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Z10randomSeedj 00000010  00000000  00000000  00001038  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._Z6randoml 00000048  00000000  00000000  00001048  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._Z6randomll 00000038  00000000  00000000  00001090  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._Z3maplllll 0000008e  00000000  00000000  000010c8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._Z8makeWordj 00000002  00000000  00000000  00001156  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text._Z8makeWordhh 0000000a  00000000  00000000  00001158  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .comment      00000012  00000000  00000000  00001162  2**0
                  CONTENTS, READONLY

Disassembly of section .text._Z10randomSeedj:

00000000 <_Z10randomSeedj>:
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int makeWord(unsigned int w) { return w; }
   0:	00 97       	sbiw	r24, 0x00	; 0
   2:	01 f0       	breq	.+0      	; 0x4 <_Z10randomSeedj+0x4>
   4:	bc 01       	movw	r22, r24
   6:	80 e0       	ldi	r24, 0x00	; 0
   8:	90 e0       	ldi	r25, 0x00	; 0
   a:	0c 94 00 00 	jmp	0	; 0x0 <_Z10randomSeedj>
   e:	08 95       	ret

Disassembly of section .text._Z6randoml:

00000010 <_Z6randoml>:
  10:	cf 93       	push	r28
  12:	df 93       	push	r29
  14:	00 d0       	rcall	.+0      	; 0x16 <_Z6randoml+0x6>
  16:	00 d0       	rcall	.+0      	; 0x18 <_Z6randoml+0x8>
  18:	cd b7       	in	r28, 0x3d	; 61
  1a:	de b7       	in	r29, 0x3e	; 62
  1c:	9b 01       	movw	r18, r22
  1e:	ac 01       	movw	r20, r24
  20:	61 15       	cp	r22, r1
  22:	71 05       	cpc	r23, r1
  24:	81 05       	cpc	r24, r1
  26:	91 05       	cpc	r25, r1
  28:	01 f0       	breq	.+0      	; 0x2a <_Z6randoml+0x1a>
  2a:	69 83       	std	Y+1, r22	; 0x01
  2c:	3a 83       	std	Y+2, r19	; 0x02
  2e:	4b 83       	std	Y+3, r20	; 0x03
  30:	5c 83       	std	Y+4, r21	; 0x04
  32:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  36:	29 81       	ldd	r18, Y+1	; 0x01
  38:	3a 81       	ldd	r19, Y+2	; 0x02
  3a:	4b 81       	ldd	r20, Y+3	; 0x03
  3c:	5c 81       	ldd	r21, Y+4	; 0x04
  3e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  42:	00 c0       	rjmp	.+0      	; 0x44 <_Z6randoml+0x34>
  44:	60 e0       	ldi	r22, 0x00	; 0
  46:	70 e0       	ldi	r23, 0x00	; 0
  48:	cb 01       	movw	r24, r22
  4a:	0f 90       	pop	r0
  4c:	0f 90       	pop	r0
  4e:	0f 90       	pop	r0
  50:	0f 90       	pop	r0
  52:	df 91       	pop	r29
  54:	cf 91       	pop	r28
  56:	08 95       	ret

Disassembly of section .text._Z6randomll:

00000068 <_Z6randomll>:
  68:	cf 92       	push	r12
  6a:	df 92       	push	r13
  6c:	ef 92       	push	r14
  6e:	ff 92       	push	r15
  70:	6b 01       	movw	r12, r22
  72:	7c 01       	movw	r14, r24
  74:	62 17       	cp	r22, r18
  76:	73 07       	cpc	r23, r19
  78:	84 07       	cpc	r24, r20
  7a:	95 07       	cpc	r25, r21
  7c:	04 f4       	brge	.+0      	; 0x7e <_Z6randomll+0x16>
  7e:	ca 01       	movw	r24, r20
  80:	b9 01       	movw	r22, r18
  82:	6c 19       	sub	r22, r12
  84:	7d 09       	sbc	r23, r13
  86:	8e 09       	sbc	r24, r14
  88:	9f 09       	sbc	r25, r15
  8a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  8e:	6c 0d       	add	r22, r12
  90:	7d 1d       	adc	r23, r13
  92:	8e 1d       	adc	r24, r14
  94:	9f 1d       	adc	r25, r15
  96:	ff 90       	pop	r15
  98:	ef 90       	pop	r14
  9a:	df 90       	pop	r13
  9c:	cf 90       	pop	r12
  9e:	08 95       	ret

Disassembly of section .text._Z3maplllll:

00000108 <_Z3maplllll>:
 108:	4f 92       	push	r4
 10a:	5f 92       	push	r5
 10c:	6f 92       	push	r6
 10e:	7f 92       	push	r7
 110:	af 92       	push	r10
 112:	bf 92       	push	r11
 114:	cf 92       	push	r12
 116:	df 92       	push	r13
 118:	ef 92       	push	r14
 11a:	ff 92       	push	r15
 11c:	0f 93       	push	r16
 11e:	1f 93       	push	r17
 120:	cf 93       	push	r28
 122:	df 93       	push	r29
 124:	cd b7       	in	r28, 0x3d	; 61
 126:	de b7       	in	r29, 0x3e	; 62
 128:	29 01       	movw	r4, r18
 12a:	3a 01       	movw	r6, r20
 12c:	62 1b       	sub	r22, r18
 12e:	73 0b       	sbc	r23, r19
 130:	84 0b       	sbc	r24, r20
 132:	95 0b       	sbc	r25, r21
 134:	29 89       	ldd	r18, Y+17	; 0x11
 136:	3a 89       	ldd	r19, Y+18	; 0x12
 138:	4b 89       	ldd	r20, Y+19	; 0x13
 13a:	5c 89       	ldd	r21, Y+20	; 0x14
 13c:	2a 19       	sub	r18, r10
 13e:	3b 09       	sbc	r19, r11
 140:	4c 09       	sbc	r20, r12
 142:	5d 09       	sbc	r21, r13
 144:	29 8b       	std	Y+17, r18	; 0x11
 146:	3a 8b       	std	Y+18, r19	; 0x12
 148:	4b 8b       	std	Y+19, r20	; 0x13
 14a:	5c 8b       	std	Y+20, r21	; 0x14
 14c:	9b 01       	movw	r18, r22
 14e:	ac 01       	movw	r20, r24
 150:	69 89       	ldd	r22, Y+17	; 0x11
 152:	7a 89       	ldd	r23, Y+18	; 0x12
 154:	8b 89       	ldd	r24, Y+19	; 0x13
 156:	9c 89       	ldd	r25, Y+20	; 0x14
 158:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 15c:	e4 18       	sub	r14, r4
 15e:	f5 08       	sbc	r15, r5
 160:	06 09       	sbc	r16, r6
 162:	17 09       	sbc	r17, r7
 164:	a8 01       	movw	r20, r16
 166:	97 01       	movw	r18, r14
 168:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 16c:	2a 0d       	add	r18, r10
 16e:	3b 1d       	adc	r19, r11
 170:	4c 1d       	adc	r20, r12
 172:	5d 1d       	adc	r21, r13
 174:	ca 01       	movw	r24, r20
 176:	b9 01       	movw	r22, r18
 178:	df 91       	pop	r29
 17a:	cf 91       	pop	r28
 17c:	1f 91       	pop	r17
 17e:	0f 91       	pop	r16
 180:	ff 90       	pop	r15
 182:	ef 90       	pop	r14
 184:	df 90       	pop	r13
 186:	cf 90       	pop	r12
 188:	bf 90       	pop	r11
 18a:	af 90       	pop	r10
 18c:	7f 90       	pop	r7
 18e:	6f 90       	pop	r6
 190:	5f 90       	pop	r5
 192:	4f 90       	pop	r4
 194:	08 95       	ret

Disassembly of section .text._Z8makeWordj:

0000029e <_Z8makeWordj>:
 29e:	08 95       	ret

Disassembly of section .text._Z8makeWordhh:

0000053e <_Z8makeWordhh>:
 53e:	70 e0       	ldi	r23, 0x00	; 0
 540:	9b 01       	movw	r18, r22
 542:	38 2b       	or	r19, r24
 544:	c9 01       	movw	r24, r18
 546:	08 95       	ret

WString.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .group        00000008  00000000  00000000  00000034  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  1 .group        00000008  00000000  00000000  0000003c  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  2 .group        00000008  00000000  00000000  00000044  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  3 .group        00000008  00000000  00000000  0000004c  2**2
                  CONTENTS, READONLY, EXCLUDE, GROUP, LINK_ONCE_DISCARD
  4 .text         00000000  00000000  00000000  00000054  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .data         00000000  00000000  00000000  00000054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000000  00000000  00000000  00000054  2**0
                  ALLOC
  7 .stab         00002c34  00000000  00000000  00000054  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  8 .stabstr      000024bd  00000000  00000000  00002c88  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .text.itoa    00000004  00000000  00000000  00005145  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.ltoa    00000004  00000000  00000000  00005149  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.utoa    00000004  00000000  00000000  0000514d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.ultoa   00000004  00000000  00000000  00005151  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text._ZN6StringD2Ev 0000000a  00000000  00000000  00005155  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZN6String10invalidateEv 00000024  00000000  00000000  0000515f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN6String12changeBufferEj 00000034  00000000  00000000  00005183  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN6String7reserveEj 00000038  00000000  00000000  000051b7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN6String4copyEPKcj 00000042  00000000  00000000  000051ef  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN6StringC2EPKc 0000002c  00000000  00000000  00005231  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN6String4copyEPK19__FlashStringHelperj 00000042  00000000  00000000  0000525d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN6StringaSERKS_ 0000002e  00000000  00000000  0000529f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZN6StringC2ERKS_ 00000012  00000000  00000000  000052cd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text._ZN6StringaSEPKc 00000030  00000000  00000000  000052df  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text._ZN6StringC2Ec 00000030  00000000  00000000  0000530f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text._ZN6StringC2Ehh 0000005a  00000000  00000000  0000533f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text._ZN6StringC2Eih 00000058  00000000  00000000  00005399  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text._ZN6StringC2Ejh 00000058  00000000  00000000  000053f1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text._ZN6StringC2Elh 0000005a  00000000  00000000  00005449  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text._ZN6StringC2Emh 0000005a  00000000  00000000  000054a3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text._ZN6StringC2Efh 00000060  00000000  00000000  000054fd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text._ZN6StringC2Edh 00000060  00000000  00000000  0000555d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text._ZN6StringaSEPK19__FlashStringHelper 00000042  00000000  00000000  000055bd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .text._ZN6StringC2EPK19__FlashStringHelper 00000012  00000000  00000000  000055ff  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .text._ZN6String6concatEPKcj 00000058  00000000  00000000  00005611  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text._ZN6String6concatERKS_ 0000000e  00000000  00000000  00005669  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .text._ZN6String6concatEPKc 00000020  00000000  00000000  00005677  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 36 .text._ZN6String6concatEc 00000026  00000000  00000000  00005697  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 37 .text._ZN6String6concatEh 0000005a  00000000  00000000  000056bd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 38 .text._ZN6String6concatEi 00000064  00000000  00000000  00005717  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 39 .text._ZN6String6concatEj 00000064  00000000  00000000  0000577b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 40 .text._ZN6String6concatEl 00000066  00000000  00000000  000057df  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 41 .text._ZN6String6concatEm 00000066  00000000  00000000  00005845  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 42 .text._ZN6String6concatEf 00000064  00000000  00000000  000058ab  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 43 .text._ZN6String6concatEd 00000064  00000000  00000000  0000590f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 44 .text._ZN6String6concatEPK19__FlashStringHelper 0000005e  00000000  00000000  00005973  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 45 .text._ZplRK15StringSumHelperRK6String 00000026  00000000  00000000  000059d1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 46 .text._ZplRK15StringSumHelperPKc 00000034  00000000  00000000  000059f7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 47 .text._ZplRK15StringSumHelperc 0000001c  00000000  00000000  00005a2b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 48 .text._ZplRK15StringSumHelperh 0000001c  00000000  00000000  00005a47  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 49 .text._ZplRK15StringSumHelperi 0000001c  00000000  00000000  00005a63  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 50 .text._ZplRK15StringSumHelperj 0000001c  00000000  00000000  00005a7f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 51 .text._ZplRK15StringSumHelperl 0000001c  00000000  00000000  00005a9b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 52 .text._ZplRK15StringSumHelperm 0000001c  00000000  00000000  00005ab7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 53 .text._ZplRK15StringSumHelperf 0000001c  00000000  00000000  00005ad3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 54 .text._ZplRK15StringSumHelperd 0000001c  00000000  00000000  00005aef  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 55 .text._ZplRK15StringSumHelperPK19__FlashStringHelper 0000001c  00000000  00000000  00005b0b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 56 .text._ZNK6String9compareToERKS_ 00000060  00000000  00000000  00005b27  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 57 .text._ZNK6String6equalsERKS_ 00000026  00000000  00000000  00005b87  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 58 .text._ZNK6String6equalsEPKc 0000003e  00000000  00000000  00005bad  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 59 .text._ZNK6StringltERKS_ 0000000e  00000000  00000000  00005beb  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 60 .text._ZNK6StringgtERKS_ 00000012  00000000  00000000  00005bf9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 61 .text._ZNK6StringleERKS_ 00000012  00000000  00000000  00005c0b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 62 .text._ZNK6StringgeERKS_ 00000010  00000000  00000000  00005c1d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 63 .text._ZNK6String16equalsIgnoreCaseERKS_ 00000072  00000000  00000000  00005c2d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 64 .text._ZNK6String10startsWithERKS_j 00000048  00000000  00000000  00005c9f  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 65 .text._ZNK6String10startsWithERKS_ 0000001e  00000000  00000000  00005ce7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 66 .text._ZNK6String8endsWithERKS_ 00000042  00000000  00000000  00005d05  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 67 .text._ZN6String9setCharAtEjc 0000001c  00000000  00000000  00005d47  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 68 .text._ZN6StringixEj 00000024  00000000  00000000  00005d63  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 69 .text._ZNK6StringixEj 00000022  00000000  00000000  00005d87  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 70 .text._ZNK6String6charAtEj 00000004  00000000  00000000  00005da9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 71 .text._ZNK6String8getBytesEPhjj 00000054  00000000  00000000  00005dad  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 72 .text._ZNK6String7indexOfEcj 00000038  00000000  00000000  00005e01  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 73 .text._ZNK6String7indexOfEc 00000008  00000000  00000000  00005e39  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 74 .text._ZNK6String7indexOfERKS_j 00000038  00000000  00000000  00005e41  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 75 .text._ZNK6String7indexOfERKS_ 00000008  00000000  00000000  00005e79  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 76 .text._ZNK6String11lastIndexOfEcj 00000066  00000000  00000000  00005e81  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 77 .text._ZNK6String11lastIndexOfEc 0000000e  00000000  00000000  00005ee7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 78 .text._ZNK6String11lastIndexOfERKS_j 0000009c  00000000  00000000  00005ef5  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 79 .text._ZNK6String11lastIndexOfERKS_ 00000014  00000000  00000000  00005f91  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 80 .rodata.str1.1 00000001  00000000  00000000  00005fa5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 81 .text._ZNK6String9substringEjj 0000008a  00000000  00000000  00005fa6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 82 .text._ZN6String7replaceEcc 0000001c  00000000  00000000  00006030  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 83 .text._ZN6String7replaceERKS_S1_ 000001e6  00000000  00000000  0000604c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 84 .text._ZN6String6removeEjj 00000060  00000000  00000000  00006232  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 85 .text._ZN6String6removeEj 00000016  00000000  00000000  00006292  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 86 .text._ZN6String11toLowerCaseEv 00000028  00000000  00000000  000062a8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 87 .text._ZN6String11toUpperCaseEv 00000028  00000000  00000000  000062d0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 88 .text._ZN6String4trimEv 000000be  00000000  00000000  000062f8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 89 .text._ZNK6String5toIntEv 00000016  00000000  00000000  000063b6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 90 .text._ZNK6String7toFloatEv 00000016  00000000  00000000  000063cc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 91 .bss._ZZN6StringixEjE19dummy_writable_char 00000001  00000000  00000000  000063e2  2**0
                  ALLOC
 92 .comment      00000012  00000000  00000000  000063e2  2**0
                  CONTENTS, READONLY

Disassembly of section .text.itoa:

00000000 <itoa>:
	return 0;
}

float String::toFloat(void) const
{
	if (buffer) return float(atof(buffer));
   0:	0c 94 00 00 	jmp	0	; 0x0 <itoa>

Disassembly of section .text.ltoa:

00000000 <ltoa>:
   4:	0c 94       	Address 0x0000000000000004 is out of bounds.
.word	0xffff	; ????
	...

Disassembly of section .text.utoa:

0000000c <utoa>:
   c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text.ultoa:

0000001c <ultoa>:
	return 0;
}
  1c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6StringD2Ev:

0000003c <_ZN6StringD1Ev>:
  3c:	fc 01       	movw	r30, r24
  3e:	80 81       	ld	r24, Z
  40:	91 81       	ldd	r25, Z+1	; 0x01
  42:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6String10invalidateEv:

00000082 <_ZN6String10invalidateEv>:
  82:	cf 93       	push	r28
  84:	df 93       	push	r29
  86:	ec 01       	movw	r28, r24
  88:	88 81       	ld	r24, Y
  8a:	99 81       	ldd	r25, Y+1	; 0x01
  8c:	00 97       	sbiw	r24, 0x00	; 0
  8e:	01 f0       	breq	.+0      	; 0x90 <_ZN6String10invalidateEv+0xe>
  90:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  94:	19 82       	std	Y+1, r1	; 0x01
  96:	18 82       	st	Y, r1
  98:	1d 82       	std	Y+5, r1	; 0x05
  9a:	1c 82       	std	Y+4, r1	; 0x04
  9c:	1b 82       	std	Y+3, r1	; 0x03
  9e:	1a 82       	std	Y+2, r1	; 0x02
  a0:	df 91       	pop	r29
  a2:	cf 91       	pop	r28
  a4:	08 95       	ret

Disassembly of section .text._ZN6String12changeBufferEj:

00000128 <_ZN6String12changeBufferEj>:
 128:	0f 93       	push	r16
 12a:	1f 93       	push	r17
 12c:	cf 93       	push	r28
 12e:	df 93       	push	r29
 130:	ec 01       	movw	r28, r24
 132:	8b 01       	movw	r16, r22
 134:	6f 5f       	subi	r22, 0xFF	; 255
 136:	7f 4f       	sbci	r23, 0xFF	; 255
 138:	88 81       	ld	r24, Y
 13a:	99 81       	ldd	r25, Y+1	; 0x01
 13c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 140:	00 97       	sbiw	r24, 0x00	; 0
 142:	01 f0       	breq	.+0      	; 0x144 <_ZN6String12changeBufferEj+0x1c>
 144:	99 83       	std	Y+1, r25	; 0x01
 146:	88 83       	st	Y, r24
 148:	1b 83       	std	Y+3, r17	; 0x03
 14a:	0a 83       	std	Y+2, r16	; 0x02
 14c:	81 e0       	ldi	r24, 0x01	; 1
 14e:	00 c0       	rjmp	.+0      	; 0x150 <_ZN6String12changeBufferEj+0x28>
 150:	80 e0       	ldi	r24, 0x00	; 0
 152:	df 91       	pop	r29
 154:	cf 91       	pop	r28
 156:	1f 91       	pop	r17
 158:	0f 91       	pop	r16
 15a:	08 95       	ret

Disassembly of section .text._ZN6String7reserveEj:

00000284 <_ZN6String7reserveEj>:
 284:	cf 93       	push	r28
 286:	df 93       	push	r29
 288:	ec 01       	movw	r28, r24
 28a:	88 81       	ld	r24, Y
 28c:	99 81       	ldd	r25, Y+1	; 0x01
 28e:	89 2b       	or	r24, r25
 290:	01 f0       	breq	.+0      	; 0x292 <_ZN6String7reserveEj+0xe>
 292:	8a 81       	ldd	r24, Y+2	; 0x02
 294:	9b 81       	ldd	r25, Y+3	; 0x03
 296:	86 17       	cp	r24, r22
 298:	97 07       	cpc	r25, r23
 29a:	00 f4       	brcc	.+0      	; 0x29c <_ZN6String7reserveEj+0x18>
 29c:	ce 01       	movw	r24, r28
 29e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 2a2:	88 23       	and	r24, r24
 2a4:	01 f0       	breq	.+0      	; 0x2a6 <_ZN6String7reserveEj+0x22>
 2a6:	8c 81       	ldd	r24, Y+4	; 0x04
 2a8:	9d 81       	ldd	r25, Y+5	; 0x05
 2aa:	89 2b       	or	r24, r25
 2ac:	01 f4       	brne	.+0      	; 0x2ae <_ZN6String7reserveEj+0x2a>
 2ae:	e8 81       	ld	r30, Y
 2b0:	f9 81       	ldd	r31, Y+1	; 0x01
 2b2:	10 82       	st	Z, r1
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	df 91       	pop	r29
 2b8:	cf 91       	pop	r28
 2ba:	08 95       	ret

Disassembly of section .text._ZN6String4copyEPKcj:

00000540 <_ZN6String4copyEPKcj>:
 540:	ef 92       	push	r14
 542:	ff 92       	push	r15
 544:	0f 93       	push	r16
 546:	1f 93       	push	r17
 548:	cf 93       	push	r28
 54a:	df 93       	push	r29
 54c:	ec 01       	movw	r28, r24
 54e:	7b 01       	movw	r14, r22
 550:	8a 01       	movw	r16, r20
 552:	ba 01       	movw	r22, r20
 554:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 558:	81 11       	cpse	r24, r1
 55a:	00 c0       	rjmp	.+0      	; 0x55c <_ZN6String4copyEPKcj+0x1c>
 55c:	ce 01       	movw	r24, r28
 55e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 562:	00 c0       	rjmp	.+0      	; 0x564 <_ZN6String4copyEPKcj+0x24>
 564:	1d 83       	std	Y+5, r17	; 0x05
 566:	0c 83       	std	Y+4, r16	; 0x04
 568:	b7 01       	movw	r22, r14
 56a:	88 81       	ld	r24, Y
 56c:	99 81       	ldd	r25, Y+1	; 0x01
 56e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 572:	ce 01       	movw	r24, r28
 574:	df 91       	pop	r29
 576:	cf 91       	pop	r28
 578:	1f 91       	pop	r17
 57a:	0f 91       	pop	r16
 57c:	ff 90       	pop	r15
 57e:	ef 90       	pop	r14
 580:	08 95       	ret

Disassembly of section .text._ZN6StringC2EPKc:

00000ac2 <_ZN6StringC1EPKc>:
 ac2:	fc 01       	movw	r30, r24
 ac4:	11 82       	std	Z+1, r1	; 0x01
 ac6:	10 82       	st	Z, r1
 ac8:	13 82       	std	Z+3, r1	; 0x03
 aca:	12 82       	std	Z+2, r1	; 0x02
 acc:	15 82       	std	Z+5, r1	; 0x05
 ace:	14 82       	std	Z+4, r1	; 0x04
 ad0:	61 15       	cp	r22, r1
 ad2:	71 05       	cpc	r23, r1
 ad4:	01 f0       	breq	.+0      	; 0xad6 <_ZN6StringC1EPKc+0x14>
 ad6:	fb 01       	movw	r30, r22
 ad8:	01 90       	ld	r0, Z+
 ada:	00 20       	and	r0, r0
 adc:	01 f4       	brne	.+0      	; 0xade <_ZN6StringC1EPKc+0x1c>
 ade:	af 01       	movw	r20, r30
 ae0:	41 50       	subi	r20, 0x01	; 1
 ae2:	51 09       	sbc	r21, r1
 ae4:	46 1b       	sub	r20, r22
 ae6:	57 0b       	sbc	r21, r23
 ae8:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
 aec:	08 95       	ret

Disassembly of section .text._ZN6String4copyEPK19__FlashStringHelperj:

000015b0 <_ZN6String4copyEPK19__FlashStringHelperj>:
    15b0:	ef 92       	push	r14
    15b2:	ff 92       	push	r15
    15b4:	0f 93       	push	r16
    15b6:	1f 93       	push	r17
    15b8:	cf 93       	push	r28
    15ba:	df 93       	push	r29
    15bc:	ec 01       	movw	r28, r24
    15be:	7b 01       	movw	r14, r22
    15c0:	8a 01       	movw	r16, r20
    15c2:	ba 01       	movw	r22, r20
    15c4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    15c8:	81 11       	cpse	r24, r1
    15ca:	00 c0       	rjmp	.+0      	; 0x15cc <_ZN6String4copyEPK19__FlashStringHelperj+0x1c>
    15cc:	ce 01       	movw	r24, r28
    15ce:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    15d2:	00 c0       	rjmp	.+0      	; 0x15d4 <_ZN6String4copyEPK19__FlashStringHelperj+0x24>
    15d4:	1d 83       	std	Y+5, r17	; 0x05
    15d6:	0c 83       	std	Y+4, r16	; 0x04
    15d8:	b7 01       	movw	r22, r14
    15da:	88 81       	ld	r24, Y
    15dc:	99 81       	ldd	r25, Y+1	; 0x01
    15de:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    15e2:	ce 01       	movw	r24, r28
    15e4:	df 91       	pop	r29
    15e6:	cf 91       	pop	r28
    15e8:	1f 91       	pop	r17
    15ea:	0f 91       	pop	r16
    15ec:	ff 90       	pop	r15
    15ee:	ef 90       	pop	r14
    15f0:	08 95       	ret

Disassembly of section .text._ZN6StringaSERKS_:

00002ba2 <_ZN6StringaSERKS_>:
    2ba2:	cf 93       	push	r28
    2ba4:	df 93       	push	r29
    2ba6:	ec 01       	movw	r28, r24
    2ba8:	fb 01       	movw	r30, r22
    2baa:	86 17       	cp	r24, r22
    2bac:	97 07       	cpc	r25, r23
    2bae:	01 f0       	breq	.+0      	; 0x2bb0 <_ZN6StringaSERKS_+0xe>
    2bb0:	60 81       	ld	r22, Z
    2bb2:	71 81       	ldd	r23, Z+1	; 0x01
    2bb4:	61 15       	cp	r22, r1
    2bb6:	71 05       	cpc	r23, r1
    2bb8:	01 f0       	breq	.+0      	; 0x2bba <_ZN6StringaSERKS_+0x18>
    2bba:	44 81       	ldd	r20, Z+4	; 0x04
    2bbc:	55 81       	ldd	r21, Z+5	; 0x05
    2bbe:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    2bc2:	00 c0       	rjmp	.+0      	; 0x2bc4 <_ZN6StringaSERKS_+0x22>
    2bc4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    2bc8:	ce 01       	movw	r24, r28
    2bca:	df 91       	pop	r29
    2bcc:	cf 91       	pop	r28
    2bce:	08 95       	ret

Disassembly of section .text._ZN6StringC2ERKS_:

00005772 <_ZN6StringC1ERKS_>:
    5772:	fc 01       	movw	r30, r24
    5774:	11 82       	std	Z+1, r1	; 0x01
    5776:	10 82       	st	Z, r1
    5778:	13 82       	std	Z+3, r1	; 0x03
    577a:	12 82       	std	Z+2, r1	; 0x02
    577c:	15 82       	std	Z+5, r1	; 0x05
    577e:	14 82       	std	Z+4, r1	; 0x04
    5780:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6StringaSEPKc:

0000aef6 <_ZN6StringaSEPKc>:
    aef6:	cf 93       	push	r28
    aef8:	df 93       	push	r29
    aefa:	ec 01       	movw	r28, r24
    aefc:	61 15       	cp	r22, r1
    aefe:	71 05       	cpc	r23, r1
    af00:	01 f0       	breq	.+0      	; 0xaf02 <_ZN6StringaSEPKc+0xc>
    af02:	fb 01       	movw	r30, r22
    af04:	01 90       	ld	r0, Z+
    af06:	00 20       	and	r0, r0
    af08:	01 f4       	brne	.+0      	; 0xaf0a <_ZN6StringaSEPKc+0x14>
    af0a:	af 01       	movw	r20, r30
    af0c:	41 50       	subi	r20, 0x01	; 1
    af0e:	51 09       	sbc	r21, r1
    af10:	46 1b       	sub	r20, r22
    af12:	57 0b       	sbc	r21, r23
    af14:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    af18:	00 c0       	rjmp	.+0      	; 0xaf1a <_ZN6StringaSEPKc+0x24>
    af1a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
    af1e:	ce 01       	movw	r24, r28
    af20:	df 91       	pop	r29
    af22:	cf 91       	pop	r28
    af24:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ec:

00015e1c <_ZN6StringC1Ec>:
   15e1c:	cf 93       	push	r28
   15e1e:	df 93       	push	r29
   15e20:	00 d0       	rcall	.+0      	; 0x15e22 <_ZN6StringC1Ec+0x6>
   15e22:	cd b7       	in	r28, 0x3d	; 61
   15e24:	de b7       	in	r29, 0x3e	; 62
   15e26:	fc 01       	movw	r30, r24
   15e28:	11 82       	std	Z+1, r1	; 0x01
   15e2a:	10 82       	st	Z, r1
   15e2c:	13 82       	std	Z+3, r1	; 0x03
   15e2e:	12 82       	std	Z+2, r1	; 0x02
   15e30:	15 82       	std	Z+5, r1	; 0x05
   15e32:	14 82       	std	Z+4, r1	; 0x04
   15e34:	69 83       	std	Y+1, r22	; 0x01
   15e36:	1a 82       	std	Y+2, r1	; 0x02
   15e38:	be 01       	movw	r22, r28
   15e3a:	6f 5f       	subi	r22, 0xFF	; 255
   15e3c:	7f 4f       	sbci	r23, 0xFF	; 255
   15e3e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   15e42:	0f 90       	pop	r0
   15e44:	0f 90       	pop	r0
   15e46:	df 91       	pop	r29
   15e48:	cf 91       	pop	r28
   15e4a:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ehh:

0002bc68 <_ZN6StringC1Ehh>:
   2bc68:	0f 93       	push	r16
   2bc6a:	1f 93       	push	r17
   2bc6c:	cf 93       	push	r28
   2bc6e:	df 93       	push	r29
   2bc70:	cd b7       	in	r28, 0x3d	; 61
   2bc72:	de b7       	in	r29, 0x3e	; 62
   2bc74:	29 97       	sbiw	r28, 0x09	; 9
   2bc76:	0f b6       	in	r0, 0x3f	; 63
   2bc78:	f8 94       	cli
   2bc7a:	de bf       	out	0x3e, r29	; 62
   2bc7c:	0f be       	out	0x3f, r0	; 63
   2bc7e:	cd bf       	out	0x3d, r28	; 61
   2bc80:	8c 01       	movw	r16, r24
   2bc82:	86 2f       	mov	r24, r22
   2bc84:	f8 01       	movw	r30, r16
   2bc86:	11 82       	std	Z+1, r1	; 0x01
   2bc88:	10 82       	st	Z, r1
   2bc8a:	13 82       	std	Z+3, r1	; 0x03
   2bc8c:	12 82       	std	Z+2, r1	; 0x02
   2bc8e:	15 82       	std	Z+5, r1	; 0x05
   2bc90:	14 82       	std	Z+4, r1	; 0x04
   2bc92:	50 e0       	ldi	r21, 0x00	; 0
   2bc94:	be 01       	movw	r22, r28
   2bc96:	6f 5f       	subi	r22, 0xFF	; 255
   2bc98:	7f 4f       	sbci	r23, 0xFF	; 255
   2bc9a:	90 e0       	ldi	r25, 0x00	; 0
   2bc9c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2bca0:	be 01       	movw	r22, r28
   2bca2:	6f 5f       	subi	r22, 0xFF	; 255
   2bca4:	7f 4f       	sbci	r23, 0xFF	; 255
   2bca6:	c8 01       	movw	r24, r16
   2bca8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   2bcac:	29 96       	adiw	r28, 0x09	; 9
   2bcae:	0f b6       	in	r0, 0x3f	; 63
   2bcb0:	f8 94       	cli
   2bcb2:	de bf       	out	0x3e, r29	; 62
   2bcb4:	0f be       	out	0x3f, r0	; 63
   2bcb6:	cd bf       	out	0x3d, r28	; 61
   2bcb8:	df 91       	pop	r29
   2bcba:	cf 91       	pop	r28
   2bcbc:	1f 91       	pop	r17
   2bcbe:	0f 91       	pop	r16
   2bcc0:	08 95       	ret

Disassembly of section .text._ZN6StringC2Eih:

0005792a <_ZN6StringC1Eih>:
   5792a:	0f 93       	push	r16
   5792c:	1f 93       	push	r17
   5792e:	cf 93       	push	r28
   57930:	df 93       	push	r29
   57932:	cd b7       	in	r28, 0x3d	; 61
   57934:	de b7       	in	r29, 0x3e	; 62
   57936:	62 97       	sbiw	r28, 0x12	; 18
   57938:	0f b6       	in	r0, 0x3f	; 63
   5793a:	f8 94       	cli
   5793c:	de bf       	out	0x3e, r29	; 62
   5793e:	0f be       	out	0x3f, r0	; 63
   57940:	cd bf       	out	0x3d, r28	; 61
   57942:	8c 01       	movw	r16, r24
   57944:	cb 01       	movw	r24, r22
   57946:	f8 01       	movw	r30, r16
   57948:	11 82       	std	Z+1, r1	; 0x01
   5794a:	10 82       	st	Z, r1
   5794c:	13 82       	std	Z+3, r1	; 0x03
   5794e:	12 82       	std	Z+2, r1	; 0x02
   57950:	15 82       	std	Z+5, r1	; 0x05
   57952:	14 82       	std	Z+4, r1	; 0x04
   57954:	50 e0       	ldi	r21, 0x00	; 0
   57956:	be 01       	movw	r22, r28
   57958:	6f 5f       	subi	r22, 0xFF	; 255
   5795a:	7f 4f       	sbci	r23, 0xFF	; 255
   5795c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   57960:	be 01       	movw	r22, r28
   57962:	6f 5f       	subi	r22, 0xFF	; 255
   57964:	7f 4f       	sbci	r23, 0xFF	; 255
   57966:	c8 01       	movw	r24, r16
   57968:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   5796c:	62 96       	adiw	r28, 0x12	; 18
   5796e:	0f b6       	in	r0, 0x3f	; 63
   57970:	f8 94       	cli
   57972:	de bf       	out	0x3e, r29	; 62
   57974:	0f be       	out	0x3f, r0	; 63
   57976:	cd bf       	out	0x3d, r28	; 61
   57978:	df 91       	pop	r29
   5797a:	cf 91       	pop	r28
   5797c:	1f 91       	pop	r17
   5797e:	0f 91       	pop	r16
   57980:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ejh:

000af2ac <_ZN6StringC1Ejh>:
   af2ac:	0f 93       	push	r16
   af2ae:	1f 93       	push	r17
   af2b0:	cf 93       	push	r28
   af2b2:	df 93       	push	r29
   af2b4:	cd b7       	in	r28, 0x3d	; 61
   af2b6:	de b7       	in	r29, 0x3e	; 62
   af2b8:	61 97       	sbiw	r28, 0x11	; 17
   af2ba:	0f b6       	in	r0, 0x3f	; 63
   af2bc:	f8 94       	cli
   af2be:	de bf       	out	0x3e, r29	; 62
   af2c0:	0f be       	out	0x3f, r0	; 63
   af2c2:	cd bf       	out	0x3d, r28	; 61
   af2c4:	8c 01       	movw	r16, r24
   af2c6:	cb 01       	movw	r24, r22
   af2c8:	f8 01       	movw	r30, r16
   af2ca:	11 82       	std	Z+1, r1	; 0x01
   af2cc:	10 82       	st	Z, r1
   af2ce:	13 82       	std	Z+3, r1	; 0x03
   af2d0:	12 82       	std	Z+2, r1	; 0x02
   af2d2:	15 82       	std	Z+5, r1	; 0x05
   af2d4:	14 82       	std	Z+4, r1	; 0x04
   af2d6:	50 e0       	ldi	r21, 0x00	; 0
   af2d8:	be 01       	movw	r22, r28
   af2da:	6f 5f       	subi	r22, 0xFF	; 255
   af2dc:	7f 4f       	sbci	r23, 0xFF	; 255
   af2de:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   af2e2:	be 01       	movw	r22, r28
   af2e4:	6f 5f       	subi	r22, 0xFF	; 255
   af2e6:	7f 4f       	sbci	r23, 0xFF	; 255
   af2e8:	c8 01       	movw	r24, r16
   af2ea:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
   af2ee:	61 96       	adiw	r28, 0x11	; 17
   af2f0:	0f b6       	in	r0, 0x3f	; 63
   af2f2:	f8 94       	cli
   af2f4:	de bf       	out	0x3e, r29	; 62
   af2f6:	0f be       	out	0x3f, r0	; 63
   af2f8:	cd bf       	out	0x3d, r28	; 61
   af2fa:	df 91       	pop	r29
   af2fc:	cf 91       	pop	r28
   af2fe:	1f 91       	pop	r17
   af300:	0f 91       	pop	r16
   af302:	08 95       	ret

Disassembly of section .text._ZN6StringC2Elh:

0015e5b0 <_ZN6StringC1Elh>:
  15e5b0:	0f 93       	push	r16
  15e5b2:	1f 93       	push	r17
  15e5b4:	cf 93       	push	r28
  15e5b6:	df 93       	push	r29
  15e5b8:	cd b7       	in	r28, 0x3d	; 61
  15e5ba:	de b7       	in	r29, 0x3e	; 62
  15e5bc:	a2 97       	sbiw	r28, 0x22	; 34
  15e5be:	0f b6       	in	r0, 0x3f	; 63
  15e5c0:	f8 94       	cli
  15e5c2:	de bf       	out	0x3e, r29	; 62
  15e5c4:	0f be       	out	0x3f, r0	; 63
  15e5c6:	cd bf       	out	0x3d, r28	; 61
  15e5c8:	8c 01       	movw	r16, r24
  15e5ca:	cb 01       	movw	r24, r22
  15e5cc:	ba 01       	movw	r22, r20
  15e5ce:	f8 01       	movw	r30, r16
  15e5d0:	11 82       	std	Z+1, r1	; 0x01
  15e5d2:	10 82       	st	Z, r1
  15e5d4:	13 82       	std	Z+3, r1	; 0x03
  15e5d6:	12 82       	std	Z+2, r1	; 0x02
  15e5d8:	15 82       	std	Z+5, r1	; 0x05
  15e5da:	14 82       	std	Z+4, r1	; 0x04
  15e5dc:	30 e0       	ldi	r19, 0x00	; 0
  15e5de:	ae 01       	movw	r20, r28
  15e5e0:	4f 5f       	subi	r20, 0xFF	; 255
  15e5e2:	5f 4f       	sbci	r21, 0xFF	; 255
  15e5e4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  15e5e8:	be 01       	movw	r22, r28
  15e5ea:	6f 5f       	subi	r22, 0xFF	; 255
  15e5ec:	7f 4f       	sbci	r23, 0xFF	; 255
  15e5ee:	c8 01       	movw	r24, r16
  15e5f0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  15e5f4:	a2 96       	adiw	r28, 0x22	; 34
  15e5f6:	0f b6       	in	r0, 0x3f	; 63
  15e5f8:	f8 94       	cli
  15e5fa:	de bf       	out	0x3e, r29	; 62
  15e5fc:	0f be       	out	0x3f, r0	; 63
  15e5fe:	cd bf       	out	0x3d, r28	; 61
  15e600:	df 91       	pop	r29
  15e602:	cf 91       	pop	r28
  15e604:	1f 91       	pop	r17
  15e606:	0f 91       	pop	r16
  15e608:	08 95       	ret

Disassembly of section .text._ZN6StringC2Emh:

002bcbba <_ZN6StringC1Emh>:
  2bcbba:	0f 93       	push	r16
  2bcbbc:	1f 93       	push	r17
  2bcbbe:	cf 93       	push	r28
  2bcbc0:	df 93       	push	r29
  2bcbc2:	cd b7       	in	r28, 0x3d	; 61
  2bcbc4:	de b7       	in	r29, 0x3e	; 62
  2bcbc6:	a1 97       	sbiw	r28, 0x21	; 33
  2bcbc8:	0f b6       	in	r0, 0x3f	; 63
  2bcbca:	f8 94       	cli
  2bcbcc:	de bf       	out	0x3e, r29	; 62
  2bcbce:	0f be       	out	0x3f, r0	; 63
  2bcbd0:	cd bf       	out	0x3d, r28	; 61
  2bcbd2:	8c 01       	movw	r16, r24
  2bcbd4:	cb 01       	movw	r24, r22
  2bcbd6:	ba 01       	movw	r22, r20
  2bcbd8:	f8 01       	movw	r30, r16
  2bcbda:	11 82       	std	Z+1, r1	; 0x01
  2bcbdc:	10 82       	st	Z, r1
  2bcbde:	13 82       	std	Z+3, r1	; 0x03
  2bcbe0:	12 82       	std	Z+2, r1	; 0x02
  2bcbe2:	15 82       	std	Z+5, r1	; 0x05
  2bcbe4:	14 82       	std	Z+4, r1	; 0x04
  2bcbe6:	30 e0       	ldi	r19, 0x00	; 0
  2bcbe8:	ae 01       	movw	r20, r28
  2bcbea:	4f 5f       	subi	r20, 0xFF	; 255
  2bcbec:	5f 4f       	sbci	r21, 0xFF	; 255
  2bcbee:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2bcbf2:	be 01       	movw	r22, r28
  2bcbf4:	6f 5f       	subi	r22, 0xFF	; 255
  2bcbf6:	7f 4f       	sbci	r23, 0xFF	; 255
  2bcbf8:	c8 01       	movw	r24, r16
  2bcbfa:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2bcbfe:	a1 96       	adiw	r28, 0x21	; 33
  2bcc00:	0f b6       	in	r0, 0x3f	; 63
  2bcc02:	f8 94       	cli
  2bcc04:	de bf       	out	0x3e, r29	; 62
  2bcc06:	0f be       	out	0x3f, r0	; 63
  2bcc08:	cd bf       	out	0x3d, r28	; 61
  2bcc0a:	df 91       	pop	r29
  2bcc0c:	cf 91       	pop	r28
  2bcc0e:	1f 91       	pop	r17
  2bcc10:	0f 91       	pop	r16
  2bcc12:	08 95       	ret

Disassembly of section .text._ZN6StringC2Efh:

005797ce <_ZN6StringC1Efh>:
  5797ce:	ef 92       	push	r14
  5797d0:	ff 92       	push	r15
  5797d2:	0f 93       	push	r16
  5797d4:	1f 93       	push	r17
  5797d6:	cf 93       	push	r28
  5797d8:	df 93       	push	r29
  5797da:	cd b7       	in	r28, 0x3d	; 61
  5797dc:	de b7       	in	r29, 0x3e	; 62
  5797de:	a1 97       	sbiw	r28, 0x21	; 33
  5797e0:	0f b6       	in	r0, 0x3f	; 63
  5797e2:	f8 94       	cli
  5797e4:	de bf       	out	0x3e, r29	; 62
  5797e6:	0f be       	out	0x3f, r0	; 63
  5797e8:	cd bf       	out	0x3d, r28	; 61
  5797ea:	7c 01       	movw	r14, r24
  5797ec:	cb 01       	movw	r24, r22
  5797ee:	ba 01       	movw	r22, r20
  5797f0:	f7 01       	movw	r30, r14
  5797f2:	11 82       	std	Z+1, r1	; 0x01
  5797f4:	10 82       	st	Z, r1
  5797f6:	13 82       	std	Z+3, r1	; 0x03
  5797f8:	12 82       	std	Z+2, r1	; 0x02
  5797fa:	15 82       	std	Z+5, r1	; 0x05
  5797fc:	14 82       	std	Z+4, r1	; 0x04
  5797fe:	42 e0       	ldi	r20, 0x02	; 2
  579800:	42 0f       	add	r20, r18
  579802:	8e 01       	movw	r16, r28
  579804:	0f 5f       	subi	r16, 0xFF	; 255
  579806:	1f 4f       	sbci	r17, 0xFF	; 255
  579808:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  57980c:	bc 01       	movw	r22, r24
  57980e:	c7 01       	movw	r24, r14
  579810:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  579814:	a1 96       	adiw	r28, 0x21	; 33
  579816:	0f b6       	in	r0, 0x3f	; 63
  579818:	f8 94       	cli
  57981a:	de bf       	out	0x3e, r29	; 62
  57981c:	0f be       	out	0x3f, r0	; 63
  57981e:	cd bf       	out	0x3d, r28	; 61
  579820:	df 91       	pop	r29
  579822:	cf 91       	pop	r28
  579824:	1f 91       	pop	r17
  579826:	0f 91       	pop	r16
  579828:	ff 90       	pop	r15
  57982a:	ef 90       	pop	r14
  57982c:	08 95       	ret

Disassembly of section .text._ZN6StringC2Edh:

00af2ffc <_ZN6StringC1Edh>:
  af2ffc:	ef 92       	push	r14
  af2ffe:	ff 92       	push	r15
  af3000:	0f 93       	push	r16
  af3002:	1f 93       	push	r17
  af3004:	cf 93       	push	r28
  af3006:	df 93       	push	r29
  af3008:	cd b7       	in	r28, 0x3d	; 61
  af300a:	de b7       	in	r29, 0x3e	; 62
  af300c:	a1 97       	sbiw	r28, 0x21	; 33
  af300e:	0f b6       	in	r0, 0x3f	; 63
  af3010:	f8 94       	cli
  af3012:	de bf       	out	0x3e, r29	; 62
  af3014:	0f be       	out	0x3f, r0	; 63
  af3016:	cd bf       	out	0x3d, r28	; 61
  af3018:	7c 01       	movw	r14, r24
  af301a:	cb 01       	movw	r24, r22
  af301c:	ba 01       	movw	r22, r20
  af301e:	f7 01       	movw	r30, r14
  af3020:	11 82       	std	Z+1, r1	; 0x01
  af3022:	10 82       	st	Z, r1
  af3024:	13 82       	std	Z+3, r1	; 0x03
  af3026:	12 82       	std	Z+2, r1	; 0x02
  af3028:	15 82       	std	Z+5, r1	; 0x05
  af302a:	14 82       	std	Z+4, r1	; 0x04
  af302c:	42 e0       	ldi	r20, 0x02	; 2
  af302e:	42 0f       	add	r20, r18
  af3030:	8e 01       	movw	r16, r28
  af3032:	0f 5f       	subi	r16, 0xFF	; 255
  af3034:	1f 4f       	sbci	r17, 0xFF	; 255
  af3036:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  af303a:	bc 01       	movw	r22, r24
  af303c:	c7 01       	movw	r24, r14
  af303e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  af3042:	a1 96       	adiw	r28, 0x21	; 33
  af3044:	0f b6       	in	r0, 0x3f	; 63
  af3046:	f8 94       	cli
  af3048:	de bf       	out	0x3e, r29	; 62
  af304a:	0f be       	out	0x3f, r0	; 63
  af304c:	cd bf       	out	0x3d, r28	; 61
  af304e:	df 91       	pop	r29
  af3050:	cf 91       	pop	r28
  af3052:	1f 91       	pop	r17
  af3054:	0f 91       	pop	r16
  af3056:	ff 90       	pop	r15
  af3058:	ef 90       	pop	r14
  af305a:	08 95       	ret

Disassembly of section .text._ZN6StringaSEPK19__FlashStringHelper:

015e6058 <_ZN6StringaSEPK19__FlashStringHelper>:
 15e6058:	0f 93       	push	r16
 15e605a:	1f 93       	push	r17
 15e605c:	cf 93       	push	r28
 15e605e:	df 93       	push	r29
 15e6060:	00 d0       	rcall	.+0      	; 0x15e6062 <_ZN6StringaSEPK19__FlashStringHelper+0xa>
 15e6062:	cd b7       	in	r28, 0x3d	; 61
 15e6064:	de b7       	in	r29, 0x3e	; 62
 15e6066:	8c 01       	movw	r16, r24
 15e6068:	61 15       	cp	r22, r1
 15e606a:	71 05       	cpc	r23, r1
 15e606c:	01 f0       	breq	.+0      	; 0x15e606e <_ZN6StringaSEPK19__FlashStringHelper+0x16>
 15e606e:	cb 01       	movw	r24, r22
 15e6070:	69 83       	std	Y+1, r22	; 0x01
 15e6072:	7a 83       	std	Y+2, r23	; 0x02
 15e6074:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 15e6078:	ac 01       	movw	r20, r24
 15e607a:	69 81       	ldd	r22, Y+1	; 0x01
 15e607c:	7a 81       	ldd	r23, Y+2	; 0x02
 15e607e:	c8 01       	movw	r24, r16
 15e6080:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 15e6084:	00 c0       	rjmp	.+0      	; 0x15e6086 <_ZN6StringaSEPK19__FlashStringHelper+0x2e>
 15e6086:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 15e608a:	c8 01       	movw	r24, r16
 15e608c:	0f 90       	pop	r0
 15e608e:	0f 90       	pop	r0
 15e6090:	df 91       	pop	r29
 15e6092:	cf 91       	pop	r28
 15e6094:	1f 91       	pop	r17
 15e6096:	0f 91       	pop	r16
 15e6098:	08 95       	ret

Disassembly of section .text._ZN6StringC2EPK19__FlashStringHelper:

02bcc0f2 <_ZN6StringC1EPK19__FlashStringHelper>:
 2bcc0f2:	fc 01       	movw	r30, r24
 2bcc0f4:	11 82       	std	Z+1, r1	; 0x01
 2bcc0f6:	10 82       	st	Z, r1
 2bcc0f8:	13 82       	std	Z+3, r1	; 0x03
 2bcc0fa:	12 82       	std	Z+2, r1	; 0x02
 2bcc0fc:	15 82       	std	Z+5, r1	; 0x05
 2bcc0fe:	14 82       	std	Z+4, r1	; 0x04
 2bcc100:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6String6concatEPKcj:

057981f6 <_ZN6String6concatEPKcj>:
 57981f6:	ef 92       	push	r14
 57981f8:	ff 92       	push	r15
 57981fa:	0f 93       	push	r16
 57981fc:	1f 93       	push	r17
 57981fe:	cf 93       	push	r28
 5798200:	df 93       	push	r29
 5798202:	ec 01       	movw	r28, r24
 5798204:	7b 01       	movw	r14, r22
 5798206:	0c 81       	ldd	r16, Y+4	; 0x04
 5798208:	1d 81       	ldd	r17, Y+5	; 0x05
 579820a:	61 15       	cp	r22, r1
 579820c:	71 05       	cpc	r23, r1
 579820e:	01 f4       	brne	.+0      	; 0x5798210 <_ZN6String6concatEPKcj+0x1a>
 5798210:	80 e0       	ldi	r24, 0x00	; 0
 5798212:	00 c0       	rjmp	.+0      	; 0x5798214 <_ZN6String6concatEPKcj+0x1e>
 5798214:	41 15       	cp	r20, r1
 5798216:	51 05       	cpc	r21, r1
 5798218:	01 f0       	breq	.+0      	; 0x579821a <_ZN6String6concatEPKcj+0x24>
 579821a:	04 0f       	add	r16, r20
 579821c:	15 1f       	adc	r17, r21
 579821e:	b8 01       	movw	r22, r16
 5798220:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 5798224:	88 23       	and	r24, r24
 5798226:	01 f0       	breq	.+0      	; 0x5798228 <_ZN6String6concatEPKcj+0x32>
 5798228:	28 81       	ld	r18, Y
 579822a:	39 81       	ldd	r19, Y+1	; 0x01
 579822c:	8c 81       	ldd	r24, Y+4	; 0x04
 579822e:	9d 81       	ldd	r25, Y+5	; 0x05
 5798230:	b7 01       	movw	r22, r14
 5798232:	82 0f       	add	r24, r18
 5798234:	93 1f       	adc	r25, r19
 5798236:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 579823a:	1d 83       	std	Y+5, r17	; 0x05
 579823c:	0c 83       	std	Y+4, r16	; 0x04
 579823e:	81 e0       	ldi	r24, 0x01	; 1
 5798240:	df 91       	pop	r29
 5798242:	cf 91       	pop	r28
 5798244:	1f 91       	pop	r17
 5798246:	0f 91       	pop	r16
 5798248:	ff 90       	pop	r15
 579824a:	ef 90       	pop	r14
 579824c:	08 95       	ret

Disassembly of section .text._ZN6String6concatERKS_:

0af30444 <_ZN6String6concatERKS_>:
 af30444:	fb 01       	movw	r30, r22
 af30446:	44 81       	ldd	r20, Z+4	; 0x04
 af30448:	55 81       	ldd	r21, Z+5	; 0x05
 af3044a:	60 81       	ld	r22, Z
 af3044c:	71 81       	ldd	r23, Z+1	; 0x01
 af3044e:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZN6String6concatEPKc:

15e60896 <_ZN6String6concatEPKc>:
15e60896:	61 15       	cp	r22, r1
15e60898:	71 05       	cpc	r23, r1
15e6089a:	01 f0       	breq	.+0      	; 0x15e6089c <_ZN6String6concatEPKc+0x6>
15e6089c:	fb 01       	movw	r30, r22
15e6089e:	01 90       	ld	r0, Z+
15e608a0:	00 20       	and	r0, r0
15e608a2:	01 f4       	brne	.+0      	; 0x15e608a4 <_ZN6String6concatEPKc+0xe>
15e608a4:	af 01       	movw	r20, r30
15e608a6:	41 50       	subi	r20, 0x01	; 1
15e608a8:	51 09       	sbc	r21, r1
15e608aa:	46 1b       	sub	r20, r22
15e608ac:	57 0b       	sbc	r21, r23
15e608ae:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
15e608b2:	80 e0       	ldi	r24, 0x00	; 0
15e608b4:	08 95       	ret

Disassembly of section .text._ZN6String6concatEc:

2bcc114c <_ZN6String6concatEc>:
2bcc114c:	cf 93       	push	r28
2bcc114e:	df 93       	push	r29
2bcc1150:	00 d0       	rcall	.+0      	; 0x2bcc1152 <_ZN6String6concatEc+0x6>
2bcc1152:	cd b7       	in	r28, 0x3d	; 61
2bcc1154:	de b7       	in	r29, 0x3e	; 62
2bcc1156:	69 83       	std	Y+1, r22	; 0x01
2bcc1158:	1a 82       	std	Y+2, r1	; 0x02
2bcc115a:	41 e0       	ldi	r20, 0x01	; 1
2bcc115c:	50 e0       	ldi	r21, 0x00	; 0
2bcc115e:	be 01       	movw	r22, r28
2bcc1160:	6f 5f       	subi	r22, 0xFF	; 255
2bcc1162:	7f 4f       	sbci	r23, 0xFF	; 255
2bcc1164:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
2bcc1168:	0f 90       	pop	r0
2bcc116a:	0f 90       	pop	r0
2bcc116c:	df 91       	pop	r29
2bcc116e:	cf 91       	pop	r28
2bcc1170:	08 95       	ret

Disassembly of section .text._ZN6String6concatEh:

579822be <_ZN6String6concatEh>:
579822be:	ef 92       	push	r14
579822c0:	ff 92       	push	r15
579822c2:	0f 93       	push	r16
579822c4:	1f 93       	push	r17
579822c6:	cf 93       	push	r28
579822c8:	df 93       	push	r29
579822ca:	00 d0       	rcall	.+0      	; 0x579822cc <_ZN6String6concatEh+0xe>
579822cc:	00 d0       	rcall	.+0      	; 0x579822ce <_ZN6String6concatEh+0x10>
579822ce:	cd b7       	in	r28, 0x3d	; 61
579822d0:	de b7       	in	r29, 0x3e	; 62
579822d2:	7c 01       	movw	r14, r24
579822d4:	86 2f       	mov	r24, r22
579822d6:	4a e0       	ldi	r20, 0x0A	; 10
579822d8:	50 e0       	ldi	r21, 0x00	; 0
579822da:	8e 01       	movw	r16, r28
579822dc:	0f 5f       	subi	r16, 0xFF	; 255
579822de:	1f 4f       	sbci	r17, 0xFF	; 255
579822e0:	b8 01       	movw	r22, r16
579822e2:	90 e0       	ldi	r25, 0x00	; 0
579822e4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
579822e8:	f8 01       	movw	r30, r16
579822ea:	01 90       	ld	r0, Z+
579822ec:	00 20       	and	r0, r0
579822ee:	01 f4       	brne	.+0      	; 0x579822f0 <_ZN6String6concatEh+0x32>
579822f0:	af 01       	movw	r20, r30
579822f2:	41 50       	subi	r20, 0x01	; 1
579822f4:	51 09       	sbc	r21, r1
579822f6:	40 1b       	sub	r20, r16
579822f8:	51 0b       	sbc	r21, r17
579822fa:	b8 01       	movw	r22, r16
579822fc:	c7 01       	movw	r24, r14
579822fe:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
57982302:	0f 90       	pop	r0
57982304:	0f 90       	pop	r0
57982306:	0f 90       	pop	r0
57982308:	0f 90       	pop	r0
5798230a:	df 91       	pop	r29
5798230c:	cf 91       	pop	r28
5798230e:	1f 91       	pop	r17
57982310:	0f 91       	pop	r16
57982312:	ff 90       	pop	r15
57982314:	ef 90       	pop	r14
57982316:	08 95       	ret

Disassembly of section .text._ZN6String6concatEi:

af3045d6 <_ZN6String6concatEi>:
af3045d6:	ef 92       	push	r14
af3045d8:	ff 92       	push	r15
af3045da:	0f 93       	push	r16
af3045dc:	1f 93       	push	r17
af3045de:	cf 93       	push	r28
af3045e0:	df 93       	push	r29
af3045e2:	cd b7       	in	r28, 0x3d	; 61
af3045e4:	de b7       	in	r29, 0x3e	; 62
af3045e6:	28 97       	sbiw	r28, 0x08	; 8
af3045e8:	0f b6       	in	r0, 0x3f	; 63
af3045ea:	f8 94       	cli
af3045ec:	de bf       	out	0x3e, r29	; 62
af3045ee:	0f be       	out	0x3f, r0	; 63
af3045f0:	cd bf       	out	0x3d, r28	; 61
af3045f2:	7c 01       	movw	r14, r24
af3045f4:	cb 01       	movw	r24, r22
af3045f6:	4a e0       	ldi	r20, 0x0A	; 10
af3045f8:	50 e0       	ldi	r21, 0x00	; 0
af3045fa:	8e 01       	movw	r16, r28
af3045fc:	0f 5f       	subi	r16, 0xFF	; 255
af3045fe:	1f 4f       	sbci	r17, 0xFF	; 255
af304600:	b8 01       	movw	r22, r16
af304602:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
af304606:	f8 01       	movw	r30, r16
af304608:	01 90       	ld	r0, Z+
af30460a:	00 20       	and	r0, r0
af30460c:	01 f4       	brne	.+0      	; 0xaf30460e <_ZN6String6concatEi+0x38>
af30460e:	af 01       	movw	r20, r30
af304610:	41 50       	subi	r20, 0x01	; 1
af304612:	51 09       	sbc	r21, r1
af304614:	40 1b       	sub	r20, r16
af304616:	51 0b       	sbc	r21, r17
af304618:	b8 01       	movw	r22, r16
af30461a:	c7 01       	movw	r24, r14
af30461c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
af304620:	28 96       	adiw	r28, 0x08	; 8
af304622:	0f b6       	in	r0, 0x3f	; 63
af304624:	f8 94       	cli
af304626:	de bf       	out	0x3e, r29	; 62
af304628:	0f be       	out	0x3f, r0	; 63
af30462a:	cd bf       	out	0x3d, r28	; 61
af30462c:	df 91       	pop	r29
af30462e:	cf 91       	pop	r28
af304630:	1f 91       	pop	r17
af304632:	0f 91       	pop	r16
af304634:	ff 90       	pop	r15
af304636:	ef 90       	pop	r14
af304638:	08 95       	ret

Disassembly of section .text._ZN6String6concatEj:

5e608c10 <_ZN6String6concatEj>:
5e608c10:	ef 92       	push	r14
5e608c12:	ff 92       	push	r15
5e608c14:	0f 93       	push	r16
5e608c16:	1f 93       	push	r17
5e608c18:	cf 93       	push	r28
5e608c1a:	df 93       	push	r29
5e608c1c:	cd b7       	in	r28, 0x3d	; 61
5e608c1e:	de b7       	in	r29, 0x3e	; 62
5e608c20:	27 97       	sbiw	r28, 0x07	; 7
5e608c22:	0f b6       	in	r0, 0x3f	; 63
5e608c24:	f8 94       	cli
5e608c26:	de bf       	out	0x3e, r29	; 62
5e608c28:	0f be       	out	0x3f, r0	; 63
5e608c2a:	cd bf       	out	0x3d, r28	; 61
5e608c2c:	7c 01       	movw	r14, r24
5e608c2e:	cb 01       	movw	r24, r22
5e608c30:	4a e0       	ldi	r20, 0x0A	; 10
5e608c32:	50 e0       	ldi	r21, 0x00	; 0
5e608c34:	8e 01       	movw	r16, r28
5e608c36:	0f 5f       	subi	r16, 0xFF	; 255
5e608c38:	1f 4f       	sbci	r17, 0xFF	; 255
5e608c3a:	b8 01       	movw	r22, r16
5e608c3c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
5e608c40:	f8 01       	movw	r30, r16
5e608c42:	01 90       	ld	r0, Z+
5e608c44:	00 20       	and	r0, r0
5e608c46:	01 f4       	brne	.+0      	; 0x5e608c48 <_ZN6String6concatEh+0x6c8698a>
5e608c48:	af 01       	movw	r20, r30
5e608c4a:	41 50       	subi	r20, 0x01	; 1
5e608c4c:	51 09       	sbc	r21, r1
5e608c4e:	40 1b       	sub	r20, r16
5e608c50:	51 0b       	sbc	r21, r17
5e608c52:	b8 01       	movw	r22, r16
5e608c54:	c7 01       	movw	r24, r14
5e608c56:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
5e608c5a:	27 96       	adiw	r28, 0x07	; 7
5e608c5c:	0f b6       	in	r0, 0x3f	; 63
5e608c5e:	f8 94       	cli
5e608c60:	de bf       	out	0x3e, r29	; 62
5e608c62:	0f be       	out	0x3f, r0	; 63
5e608c64:	cd bf       	out	0x3d, r28	; 61
5e608c66:	df 91       	pop	r29
5e608c68:	cf 91       	pop	r28
5e608c6a:	1f 91       	pop	r17
5e608c6c:	0f 91       	pop	r16
5e608c6e:	ff 90       	pop	r15
5e608c70:	ef 90       	pop	r14
5e608c72:	08 95       	ret

Disassembly of section .text._ZN6String6concatEl:

bcc11884 <_ZN6String6concatEl>:
bcc11884:	ef 92       	push	r14
bcc11886:	ff 92       	push	r15
bcc11888:	0f 93       	push	r16
bcc1188a:	1f 93       	push	r17
bcc1188c:	cf 93       	push	r28
bcc1188e:	df 93       	push	r29
bcc11890:	cd b7       	in	r28, 0x3d	; 61
bcc11892:	de b7       	in	r29, 0x3e	; 62
bcc11894:	2e 97       	sbiw	r28, 0x0e	; 14
bcc11896:	0f b6       	in	r0, 0x3f	; 63
bcc11898:	f8 94       	cli
bcc1189a:	de bf       	out	0x3e, r29	; 62
bcc1189c:	0f be       	out	0x3f, r0	; 63
bcc1189e:	cd bf       	out	0x3d, r28	; 61
bcc118a0:	7c 01       	movw	r14, r24
bcc118a2:	cb 01       	movw	r24, r22
bcc118a4:	ba 01       	movw	r22, r20
bcc118a6:	2a e0       	ldi	r18, 0x0A	; 10
bcc118a8:	30 e0       	ldi	r19, 0x00	; 0
bcc118aa:	8e 01       	movw	r16, r28
bcc118ac:	0f 5f       	subi	r16, 0xFF	; 255
bcc118ae:	1f 4f       	sbci	r17, 0xFF	; 255
bcc118b0:	a8 01       	movw	r20, r16
bcc118b2:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
bcc118b6:	f8 01       	movw	r30, r16
bcc118b8:	01 90       	ld	r0, Z+
bcc118ba:	00 20       	and	r0, r0
bcc118bc:	01 f4       	brne	.+0      	; 0xbcc118be <_ZN6String6concatEi+0xd90d2e8>
bcc118be:	af 01       	movw	r20, r30
bcc118c0:	41 50       	subi	r20, 0x01	; 1
bcc118c2:	51 09       	sbc	r21, r1
bcc118c4:	40 1b       	sub	r20, r16
bcc118c6:	51 0b       	sbc	r21, r17
bcc118c8:	b8 01       	movw	r22, r16
bcc118ca:	c7 01       	movw	r24, r14
bcc118cc:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
bcc118d0:	2e 96       	adiw	r28, 0x0e	; 14
bcc118d2:	0f b6       	in	r0, 0x3f	; 63
bcc118d4:	f8 94       	cli
bcc118d6:	de bf       	out	0x3e, r29	; 62
bcc118d8:	0f be       	out	0x3f, r0	; 63
bcc118da:	cd bf       	out	0x3d, r28	; 61
bcc118dc:	df 91       	pop	r29
bcc118de:	cf 91       	pop	r28
bcc118e0:	1f 91       	pop	r17
bcc118e2:	0f 91       	pop	r16
bcc118e4:	ff 90       	pop	r15
bcc118e6:	ef 90       	pop	r14
bcc118e8:	08 95       	ret

Disassembly of section .text._ZN6String6concatEm:

7982316e <_ZN6String6concatEm>:
7982316e:	ef 92       	push	r14
79823170:	ff 92       	push	r15
79823172:	0f 93       	push	r16
79823174:	1f 93       	push	r17
79823176:	cf 93       	push	r28
79823178:	df 93       	push	r29
7982317a:	cd b7       	in	r28, 0x3d	; 61
7982317c:	de b7       	in	r29, 0x3e	; 62
7982317e:	2d 97       	sbiw	r28, 0x0d	; 13
79823180:	0f b6       	in	r0, 0x3f	; 63
79823182:	f8 94       	cli
79823184:	de bf       	out	0x3e, r29	; 62
79823186:	0f be       	out	0x3f, r0	; 63
79823188:	cd bf       	out	0x3d, r28	; 61
7982318a:	7c 01       	movw	r14, r24
7982318c:	cb 01       	movw	r24, r22
7982318e:	ba 01       	movw	r22, r20
79823190:	2a e0       	ldi	r18, 0x0A	; 10
79823192:	30 e0       	ldi	r19, 0x00	; 0
79823194:	8e 01       	movw	r16, r28
79823196:	0f 5f       	subi	r16, 0xFF	; 255
79823198:	1f 4f       	sbci	r17, 0xFF	; 255
7982319a:	a8 01       	movw	r20, r16
7982319c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
798231a0:	f8 01       	movw	r30, r16
798231a2:	01 90       	ld	r0, Z+
798231a4:	00 20       	and	r0, r0
798231a6:	01 f4       	brne	.+0      	; 0x798231a8 <_ZN6String6concatEh+0x21ea0eea>
798231a8:	af 01       	movw	r20, r30
798231aa:	41 50       	subi	r20, 0x01	; 1
798231ac:	51 09       	sbc	r21, r1
798231ae:	40 1b       	sub	r20, r16
798231b0:	51 0b       	sbc	r21, r17
798231b2:	b8 01       	movw	r22, r16
798231b4:	c7 01       	movw	r24, r14
798231b6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
798231ba:	2d 96       	adiw	r28, 0x0d	; 13
798231bc:	0f b6       	in	r0, 0x3f	; 63
798231be:	f8 94       	cli
798231c0:	de bf       	out	0x3e, r29	; 62
798231c2:	0f be       	out	0x3f, r0	; 63
798231c4:	cd bf       	out	0x3d, r28	; 61
798231c6:	df 91       	pop	r29
798231c8:	cf 91       	pop	r28
798231ca:	1f 91       	pop	r17
798231cc:	0f 91       	pop	r16
798231ce:	ff 90       	pop	r15
798231d0:	ef 90       	pop	r14
798231d2:	08 95       	ret

Disassembly of section .text._ZN6String6concatEf:

f3046342 <_ZN6String6concatEf>:
f3046342:	ef 92       	push	r14
f3046344:	ff 92       	push	r15
f3046346:	0f 93       	push	r16
f3046348:	1f 93       	push	r17
f304634a:	cf 93       	push	r28
f304634c:	df 93       	push	r29
f304634e:	cd b7       	in	r28, 0x3d	; 61
f3046350:	de b7       	in	r29, 0x3e	; 62
f3046352:	64 97       	sbiw	r28, 0x14	; 20
f3046354:	0f b6       	in	r0, 0x3f	; 63
f3046356:	f8 94       	cli
f3046358:	de bf       	out	0x3e, r29	; 62
f304635a:	0f be       	out	0x3f, r0	; 63
f304635c:	cd bf       	out	0x3d, r28	; 61
f304635e:	7c 01       	movw	r14, r24
f3046360:	cb 01       	movw	r24, r22
f3046362:	ba 01       	movw	r22, r20
f3046364:	8e 01       	movw	r16, r28
f3046366:	0f 5f       	subi	r16, 0xFF	; 255
f3046368:	1f 4f       	sbci	r17, 0xFF	; 255
f304636a:	22 e0       	ldi	r18, 0x02	; 2
f304636c:	44 e0       	ldi	r20, 0x04	; 4
f304636e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
f3046372:	fc 01       	movw	r30, r24
f3046374:	01 90       	ld	r0, Z+
f3046376:	00 20       	and	r0, r0
f3046378:	01 f4       	brne	.+0      	; 0xf304637a <_ZN6String6concatEi+0x43d41da4>
f304637a:	af 01       	movw	r20, r30
f304637c:	41 50       	subi	r20, 0x01	; 1
f304637e:	51 09       	sbc	r21, r1
f3046380:	48 1b       	sub	r20, r24
f3046382:	59 0b       	sbc	r21, r25
f3046384:	bc 01       	movw	r22, r24
f3046386:	c7 01       	movw	r24, r14
f3046388:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
f304638c:	64 96       	adiw	r28, 0x14	; 20
f304638e:	0f b6       	in	r0, 0x3f	; 63
f3046390:	f8 94       	cli
f3046392:	de bf       	out	0x3e, r29	; 62
f3046394:	0f be       	out	0x3f, r0	; 63
f3046396:	cd bf       	out	0x3d, r28	; 61
f3046398:	df 91       	pop	r29
f304639a:	cf 91       	pop	r28
f304639c:	1f 91       	pop	r17
f304639e:	0f 91       	pop	r16
f30463a0:	ff 90       	pop	r15
f30463a2:	ef 90       	pop	r14
f30463a4:	08 95       	ret

Disassembly of section .text._ZN6String6concatEd:

e608c6e8 <_ZN6String6concatEd>:
e608c6e8:	ef 92       	push	r14
e608c6ea:	ff 92       	push	r15
e608c6ec:	0f 93       	push	r16
e608c6ee:	1f 93       	push	r17
e608c6f0:	cf 93       	push	r28
e608c6f2:	df 93       	push	r29
e608c6f4:	cd b7       	in	r28, 0x3d	; 61
e608c6f6:	de b7       	in	r29, 0x3e	; 62
e608c6f8:	64 97       	sbiw	r28, 0x14	; 20
e608c6fa:	0f b6       	in	r0, 0x3f	; 63
e608c6fc:	f8 94       	cli
e608c6fe:	de bf       	out	0x3e, r29	; 62
e608c700:	0f be       	out	0x3f, r0	; 63
e608c702:	cd bf       	out	0x3d, r28	; 61
e608c704:	7c 01       	movw	r14, r24
e608c706:	cb 01       	movw	r24, r22
e608c708:	ba 01       	movw	r22, r20
e608c70a:	8e 01       	movw	r16, r28
e608c70c:	0f 5f       	subi	r16, 0xFF	; 255
e608c70e:	1f 4f       	sbci	r17, 0xFF	; 255
e608c710:	22 e0       	ldi	r18, 0x02	; 2
e608c712:	44 e0       	ldi	r20, 0x04	; 4
e608c714:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
e608c718:	fc 01       	movw	r30, r24
e608c71a:	01 90       	ld	r0, Z+
e608c71c:	00 20       	and	r0, r0
e608c71e:	01 f4       	brne	.+0      	; 0xe608c720 <_ZN6String6concatEi+0x36d8814a>
e608c720:	af 01       	movw	r20, r30
e608c722:	41 50       	subi	r20, 0x01	; 1
e608c724:	51 09       	sbc	r21, r1
e608c726:	48 1b       	sub	r20, r24
e608c728:	59 0b       	sbc	r21, r25
e608c72a:	bc 01       	movw	r22, r24
e608c72c:	c7 01       	movw	r24, r14
e608c72e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
e608c732:	64 96       	adiw	r28, 0x14	; 20
e608c734:	0f b6       	in	r0, 0x3f	; 63
e608c736:	f8 94       	cli
e608c738:	de bf       	out	0x3e, r29	; 62
e608c73a:	0f be       	out	0x3f, r0	; 63
e608c73c:	cd bf       	out	0x3d, r28	; 61
e608c73e:	df 91       	pop	r29
e608c740:	cf 91       	pop	r28
e608c742:	1f 91       	pop	r17
e608c744:	0f 91       	pop	r16
e608c746:	ff 90       	pop	r15
e608c748:	ef 90       	pop	r14
e608c74a:	08 95       	ret

Disassembly of section .text._ZN6String6concatEPK19__FlashStringHelper:

cc118e34 <_ZN6String6concatEPK19__FlashStringHelper>:
cc118e34:	ef 92       	push	r14
cc118e36:	ff 92       	push	r15
cc118e38:	0f 93       	push	r16
cc118e3a:	1f 93       	push	r17
cc118e3c:	cf 93       	push	r28
cc118e3e:	df 93       	push	r29
cc118e40:	ec 01       	movw	r28, r24
cc118e42:	7b 01       	movw	r14, r22
cc118e44:	61 15       	cp	r22, r1
cc118e46:	71 05       	cpc	r23, r1
cc118e48:	01 f4       	brne	.+0      	; 0xcc118e4a <_ZN6String6concatEi+0x1ce14874>
cc118e4a:	80 e0       	ldi	r24, 0x00	; 0
cc118e4c:	00 c0       	rjmp	.+0      	; 0xcc118e4e <_ZN6String6concatEi+0x1ce14878>
cc118e4e:	cb 01       	movw	r24, r22
cc118e50:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
cc118e54:	00 97       	sbiw	r24, 0x00	; 0
cc118e56:	01 f0       	breq	.+0      	; 0xcc118e58 <_ZN6String6concatEi+0x1ce14882>
cc118e58:	0c 81       	ldd	r16, Y+4	; 0x04
cc118e5a:	1d 81       	ldd	r17, Y+5	; 0x05
cc118e5c:	08 0f       	add	r16, r24
cc118e5e:	19 1f       	adc	r17, r25
cc118e60:	b8 01       	movw	r22, r16
cc118e62:	ce 01       	movw	r24, r28
cc118e64:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
cc118e68:	88 23       	and	r24, r24
cc118e6a:	01 f0       	breq	.+0      	; 0xcc118e6c <_ZN6String6concatEi+0x1ce14896>
cc118e6c:	28 81       	ld	r18, Y
cc118e6e:	39 81       	ldd	r19, Y+1	; 0x01
cc118e70:	8c 81       	ldd	r24, Y+4	; 0x04
cc118e72:	9d 81       	ldd	r25, Y+5	; 0x05
cc118e74:	b7 01       	movw	r22, r14
cc118e76:	82 0f       	add	r24, r18
cc118e78:	93 1f       	adc	r25, r19
cc118e7a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
cc118e7e:	1d 83       	std	Y+5, r17	; 0x05
cc118e80:	0c 83       	std	Y+4, r16	; 0x04
cc118e82:	81 e0       	ldi	r24, 0x01	; 1
cc118e84:	df 91       	pop	r29
cc118e86:	cf 91       	pop	r28
cc118e88:	1f 91       	pop	r17
cc118e8a:	0f 91       	pop	r16
cc118e8c:	ff 90       	pop	r15
cc118e8e:	ef 90       	pop	r14
cc118e90:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperRK6String:

98231cc6 <_ZplRK15StringSumHelperRK6String>:
98231cc6:	cf 93       	push	r28
98231cc8:	df 93       	push	r29
98231cca:	ec 01       	movw	r28, r24
98231ccc:	fb 01       	movw	r30, r22
98231cce:	44 81       	ldd	r20, Z+4	; 0x04
98231cd0:	55 81       	ldd	r21, Z+5	; 0x05
98231cd2:	60 81       	ld	r22, Z
98231cd4:	71 81       	ldd	r23, Z+1	; 0x01
98231cd6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
98231cda:	81 11       	cpse	r24, r1
98231cdc:	00 c0       	rjmp	.+0      	; 0x98231cde <_ZN6String6concatEh+0x408afa20>
98231cde:	ce 01       	movw	r24, r28
98231ce0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
98231ce4:	ce 01       	movw	r24, r28
98231ce6:	df 91       	pop	r29
98231ce8:	cf 91       	pop	r28
98231cea:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperPKc:

304639b2 <_ZplRK15StringSumHelperPKc>:
304639b2:	cf 93       	push	r28
304639b4:	df 93       	push	r29
304639b6:	ec 01       	movw	r28, r24
304639b8:	61 15       	cp	r22, r1
304639ba:	71 05       	cpc	r23, r1
304639bc:	01 f0       	breq	.+0      	; 0x304639be <_ZN6String6concatEc+0x47a2872>
304639be:	fb 01       	movw	r30, r22
304639c0:	01 90       	ld	r0, Z+
304639c2:	00 20       	and	r0, r0
304639c4:	01 f4       	brne	.+0      	; 0x304639c6 <_ZN6String6concatEc+0x47a287a>
304639c6:	af 01       	movw	r20, r30
304639c8:	41 50       	subi	r20, 0x01	; 1
304639ca:	51 09       	sbc	r21, r1
304639cc:	46 1b       	sub	r20, r22
304639ce:	57 0b       	sbc	r21, r23
304639d0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
304639d4:	81 11       	cpse	r24, r1
304639d6:	00 c0       	rjmp	.+0      	; 0x304639d8 <_ZN6String6concatEc+0x47a288c>
304639d8:	ce 01       	movw	r24, r28
304639da:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
304639de:	ce 01       	movw	r24, r28
304639e0:	df 91       	pop	r29
304639e2:	cf 91       	pop	r28
304639e4:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperc:

608c7398 <_ZplRK15StringSumHelperc>:
608c7398:	cf 93       	push	r28
608c739a:	df 93       	push	r29
608c739c:	ec 01       	movw	r28, r24
608c739e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
608c73a2:	81 11       	cpse	r24, r1
608c73a4:	00 c0       	rjmp	.+0      	; 0x608c73a6 <_ZN6String6concatEh+0x8f450e8>
608c73a6:	ce 01       	movw	r24, r28
608c73a8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
608c73ac:	ce 01       	movw	r24, r28
608c73ae:	df 91       	pop	r29
608c73b0:	cf 91       	pop	r28
608c73b2:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperh:

c118e74c <_ZplRK15StringSumHelperh>:
c118e74c:	cf 93       	push	r28
c118e74e:	df 93       	push	r29
c118e750:	ec 01       	movw	r28, r24
c118e752:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c118e756:	81 11       	cpse	r24, r1
c118e758:	00 c0       	rjmp	.+0      	; 0xc118e75a <_ZN6String6concatEi+0x11e8a184>
c118e75a:	ce 01       	movw	r24, r28
c118e75c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c118e760:	ce 01       	movw	r24, r28
c118e762:	df 91       	pop	r29
c118e764:	cf 91       	pop	r28
c118e766:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperi:

8231ceb4 <_ZplRK15StringSumHelperi>:
8231ceb4:	cf 93       	push	r28
8231ceb6:	df 93       	push	r29
8231ceb8:	ec 01       	movw	r28, r24
8231ceba:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
8231cebe:	81 11       	cpse	r24, r1
8231cec0:	00 c0       	rjmp	.+0      	; 0x8231cec2 <_ZN6String6concatEh+0x2a99ac04>
8231cec2:	ce 01       	movw	r24, r28
8231cec4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
8231cec8:	ce 01       	movw	r24, r28
8231ceca:	df 91       	pop	r29
8231cecc:	cf 91       	pop	r28
8231cece:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperj:

04639d84 <_ZplRK15StringSumHelperj>:
 4639d84:	cf 93       	push	r28
 4639d86:	df 93       	push	r29
 4639d88:	ec 01       	movw	r28, r24
 4639d8a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 4639d8e:	81 11       	cpse	r24, r1
 4639d90:	00 c0       	rjmp	.+0      	; 0x4639d92 <_ZN6StringC1EPK19__FlashStringHelper+0x1a6dca0>
 4639d92:	ce 01       	movw	r24, r28
 4639d94:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 4639d98:	ce 01       	movw	r24, r28
 4639d9a:	df 91       	pop	r29
 4639d9c:	cf 91       	pop	r28
 4639d9e:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperl:

08c73b24 <_ZplRK15StringSumHelperl>:
 8c73b24:	cf 93       	push	r28
 8c73b26:	df 93       	push	r29
 8c73b28:	ec 01       	movw	r28, r24
 8c73b2a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 8c73b2e:	81 11       	cpse	r24, r1
 8c73b30:	00 c0       	rjmp	.+0      	; 0x8c73b32 <_ZN6String6concatEPKcj+0x34db93c>
 8c73b32:	ce 01       	movw	r24, r28
 8c73b34:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 8c73b38:	ce 01       	movw	r24, r28
 8c73b3a:	df 91       	pop	r29
 8c73b3c:	cf 91       	pop	r28
 8c73b3e:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperm:

118e7664 <_ZplRK15StringSumHelperm>:
118e7664:	cf 93       	push	r28
118e7666:	df 93       	push	r29
118e7668:	ec 01       	movw	r28, r24
118e766a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
118e766e:	81 11       	cpse	r24, r1
118e7670:	00 c0       	rjmp	.+0      	; 0x118e7672 <_ZN6String6concatERKS_+0x69b722e>
118e7672:	ce 01       	movw	r24, r28
118e7674:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
118e7678:	ce 01       	movw	r24, r28
118e767a:	df 91       	pop	r29
118e767c:	cf 91       	pop	r28
118e767e:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperf:

231cece4 <_ZplRK15StringSumHelperf>:
231cece4:	cf 93       	push	r28
231cece6:	df 93       	push	r29
231cece8:	ec 01       	movw	r28, r24
231cecea:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
231cecee:	81 11       	cpse	r24, r1
231cecf0:	00 c0       	rjmp	.+0      	; 0x231cecf2 <_ZN6String6concatEPKc+0xd36e45c>
231cecf2:	ce 01       	movw	r24, r28
231cecf4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
231cecf8:	ce 01       	movw	r24, r28
231cecfa:	df 91       	pop	r29
231cecfc:	cf 91       	pop	r28
231cecfe:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperd:

4639d9e4 <_ZplRK15StringSumHelperd>:
4639d9e4:	cf 93       	push	r28
4639d9e6:	df 93       	push	r29
4639d9e8:	ec 01       	movw	r28, r24
4639d9ea:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
4639d9ee:	81 11       	cpse	r24, r1
4639d9f0:	00 c0       	rjmp	.+0      	; 0x4639d9f2 <_ZN6String6concatEc+0x1a6dc8a6>
4639d9f2:	ce 01       	movw	r24, r28
4639d9f4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
4639d9f8:	ce 01       	movw	r24, r28
4639d9fa:	df 91       	pop	r29
4639d9fc:	cf 91       	pop	r28
4639d9fe:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperPK19__FlashStringHelper:

8c73b3e4 <_ZplRK15StringSumHelperPK19__FlashStringHelper>:
8c73b3e4:	cf 93       	push	r28
8c73b3e6:	df 93       	push	r29
8c73b3e8:	ec 01       	movw	r28, r24
8c73b3ea:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
8c73b3ee:	81 11       	cpse	r24, r1
8c73b3f0:	00 c0       	rjmp	.+0      	; 0x8c73b3f2 <_ZN6String6concatEh+0x34db9134>
8c73b3f2:	ce 01       	movw	r24, r28
8c73b3f4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
8c73b3f8:	ce 01       	movw	r24, r28
8c73b3fa:	df 91       	pop	r29
8c73b3fc:	cf 91       	pop	r28
8c73b3fe:	08 95       	ret

Disassembly of section .text._ZNK6String9compareToERKS_:

18e767e4 <_ZNK6String9compareToERKS_>:
18e767e4:	cf 93       	push	r28
18e767e6:	df 93       	push	r29
18e767e8:	dc 01       	movw	r26, r24
18e767ea:	ed 91       	ld	r30, X+
18e767ec:	fc 91       	ld	r31, X
18e767ee:	eb 01       	movw	r28, r22
18e767f0:	a8 81       	ld	r26, Y
18e767f2:	b9 81       	ldd	r27, Y+1	; 0x01
18e767f4:	30 97       	sbiw	r30, 0x00	; 0
18e767f6:	01 f0       	breq	.+0      	; 0x18e767f8 <_ZN6String6concatEPKc+0x3015f62>
18e767f8:	10 97       	sbiw	r26, 0x00	; 0
18e767fa:	01 f4       	brne	.+0      	; 0x18e767fc <_ZN6String6concatEPKc+0x3015f66>
18e767fc:	10 97       	sbiw	r26, 0x00	; 0
18e767fe:	01 f0       	breq	.+0      	; 0x18e76800 <_ZN6String6concatEPKc+0x3015f6a>
18e76800:	eb 01       	movw	r28, r22
18e76802:	2c 81       	ldd	r18, Y+4	; 0x04
18e76804:	3d 81       	ldd	r19, Y+5	; 0x05
18e76806:	23 2b       	or	r18, r19
18e76808:	01 f0       	breq	.+0      	; 0x18e7680a <_ZN6String6concatEPKc+0x3015f74>
18e7680a:	8c 91       	ld	r24, X
18e7680c:	90 e0       	ldi	r25, 0x00	; 0
18e7680e:	91 95       	neg	r25
18e76810:	81 95       	neg	r24
18e76812:	91 09       	sbc	r25, r1
18e76814:	00 c0       	rjmp	.+0      	; 0x18e76816 <_ZN6String6concatEPKc+0x3015f80>
18e76816:	30 97       	sbiw	r30, 0x00	; 0
18e76818:	01 f0       	breq	.+0      	; 0x18e7681a <_ZN6String6concatEPKc+0x3015f84>
18e7681a:	dc 01       	movw	r26, r24
18e7681c:	14 96       	adiw	r26, 0x04	; 4
18e7681e:	8d 91       	ld	r24, X+
18e76820:	9c 91       	ld	r25, X
18e76822:	15 97       	sbiw	r26, 0x05	; 5
18e76824:	89 2b       	or	r24, r25
18e76826:	01 f0       	breq	.+0      	; 0x18e76828 <_ZN6String6concatEPKc+0x3015f92>
18e76828:	80 81       	ld	r24, Z
18e7682a:	90 e0       	ldi	r25, 0x00	; 0
18e7682c:	00 c0       	rjmp	.+0      	; 0x18e7682e <_ZN6String6concatEPKc+0x3015f98>
18e7682e:	bd 01       	movw	r22, r26
18e76830:	cf 01       	movw	r24, r30
18e76832:	df 91       	pop	r29
18e76834:	cf 91       	pop	r28
18e76836:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
18e7683a:	80 e0       	ldi	r24, 0x00	; 0
18e7683c:	90 e0       	ldi	r25, 0x00	; 0
18e7683e:	df 91       	pop	r29
18e76840:	cf 91       	pop	r28
18e76842:	08 95       	ret

Disassembly of section .text._ZNK6String6equalsERKS_:

31ced028 <_ZNK6String6equalsERKS_>:
31ced028:	fc 01       	movw	r30, r24
31ced02a:	44 81       	ldd	r20, Z+4	; 0x04
31ced02c:	55 81       	ldd	r21, Z+5	; 0x05
31ced02e:	fb 01       	movw	r30, r22
31ced030:	24 81       	ldd	r18, Z+4	; 0x04
31ced032:	35 81       	ldd	r19, Z+5	; 0x05
31ced034:	42 17       	cp	r20, r18
31ced036:	53 07       	cpc	r21, r19
31ced038:	01 f4       	brne	.+0      	; 0x31ced03a <_ZN6String6concatEc+0x602beee>
31ced03a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
31ced03e:	21 e0       	ldi	r18, 0x01	; 1
31ced040:	89 2b       	or	r24, r25
31ced042:	01 f0       	breq	.+0      	; 0x31ced044 <_ZN6String6concatEc+0x602bef8>
31ced044:	20 e0       	ldi	r18, 0x00	; 0
31ced046:	82 2f       	mov	r24, r18
31ced048:	08 95       	ret
31ced04a:	80 e0       	ldi	r24, 0x00	; 0
31ced04c:	08 95       	ret

Disassembly of section .text._ZNK6String6equalsEPKc:

639da076 <_ZNK6String6equalsEPKc>:
639da076:	fc 01       	movw	r30, r24
639da078:	24 81       	ldd	r18, Z+4	; 0x04
639da07a:	35 81       	ldd	r19, Z+5	; 0x05
639da07c:	23 2b       	or	r18, r19
639da07e:	01 f4       	brne	.+0      	; 0x639da080 <_ZN6String6concatEh+0xc057dc2>
639da080:	21 e0       	ldi	r18, 0x01	; 1
639da082:	61 15       	cp	r22, r1
639da084:	71 05       	cpc	r23, r1
639da086:	01 f0       	breq	.+0      	; 0x639da088 <_ZN6String6concatEh+0xc057dca>
639da088:	fb 01       	movw	r30, r22
639da08a:	00 c0       	rjmp	.+0      	; 0x639da08c <_ZN6String6concatEh+0xc057dce>
639da08c:	fc 01       	movw	r30, r24
639da08e:	80 81       	ld	r24, Z
639da090:	91 81       	ldd	r25, Z+1	; 0x01
639da092:	61 15       	cp	r22, r1
639da094:	71 05       	cpc	r23, r1
639da096:	01 f4       	brne	.+0      	; 0x639da098 <_ZN6String6concatEh+0xc057dda>
639da098:	21 e0       	ldi	r18, 0x01	; 1
639da09a:	fc 01       	movw	r30, r24
639da09c:	80 81       	ld	r24, Z
639da09e:	88 23       	and	r24, r24
639da0a0:	01 f0       	breq	.+0      	; 0x639da0a2 <_ZN6String6concatEh+0xc057de4>
639da0a2:	00 c0       	rjmp	.+0      	; 0x639da0a4 <_ZN6String6concatEh+0xc057de6>
639da0a4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
639da0a8:	21 e0       	ldi	r18, 0x01	; 1
639da0aa:	89 2b       	or	r24, r25
639da0ac:	01 f0       	breq	.+0      	; 0x639da0ae <_ZN6String6concatEh+0xc057df0>
639da0ae:	20 e0       	ldi	r18, 0x00	; 0
639da0b0:	82 2f       	mov	r24, r18
639da0b2:	08 95       	ret

Disassembly of section .text._ZNK6StringltERKS_:

c73b412a <_ZNK6StringltERKS_>:
c73b412a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c73b412e:	89 2f       	mov	r24, r25
c73b4130:	88 1f       	adc	r24, r24
c73b4132:	88 27       	eor	r24, r24
c73b4134:	88 1f       	adc	r24, r24
c73b4136:	08 95       	ret

Disassembly of section .text._ZNK6StringgtERKS_:

8e768262 <_ZNK6StringgtERKS_>:
8e768262:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
8e768266:	21 e0       	ldi	r18, 0x01	; 1
8e768268:	18 16       	cp	r1, r24
8e76826a:	19 06       	cpc	r1, r25
8e76826c:	04 f0       	brlt	.+0      	; 0x8e76826e <_ZN6String6concatEh+0x36de5fb0>
8e76826e:	20 e0       	ldi	r18, 0x00	; 0
8e768270:	82 2f       	mov	r24, r18
8e768272:	08 95       	ret

Disassembly of section .text._ZNK6StringleERKS_:

1ced04d6 <_ZNK6StringleERKS_>:
1ced04d6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
1ced04da:	21 e0       	ldi	r18, 0x01	; 1
1ced04dc:	18 16       	cp	r1, r24
1ced04de:	19 06       	cpc	r1, r25
1ced04e0:	04 f4       	brge	.+0      	; 0x1ced04e2 <_ZN6String6concatEPKc+0x706fc4c>
1ced04e2:	20 e0       	ldi	r18, 0x00	; 0
1ced04e4:	82 2f       	mov	r24, r18
1ced04e6:	08 95       	ret

Disassembly of section .text._ZNK6StringgeERKS_:

39da09be <_ZNK6StringgeERKS_>:
39da09be:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
39da09c2:	89 2f       	mov	r24, r25
39da09c4:	80 95       	com	r24
39da09c6:	88 1f       	adc	r24, r24
39da09c8:	88 27       	eor	r24, r24
39da09ca:	88 1f       	adc	r24, r24
39da09cc:	08 95       	ret

Disassembly of section .text._ZNK6String16equalsIgnoreCaseERKS_:

73b4138c <_ZNK6String16equalsIgnoreCaseERKS_>:
73b4138c:	ef 92       	push	r14
73b4138e:	ff 92       	push	r15
73b41390:	0f 93       	push	r16
73b41392:	1f 93       	push	r17
73b41394:	cf 93       	push	r28
73b41396:	df 93       	push	r29
73b41398:	86 17       	cp	r24, r22
73b4139a:	97 07       	cpc	r25, r23
73b4139c:	01 f0       	breq	.+0      	; 0x73b4139e <_ZN6String6concatEh+0x1c1bf0e0>
73b4139e:	fc 01       	movw	r30, r24
73b413a0:	24 81       	ldd	r18, Z+4	; 0x04
73b413a2:	35 81       	ldd	r19, Z+5	; 0x05
73b413a4:	fb 01       	movw	r30, r22
73b413a6:	44 81       	ldd	r20, Z+4	; 0x04
73b413a8:	55 81       	ldd	r21, Z+5	; 0x05
73b413aa:	24 17       	cp	r18, r20
73b413ac:	35 07       	cpc	r19, r21
73b413ae:	01 f4       	brne	.+0      	; 0x73b413b0 <_ZN6String6concatEh+0x1c1bf0f2>
73b413b0:	23 2b       	or	r18, r19
73b413b2:	01 f0       	breq	.+0      	; 0x73b413b4 <_ZN6String6concatEh+0x1c1bf0f6>
73b413b4:	fc 01       	movw	r30, r24
73b413b6:	00 81       	ld	r16, Z
73b413b8:	11 81       	ldd	r17, Z+1	; 0x01
73b413ba:	fb 01       	movw	r30, r22
73b413bc:	c0 81       	ld	r28, Z
73b413be:	d1 81       	ldd	r29, Z+1	; 0x01
73b413c0:	f8 01       	movw	r30, r16
73b413c2:	81 91       	ld	r24, Z+
73b413c4:	8f 01       	movw	r16, r30
73b413c6:	88 23       	and	r24, r24
73b413c8:	01 f0       	breq	.+0      	; 0x73b413ca <_ZN6String6concatEh+0x1c1bf10c>
73b413ca:	99 27       	eor	r25, r25
73b413cc:	87 fd       	sbrc	r24, 7
73b413ce:	90 95       	com	r25
73b413d0:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
73b413d4:	7c 01       	movw	r14, r24
73b413d6:	89 91       	ld	r24, Y+
73b413d8:	99 27       	eor	r25, r25
73b413da:	87 fd       	sbrc	r24, 7
73b413dc:	90 95       	com	r25
73b413de:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
73b413e2:	e8 16       	cp	r14, r24
73b413e4:	f9 06       	cpc	r15, r25
73b413e6:	01 f0       	breq	.+0      	; 0x73b413e8 <_ZN6String6concatEh+0x1c1bf12a>
73b413e8:	00 c0       	rjmp	.+0      	; 0x73b413ea <_ZN6String6concatEh+0x1c1bf12c>
73b413ea:	81 e0       	ldi	r24, 0x01	; 1
73b413ec:	00 c0       	rjmp	.+0      	; 0x73b413ee <_ZN6String6concatEh+0x1c1bf130>
73b413ee:	80 e0       	ldi	r24, 0x00	; 0
73b413f0:	df 91       	pop	r29
73b413f2:	cf 91       	pop	r28
73b413f4:	1f 91       	pop	r17
73b413f6:	0f 91       	pop	r16
73b413f8:	ff 90       	pop	r15
73b413fa:	ef 90       	pop	r14
73b413fc:	08 95       	ret

Disassembly of section .text._ZNK6String10startsWithERKS_j:

e768278a <_ZNK6String10startsWithERKS_j>:
e768278a:	fa 01       	movw	r30, r20
e768278c:	db 01       	movw	r26, r22
e768278e:	14 96       	adiw	r26, 0x04	; 4
e7682790:	4d 91       	ld	r20, X+
e7682792:	5c 91       	ld	r21, X
e7682794:	15 97       	sbiw	r26, 0x05	; 5
e7682796:	dc 01       	movw	r26, r24
e7682798:	14 96       	adiw	r26, 0x04	; 4
e768279a:	2d 91       	ld	r18, X+
e768279c:	3c 91       	ld	r19, X
e768279e:	15 97       	sbiw	r26, 0x05	; 5
e76827a0:	24 1b       	sub	r18, r20
e76827a2:	35 0b       	sbc	r19, r21
e76827a4:	2e 17       	cp	r18, r30
e76827a6:	3f 07       	cpc	r19, r31
e76827a8:	00 f0       	brcs	.+0      	; 0xe76827aa <_ZN6String6concatEi+0x3837e1d4>
e76827aa:	8d 91       	ld	r24, X+
e76827ac:	9c 91       	ld	r25, X
e76827ae:	00 97       	sbiw	r24, 0x00	; 0
e76827b0:	01 f0       	breq	.+0      	; 0xe76827b2 <_ZN6String6concatEi+0x3837e1dc>
e76827b2:	db 01       	movw	r26, r22
e76827b4:	6d 91       	ld	r22, X+
e76827b6:	7c 91       	ld	r23, X
e76827b8:	61 15       	cp	r22, r1
e76827ba:	71 05       	cpc	r23, r1
e76827bc:	01 f0       	breq	.+0      	; 0xe76827be <_ZN6String6concatEi+0x3837e1e8>
e76827be:	8e 0f       	add	r24, r30
e76827c0:	9f 1f       	adc	r25, r31
e76827c2:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
e76827c6:	21 e0       	ldi	r18, 0x01	; 1
e76827c8:	89 2b       	or	r24, r25
e76827ca:	01 f0       	breq	.+0      	; 0xe76827cc <_ZN6String6concatEi+0x3837e1f6>
e76827cc:	20 e0       	ldi	r18, 0x00	; 0
e76827ce:	82 2f       	mov	r24, r18
e76827d0:	08 95       	ret

Disassembly of section .text._ZNK6String10startsWithERKS_:

ced04f5c <_ZNK6String10startsWithERKS_>:
ced04f5c:	fc 01       	movw	r30, r24
ced04f5e:	44 81       	ldd	r20, Z+4	; 0x04
ced04f60:	55 81       	ldd	r21, Z+5	; 0x05
ced04f62:	fb 01       	movw	r30, r22
ced04f64:	24 81       	ldd	r18, Z+4	; 0x04
ced04f66:	35 81       	ldd	r19, Z+5	; 0x05
ced04f68:	42 17       	cp	r20, r18
ced04f6a:	53 07       	cpc	r21, r19
ced04f6c:	00 f0       	brcs	.+0      	; 0xced04f6e <_ZN6String6concatEi+0x1fa00998>
ced04f6e:	40 e0       	ldi	r20, 0x00	; 0
ced04f70:	50 e0       	ldi	r21, 0x00	; 0
ced04f72:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
ced04f76:	80 e0       	ldi	r24, 0x00	; 0
ced04f78:	08 95       	ret

Disassembly of section .text._ZNK6String8endsWithERKS_:

9da09ed6 <_ZNK6String8endsWithERKS_>:
9da09ed6:	fc 01       	movw	r30, r24
9da09ed8:	84 81       	ldd	r24, Z+4	; 0x04
9da09eda:	95 81       	ldd	r25, Z+5	; 0x05
9da09edc:	db 01       	movw	r26, r22
9da09ede:	14 96       	adiw	r26, 0x04	; 4
9da09ee0:	4d 91       	ld	r20, X+
9da09ee2:	5c 91       	ld	r21, X
9da09ee4:	15 97       	sbiw	r26, 0x05	; 5
9da09ee6:	84 17       	cp	r24, r20
9da09ee8:	95 07       	cpc	r25, r21
9da09eea:	00 f0       	brcs	.+0      	; 0x9da09eec <_ZN6String6concatEh+0x46087c2e>
9da09eec:	20 81       	ld	r18, Z
9da09eee:	31 81       	ldd	r19, Z+1	; 0x01
9da09ef0:	21 15       	cp	r18, r1
9da09ef2:	31 05       	cpc	r19, r1
9da09ef4:	01 f0       	breq	.+0      	; 0x9da09ef6 <_ZN6String6concatEh+0x46087c38>
9da09ef6:	6d 91       	ld	r22, X+
9da09ef8:	7c 91       	ld	r23, X
9da09efa:	61 15       	cp	r22, r1
9da09efc:	71 05       	cpc	r23, r1
9da09efe:	01 f0       	breq	.+0      	; 0x9da09f00 <_ZN6String6concatEh+0x46087c42>
9da09f00:	84 1b       	sub	r24, r20
9da09f02:	95 0b       	sbc	r25, r21
9da09f04:	82 0f       	add	r24, r18
9da09f06:	93 1f       	adc	r25, r19
9da09f08:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
9da09f0c:	21 e0       	ldi	r18, 0x01	; 1
9da09f0e:	89 2b       	or	r24, r25
9da09f10:	01 f0       	breq	.+0      	; 0x9da09f12 <_ZN6String6concatEh+0x46087c54>
9da09f12:	20 e0       	ldi	r18, 0x00	; 0
9da09f14:	82 2f       	mov	r24, r18
9da09f16:	08 95       	ret

Disassembly of section .text._ZN6String9setCharAtEjc:

3b413dee <_ZN6String9setCharAtEjc>:
3b413dee:	dc 01       	movw	r26, r24
3b413df0:	14 96       	adiw	r26, 0x04	; 4
3b413df2:	2d 91       	ld	r18, X+
3b413df4:	3c 91       	ld	r19, X
3b413df6:	15 97       	sbiw	r26, 0x05	; 5
3b413df8:	62 17       	cp	r22, r18
3b413dfa:	73 07       	cpc	r23, r19
3b413dfc:	00 f4       	brcc	.+0      	; 0x3b413dfe <_ZN6String6concatEc+0xf752cb2>
3b413dfe:	ed 91       	ld	r30, X+
3b413e00:	fc 91       	ld	r31, X
3b413e02:	e6 0f       	add	r30, r22
3b413e04:	f7 1f       	adc	r31, r23
3b413e06:	40 83       	st	Z, r20
3b413e08:	08 95       	ret

Disassembly of section .text._ZN6StringixEj:

76827bf8 <_ZN6StringixEj>:
76827bf8:	fc 01       	movw	r30, r24
76827bfa:	84 81       	ldd	r24, Z+4	; 0x04
76827bfc:	95 81       	ldd	r25, Z+5	; 0x05
76827bfe:	68 17       	cp	r22, r24
76827c00:	79 07       	cpc	r23, r25
76827c02:	00 f4       	brcc	.+0      	; 0x76827c04 <_ZN6String6concatEh+0x1eea5946>
76827c04:	80 81       	ld	r24, Z
76827c06:	91 81       	ldd	r25, Z+1	; 0x01
76827c08:	00 97       	sbiw	r24, 0x00	; 0
76827c0a:	01 f4       	brne	.+0      	; 0x76827c0c <_ZN6String6concatEh+0x1eea594e>
76827c0c:	10 92 00 00 	sts	0x0000, r1
76827c10:	80 e0       	ldi	r24, 0x00	; 0
76827c12:	90 e0       	ldi	r25, 0x00	; 0
76827c14:	08 95       	ret
76827c16:	86 0f       	add	r24, r22
76827c18:	97 1f       	adc	r25, r23
76827c1a:	08 95       	ret

Disassembly of section .text._ZNK6StringixEj:

ed04f814 <_ZNK6StringixEj>:
ed04f814:	fc 01       	movw	r30, r24
ed04f816:	24 81       	ldd	r18, Z+4	; 0x04
ed04f818:	35 81       	ldd	r19, Z+5	; 0x05
ed04f81a:	62 17       	cp	r22, r18
ed04f81c:	73 07       	cpc	r23, r19
ed04f81e:	00 f4       	brcc	.+0      	; 0xed04f820 <_ZN6String6concatEi+0x3dd4b24a>
ed04f820:	80 81       	ld	r24, Z
ed04f822:	91 81       	ldd	r25, Z+1	; 0x01
ed04f824:	00 97       	sbiw	r24, 0x00	; 0
ed04f826:	01 f0       	breq	.+0      	; 0xed04f828 <_ZN6String6concatEi+0x3dd4b252>
ed04f828:	fc 01       	movw	r30, r24
ed04f82a:	e6 0f       	add	r30, r22
ed04f82c:	f7 1f       	adc	r31, r23
ed04f82e:	80 81       	ld	r24, Z
ed04f830:	08 95       	ret
ed04f832:	80 e0       	ldi	r24, 0x00	; 0
ed04f834:	08 95       	ret

Disassembly of section .text._ZNK6String6charAtEj:

da09f04a <_ZNK6String6charAtEj>:
da09f04a:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZNK6String8getBytesEPhjj:

b413e098 <_ZNK6String8getBytesEPhjj>:
b413e098:	0f 93       	push	r16
b413e09a:	1f 93       	push	r17
b413e09c:	cf 93       	push	r28
b413e09e:	df 93       	push	r29
b413e0a0:	eb 01       	movw	r28, r22
b413e0a2:	41 15       	cp	r20, r1
b413e0a4:	51 05       	cpc	r21, r1
b413e0a6:	01 f0       	breq	.+0      	; 0xb413e0a8 <_ZN6String6concatEi+0x4e39ad2>
b413e0a8:	20 97       	sbiw	r28, 0x00	; 0
b413e0aa:	01 f0       	breq	.+0      	; 0xb413e0ac <_ZN6String6concatEi+0x4e39ad6>
b413e0ac:	fc 01       	movw	r30, r24
b413e0ae:	64 81       	ldd	r22, Z+4	; 0x04
b413e0b0:	75 81       	ldd	r23, Z+5	; 0x05
b413e0b2:	26 17       	cp	r18, r22
b413e0b4:	37 07       	cpc	r19, r23
b413e0b6:	00 f4       	brcc	.+0      	; 0xb413e0b8 <_ZN6String6concatEi+0x4e39ae2>
b413e0b8:	62 1b       	sub	r22, r18
b413e0ba:	73 0b       	sbc	r23, r19
b413e0bc:	8a 01       	movw	r16, r20
b413e0be:	01 50       	subi	r16, 0x01	; 1
b413e0c0:	11 09       	sbc	r17, r1
b413e0c2:	60 17       	cp	r22, r16
b413e0c4:	71 07       	cpc	r23, r17
b413e0c6:	00 f4       	brcc	.+0      	; 0xb413e0c8 <_ZN6String6concatEi+0x4e39af2>
b413e0c8:	8b 01       	movw	r16, r22
b413e0ca:	fc 01       	movw	r30, r24
b413e0cc:	60 81       	ld	r22, Z
b413e0ce:	71 81       	ldd	r23, Z+1	; 0x01
b413e0d0:	62 0f       	add	r22, r18
b413e0d2:	73 1f       	adc	r23, r19
b413e0d4:	a8 01       	movw	r20, r16
b413e0d6:	ce 01       	movw	r24, r28
b413e0d8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
b413e0dc:	c0 0f       	add	r28, r16
b413e0de:	d1 1f       	adc	r29, r17
b413e0e0:	18 82       	st	Y, r1
b413e0e2:	df 91       	pop	r29
b413e0e4:	cf 91       	pop	r28
b413e0e6:	1f 91       	pop	r17
b413e0e8:	0f 91       	pop	r16
b413e0ea:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfEcj:

6827c184 <_ZNK6String7indexOfEcj>:
6827c184:	cf 93       	push	r28
6827c186:	df 93       	push	r29
6827c188:	fc 01       	movw	r30, r24
6827c18a:	84 81       	ldd	r24, Z+4	; 0x04
6827c18c:	95 81       	ldd	r25, Z+5	; 0x05
6827c18e:	48 17       	cp	r20, r24
6827c190:	59 07       	cpc	r21, r25
6827c192:	00 f4       	brcc	.+0      	; 0x6827c194 <_ZN6String6concatEh+0x108f9ed6>
6827c194:	c0 81       	ld	r28, Z
6827c196:	d1 81       	ldd	r29, Z+1	; 0x01
6827c198:	77 27       	eor	r23, r23
6827c19a:	67 fd       	sbrc	r22, 7
6827c19c:	70 95       	com	r23
6827c19e:	ce 01       	movw	r24, r28
6827c1a0:	84 0f       	add	r24, r20
6827c1a2:	95 1f       	adc	r25, r21
6827c1a4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
6827c1a8:	00 97       	sbiw	r24, 0x00	; 0
6827c1aa:	01 f0       	breq	.+0      	; 0x6827c1ac <_ZN6String6concatEh+0x108f9eee>
6827c1ac:	8c 1b       	sub	r24, r28
6827c1ae:	9d 0b       	sbc	r25, r29
6827c1b0:	00 c0       	rjmp	.+0      	; 0x6827c1b2 <_ZN6String6concatEh+0x108f9ef4>
6827c1b2:	8f ef       	ldi	r24, 0xFF	; 255
6827c1b4:	9f ef       	ldi	r25, 0xFF	; 255
6827c1b6:	df 91       	pop	r29
6827c1b8:	cf 91       	pop	r28
6827c1ba:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfEc:

d04f8340 <_ZNK6String7indexOfEc>:
d04f8340:	40 e0       	ldi	r20, 0x00	; 0
d04f8342:	50 e0       	ldi	r21, 0x00	; 0
d04f8344:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZNK6String7indexOfERKS_j:

a09f0688 <_ZNK6String7indexOfERKS_j>:
a09f0688:	cf 93       	push	r28
a09f068a:	df 93       	push	r29
a09f068c:	fc 01       	movw	r30, r24
a09f068e:	84 81       	ldd	r24, Z+4	; 0x04
a09f0690:	95 81       	ldd	r25, Z+5	; 0x05
a09f0692:	48 17       	cp	r20, r24
a09f0694:	59 07       	cpc	r21, r25
a09f0696:	00 f4       	brcc	.+0      	; 0xa09f0698 <_ZN6String6concatEh+0x4906e3da>
a09f0698:	c0 81       	ld	r28, Z
a09f069a:	d1 81       	ldd	r29, Z+1	; 0x01
a09f069c:	fb 01       	movw	r30, r22
a09f069e:	60 81       	ld	r22, Z
a09f06a0:	71 81       	ldd	r23, Z+1	; 0x01
a09f06a2:	ce 01       	movw	r24, r28
a09f06a4:	84 0f       	add	r24, r20
a09f06a6:	95 1f       	adc	r25, r21
a09f06a8:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
a09f06ac:	00 97       	sbiw	r24, 0x00	; 0
a09f06ae:	01 f0       	breq	.+0      	; 0xa09f06b0 <_ZN6String6concatEh+0x4906e3f2>
a09f06b0:	8c 1b       	sub	r24, r28
a09f06b2:	9d 0b       	sbc	r25, r29
a09f06b4:	00 c0       	rjmp	.+0      	; 0xa09f06b6 <_ZN6String6concatEh+0x4906e3f8>
a09f06b6:	8f ef       	ldi	r24, 0xFF	; 255
a09f06b8:	9f ef       	ldi	r25, 0xFF	; 255
a09f06ba:	df 91       	pop	r29
a09f06bc:	cf 91       	pop	r28
a09f06be:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfERKS_:

413e0d48 <_ZNK6String7indexOfERKS_>:
413e0d48:	40 e0       	ldi	r20, 0x00	; 0
413e0d4a:	50 e0       	ldi	r21, 0x00	; 0
413e0d4c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZNK6String11lastIndexOfEcj:

827c1a98 <_ZNK6String11lastIndexOfEcj>:
827c1a98:	df 92       	push	r13
827c1a9a:	ef 92       	push	r14
827c1a9c:	ff 92       	push	r15
827c1a9e:	0f 93       	push	r16
827c1aa0:	1f 93       	push	r17
827c1aa2:	cf 93       	push	r28
827c1aa4:	df 93       	push	r29
827c1aa6:	ec 01       	movw	r28, r24
827c1aa8:	8c 81       	ldd	r24, Y+4	; 0x04
827c1aaa:	9d 81       	ldd	r25, Y+5	; 0x05
827c1aac:	48 17       	cp	r20, r24
827c1aae:	59 07       	cpc	r21, r25
827c1ab0:	00 f0       	brcs	.+0      	; 0x827c1ab2 <_ZN6String6concatEh+0x2ae3f7f4>
827c1ab2:	8f ef       	ldi	r24, 0xFF	; 255
827c1ab4:	9f ef       	ldi	r25, 0xFF	; 255
827c1ab6:	00 c0       	rjmp	.+0      	; 0x827c1ab8 <_ZN6String6concatEh+0x2ae3f7fa>
827c1ab8:	8a 01       	movw	r16, r20
827c1aba:	0f 5f       	subi	r16, 0xFF	; 255
827c1abc:	1f 4f       	sbci	r17, 0xFF	; 255
827c1abe:	e8 81       	ld	r30, Y
827c1ac0:	f9 81       	ldd	r31, Y+1	; 0x01
827c1ac2:	e0 0f       	add	r30, r16
827c1ac4:	f1 1f       	adc	r31, r17
827c1ac6:	d0 80       	ld	r13, Z
827c1ac8:	10 82       	st	Z, r1
827c1aca:	e8 80       	ld	r14, Y
827c1acc:	f9 80       	ldd	r15, Y+1	; 0x01
827c1ace:	77 27       	eor	r23, r23
827c1ad0:	67 fd       	sbrc	r22, 7
827c1ad2:	70 95       	com	r23
827c1ad4:	c7 01       	movw	r24, r14
827c1ad6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
827c1ada:	f7 01       	movw	r30, r14
827c1adc:	e0 0f       	add	r30, r16
827c1ade:	f1 1f       	adc	r31, r17
827c1ae0:	d0 82       	st	Z, r13
827c1ae2:	00 97       	sbiw	r24, 0x00	; 0
827c1ae4:	01 f0       	breq	.+0      	; 0x827c1ae6 <_ZN6String6concatEh+0x2ae3f828>
827c1ae6:	28 81       	ld	r18, Y
827c1ae8:	39 81       	ldd	r19, Y+1	; 0x01
827c1aea:	82 1b       	sub	r24, r18
827c1aec:	93 0b       	sbc	r25, r19
827c1aee:	df 91       	pop	r29
827c1af0:	cf 91       	pop	r28
827c1af2:	1f 91       	pop	r17
827c1af4:	0f 91       	pop	r16
827c1af6:	ff 90       	pop	r15
827c1af8:	ef 90       	pop	r14
827c1afa:	df 90       	pop	r13
827c1afc:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfEc:

04f83596 <_ZNK6String11lastIndexOfEc>:
 4f83596:	fc 01       	movw	r30, r24
 4f83598:	44 81       	ldd	r20, Z+4	; 0x04
 4f8359a:	55 81       	ldd	r21, Z+5	; 0x05
 4f8359c:	41 50       	subi	r20, 0x01	; 1
 4f8359e:	51 09       	sbc	r21, r1
 4f835a0:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZNK6String11lastIndexOfERKS_j:

09f06b3a <_ZNK6String11lastIndexOfERKS_j>:
 9f06b3a:	af 92       	push	r10
 9f06b3c:	bf 92       	push	r11
 9f06b3e:	cf 92       	push	r12
 9f06b40:	df 92       	push	r13
 9f06b42:	ef 92       	push	r14
 9f06b44:	ff 92       	push	r15
 9f06b46:	0f 93       	push	r16
 9f06b48:	1f 93       	push	r17
 9f06b4a:	cf 93       	push	r28
 9f06b4c:	df 93       	push	r29
 9f06b4e:	7b 01       	movw	r14, r22
 9f06b50:	ea 01       	movw	r28, r20
 9f06b52:	fb 01       	movw	r30, r22
 9f06b54:	44 81       	ldd	r20, Z+4	; 0x04
 9f06b56:	55 81       	ldd	r21, Z+5	; 0x05
 9f06b58:	41 15       	cp	r20, r1
 9f06b5a:	51 05       	cpc	r21, r1
 9f06b5c:	01 f0       	breq	.+0      	; 0x9f06b5e <_ZN6String6concatEPKcj+0x476e968>
 9f06b5e:	fc 01       	movw	r30, r24
 9f06b60:	24 81       	ldd	r18, Z+4	; 0x04
 9f06b62:	35 81       	ldd	r19, Z+5	; 0x05
 9f06b64:	21 15       	cp	r18, r1
 9f06b66:	31 05       	cpc	r19, r1
 9f06b68:	01 f0       	breq	.+0      	; 0x9f06b6a <_ZN6String6concatEPKcj+0x476e974>
 9f06b6a:	24 17       	cp	r18, r20
 9f06b6c:	35 07       	cpc	r19, r21
 9f06b6e:	00 f0       	brcs	.+0      	; 0x9f06b70 <_ZN6String6concatEPKcj+0x476e97a>
 9f06b70:	c2 17       	cp	r28, r18
 9f06b72:	d3 07       	cpc	r29, r19
 9f06b74:	00 f0       	brcs	.+0      	; 0x9f06b76 <_ZN6String6concatEPKcj+0x476e980>
 9f06b76:	e9 01       	movw	r28, r18
 9f06b78:	21 97       	sbiw	r28, 0x01	; 1
 9f06b7a:	fc 01       	movw	r30, r24
 9f06b7c:	00 81       	ld	r16, Z
 9f06b7e:	11 81       	ldd	r17, Z+1	; 0x01
 9f06b80:	c8 01       	movw	r24, r16
 9f06b82:	aa 24       	eor	r10, r10
 9f06b84:	aa 94       	dec	r10
 9f06b86:	bb 24       	eor	r11, r11
 9f06b88:	ba 94       	dec	r11
 9f06b8a:	68 01       	movw	r12, r16
 9f06b8c:	cc 0e       	add	r12, r28
 9f06b8e:	dd 1e       	adc	r13, r29
 9f06b90:	c8 16       	cp	r12, r24
 9f06b92:	d9 06       	cpc	r13, r25
 9f06b94:	00 f0       	brcs	.+0      	; 0x9f06b96 <_ZN6String6concatEPKcj+0x476e9a0>
 9f06b96:	f7 01       	movw	r30, r14
 9f06b98:	60 81       	ld	r22, Z
 9f06b9a:	71 81       	ldd	r23, Z+1	; 0x01
 9f06b9c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 9f06ba0:	00 97       	sbiw	r24, 0x00	; 0
 9f06ba2:	01 f0       	breq	.+0      	; 0x9f06ba4 <_ZN6String6concatEPKcj+0x476e9ae>
 9f06ba4:	9c 01       	movw	r18, r24
 9f06ba6:	20 1b       	sub	r18, r16
 9f06ba8:	31 0b       	sbc	r19, r17
 9f06baa:	c2 17       	cp	r28, r18
 9f06bac:	d3 07       	cpc	r29, r19
 9f06bae:	00 f4       	brcc	.+0      	; 0x9f06bb0 <_ZN6String6concatEPKcj+0x476e9ba>
 9f06bb0:	95 01       	movw	r18, r10
 9f06bb2:	01 96       	adiw	r24, 0x01	; 1
 9f06bb4:	59 01       	movw	r10, r18
 9f06bb6:	00 c0       	rjmp	.+0      	; 0x9f06bb8 <_ZN6String6concatEPKcj+0x476e9c2>
 9f06bb8:	8f ef       	ldi	r24, 0xFF	; 255
 9f06bba:	9f ef       	ldi	r25, 0xFF	; 255
 9f06bbc:	00 c0       	rjmp	.+0      	; 0x9f06bbe <_ZN6String6concatEPKcj+0x476e9c8>
 9f06bbe:	c5 01       	movw	r24, r10
 9f06bc0:	df 91       	pop	r29
 9f06bc2:	cf 91       	pop	r28
 9f06bc4:	1f 91       	pop	r17
 9f06bc6:	0f 91       	pop	r16
 9f06bc8:	ff 90       	pop	r15
 9f06bca:	ef 90       	pop	r14
 9f06bcc:	df 90       	pop	r13
 9f06bce:	cf 90       	pop	r12
 9f06bd0:	bf 90       	pop	r11
 9f06bd2:	af 90       	pop	r10
 9f06bd4:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfERKS_:

13e0d710 <_ZNK6String11lastIndexOfERKS_>:
13e0d710:	fc 01       	movw	r30, r24
13e0d712:	44 81       	ldd	r20, Z+4	; 0x04
13e0d714:	55 81       	ldd	r21, Z+5	; 0x05
13e0d716:	fb 01       	movw	r30, r22
13e0d718:	24 81       	ldd	r18, Z+4	; 0x04
13e0d71a:	35 81       	ldd	r19, Z+5	; 0x05
13e0d71c:	42 1b       	sub	r20, r18
13e0d71e:	53 0b       	sbc	r21, r19
13e0d720:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZNK6String9substringEjj:

4f835c69 <_ZNK6String9substringEjj>:
4f835c69:	bf 92       	push	r11
4f835c6b:	cf 92       	push	r12
4f835c6d:	df 92       	push	r13
4f835c6f:	ef 92       	push	r14
4f835c71:	ff 92       	push	r15
4f835c73:	0f 93       	push	r16
4f835c75:	1f 93       	push	r17
4f835c77:	cf 93       	push	r28
4f835c79:	df 93       	push	r29
4f835c7b:	6c 01       	movw	r12, r24
4f835c7d:	7b 01       	movw	r14, r22
4f835c7f:	ea 01       	movw	r28, r20
4f835c81:	89 01       	movw	r16, r18
4f835c83:	24 17       	cp	r18, r20
4f835c85:	35 07       	cpc	r19, r21
4f835c87:	00 f4       	brcc	.+0      	; 0x4f835c89 <_ZN6String6concatEc+0x23b74b3d>
4f835c89:	8d 2f       	mov	r24, r29
4f835c8b:	e9 01       	movw	r28, r18
4f835c8d:	04 2f       	mov	r16, r20
4f835c8f:	18 2f       	mov	r17, r24
4f835c91:	60 e0       	ldi	r22, 0x00	; 0
4f835c93:	70 e0       	ldi	r23, 0x00	; 0
4f835c95:	c6 01       	movw	r24, r12
4f835c97:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
4f835c9b:	d7 01       	movw	r26, r14
4f835c9d:	14 96       	adiw	r26, 0x04	; 4
4f835c9f:	8d 91       	ld	r24, X+
4f835ca1:	9c 91       	ld	r25, X
4f835ca3:	15 97       	sbiw	r26, 0x05	; 5
4f835ca5:	8c 17       	cp	r24, r28
4f835ca7:	9d 07       	cpc	r25, r29
4f835ca9:	00 f0       	brcs	.+0      	; 0x4f835cab <_ZN6String6concatEc+0x23b74b5f>
4f835cab:	80 17       	cp	r24, r16
4f835cad:	91 07       	cpc	r25, r17
4f835caf:	00 f4       	brcc	.+0      	; 0x4f835cb1 <_ZN6String6concatEc+0x23b74b65>
4f835cb1:	8c 01       	movw	r16, r24
4f835cb3:	d7 01       	movw	r26, r14
4f835cb5:	ed 91       	ld	r30, X+
4f835cb7:	fc 91       	ld	r31, X
4f835cb9:	11 97       	sbiw	r26, 0x01	; 1
4f835cbb:	e0 0f       	add	r30, r16
4f835cbd:	f1 1f       	adc	r31, r17
4f835cbf:	b0 80       	ld	r11, Z
4f835cc1:	10 82       	st	Z, r1
4f835cc3:	6d 91       	ld	r22, X+
4f835cc5:	7c 91       	ld	r23, X
4f835cc7:	6c 0f       	add	r22, r28
4f835cc9:	7d 1f       	adc	r23, r29
4f835ccb:	c6 01       	movw	r24, r12
4f835ccd:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
4f835cd1:	d7 01       	movw	r26, r14
4f835cd3:	ed 91       	ld	r30, X+
4f835cd5:	fc 91       	ld	r31, X
4f835cd7:	e0 0f       	add	r30, r16
4f835cd9:	f1 1f       	adc	r31, r17
4f835cdb:	b0 82       	st	Z, r11
4f835cdd:	c6 01       	movw	r24, r12
4f835cdf:	df 91       	pop	r29
4f835ce1:	cf 91       	pop	r28
4f835ce3:	1f 91       	pop	r17
4f835ce5:	0f 91       	pop	r16
4f835ce7:	ff 90       	pop	r15
4f835ce9:	ef 90       	pop	r14
4f835ceb:	df 90       	pop	r13
4f835ced:	cf 90       	pop	r12
4f835cef:	bf 90       	pop	r11
4f835cf1:	08 95       	ret

Disassembly of section .text._ZN6String7replaceEcc:

9f06b95c <_ZN6String7replaceEcc>:
9f06b95c:	dc 01       	movw	r26, r24
9f06b95e:	ed 91       	ld	r30, X+
9f06b960:	fc 91       	ld	r31, X
9f06b962:	30 97       	sbiw	r30, 0x00	; 0
9f06b964:	01 f4       	brne	.+0      	; 0x9f06b966 <_ZN6String6concatEh+0x476e96a8>
9f06b966:	08 95       	ret
9f06b968:	86 13       	cpse	r24, r22
9f06b96a:	00 c0       	rjmp	.+0      	; 0x9f06b96c <_ZN6String6concatEh+0x476e96ae>
9f06b96c:	40 83       	st	Z, r20
9f06b96e:	31 96       	adiw	r30, 0x01	; 1
9f06b970:	80 81       	ld	r24, Z
9f06b972:	81 11       	cpse	r24, r1
9f06b974:	00 c0       	rjmp	.+0      	; 0x9f06b976 <_ZN6String6concatEh+0x476e96b8>
9f06b976:	08 95       	ret

Disassembly of section .text._ZN6String7replaceERKS_S1_:

3e0d72d4 <_ZN6String7replaceERKS_S1_>:
3e0d72d4:	2f 92       	push	r2
3e0d72d6:	3f 92       	push	r3
3e0d72d8:	4f 92       	push	r4
3e0d72da:	5f 92       	push	r5
3e0d72dc:	6f 92       	push	r6
3e0d72de:	7f 92       	push	r7
3e0d72e0:	8f 92       	push	r8
3e0d72e2:	9f 92       	push	r9
3e0d72e4:	af 92       	push	r10
3e0d72e6:	bf 92       	push	r11
3e0d72e8:	cf 92       	push	r12
3e0d72ea:	df 92       	push	r13
3e0d72ec:	ef 92       	push	r14
3e0d72ee:	ff 92       	push	r15
3e0d72f0:	0f 93       	push	r16
3e0d72f2:	1f 93       	push	r17
3e0d72f4:	cf 93       	push	r28
3e0d72f6:	df 93       	push	r29
3e0d72f8:	ec 01       	movw	r28, r24
3e0d72fa:	5b 01       	movw	r10, r22
3e0d72fc:	7a 01       	movw	r14, r20
3e0d72fe:	4c 80       	ldd	r4, Y+4	; 0x04
3e0d7300:	5d 80       	ldd	r5, Y+5	; 0x05
3e0d7302:	41 14       	cp	r4, r1
3e0d7304:	51 04       	cpc	r5, r1
3e0d7306:	01 f4       	brne	.+0      	; 0x3e0d7308 <_ZN6String6concatEc+0x124161bc>
3e0d7308:	00 c0       	rjmp	.+0      	; 0x3e0d730a <_ZN6String6concatEc+0x124161be>
3e0d730a:	fb 01       	movw	r30, r22
3e0d730c:	64 80       	ldd	r6, Z+4	; 0x04
3e0d730e:	75 80       	ldd	r7, Z+5	; 0x05
3e0d7310:	61 14       	cp	r6, r1
3e0d7312:	71 04       	cpc	r7, r1
3e0d7314:	01 f4       	brne	.+0      	; 0x3e0d7316 <_ZN6String6concatEc+0x124161ca>
3e0d7316:	00 c0       	rjmp	.+0      	; 0x3e0d7318 <_ZN6String6concatEc+0x124161cc>
3e0d7318:	fa 01       	movw	r30, r20
3e0d731a:	c4 80       	ldd	r12, Z+4	; 0x04
3e0d731c:	d5 80       	ldd	r13, Z+5	; 0x05
3e0d731e:	c6 18       	sub	r12, r6
3e0d7320:	d7 08       	sbc	r13, r7
3e0d7322:	08 81       	ld	r16, Y
3e0d7324:	19 81       	ldd	r17, Y+1	; 0x01
3e0d7326:	c1 14       	cp	r12, r1
3e0d7328:	d1 04       	cpc	r13, r1
3e0d732a:	01 f4       	brne	.+0      	; 0x3e0d732c <_ZN6String6concatEc+0x124161e0>
3e0d732c:	f5 01       	movw	r30, r10
3e0d732e:	60 81       	ld	r22, Z
3e0d7330:	71 81       	ldd	r23, Z+1	; 0x01
3e0d7332:	c8 01       	movw	r24, r16
3e0d7334:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7338:	ec 01       	movw	r28, r24
3e0d733a:	00 97       	sbiw	r24, 0x00	; 0
3e0d733c:	01 f4       	brne	.+0      	; 0x3e0d733e <_ZN6String6concatEc+0x124161f2>
3e0d733e:	00 c0       	rjmp	.+0      	; 0x3e0d7340 <_ZN6String6concatEc+0x124161f4>
3e0d7340:	f7 01       	movw	r30, r14
3e0d7342:	60 81       	ld	r22, Z
3e0d7344:	71 81       	ldd	r23, Z+1	; 0x01
3e0d7346:	44 81       	ldd	r20, Z+4	; 0x04
3e0d7348:	55 81       	ldd	r21, Z+5	; 0x05
3e0d734a:	ce 01       	movw	r24, r28
3e0d734c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7350:	f7 01       	movw	r30, r14
3e0d7352:	04 81       	ldd	r16, Z+4	; 0x04
3e0d7354:	15 81       	ldd	r17, Z+5	; 0x05
3e0d7356:	0c 0f       	add	r16, r28
3e0d7358:	1d 1f       	adc	r17, r29
3e0d735a:	00 c0       	rjmp	.+0      	; 0x3e0d735c <_ZN6String6concatEc+0x12416210>
3e0d735c:	d7 fc       	sbrc	r13, 7
3e0d735e:	00 c0       	rjmp	.+0      	; 0x3e0d7360 <_ZN6String6concatEc+0x12416214>
3e0d7360:	fb 01       	movw	r30, r22
3e0d7362:	20 80       	ld	r2, Z
3e0d7364:	31 80       	ldd	r3, Z+1	; 0x01
3e0d7366:	42 01       	movw	r8, r4
3e0d7368:	00 c0       	rjmp	.+0      	; 0x3e0d736a <_ZN6String6concatEc+0x1241621e>
3e0d736a:	48 01       	movw	r8, r16
3e0d736c:	f5 01       	movw	r30, r10
3e0d736e:	60 81       	ld	r22, Z
3e0d7370:	71 81       	ldd	r23, Z+1	; 0x01
3e0d7372:	c8 01       	movw	r24, r16
3e0d7374:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7378:	2c 01       	movw	r4, r24
3e0d737a:	00 97       	sbiw	r24, 0x00	; 0
3e0d737c:	01 f0       	breq	.+0      	; 0x3e0d737e <_ZN6String6concatEc+0x12416232>
3e0d737e:	32 01       	movw	r6, r4
3e0d7380:	60 1a       	sub	r6, r16
3e0d7382:	71 0a       	sbc	r7, r17
3e0d7384:	a3 01       	movw	r20, r6
3e0d7386:	b8 01       	movw	r22, r16
3e0d7388:	c4 01       	movw	r24, r8
3e0d738a:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d738e:	68 0c       	add	r6, r8
3e0d7390:	79 1c       	adc	r7, r9
3e0d7392:	f7 01       	movw	r30, r14
3e0d7394:	60 81       	ld	r22, Z
3e0d7396:	71 81       	ldd	r23, Z+1	; 0x01
3e0d7398:	44 81       	ldd	r20, Z+4	; 0x04
3e0d739a:	55 81       	ldd	r21, Z+5	; 0x05
3e0d739c:	c3 01       	movw	r24, r6
3e0d739e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d73a2:	f7 01       	movw	r30, r14
3e0d73a4:	84 80       	ldd	r8, Z+4	; 0x04
3e0d73a6:	95 80       	ldd	r9, Z+5	; 0x05
3e0d73a8:	86 0c       	add	r8, r6
3e0d73aa:	97 1c       	adc	r9, r7
3e0d73ac:	f5 01       	movw	r30, r10
3e0d73ae:	04 81       	ldd	r16, Z+4	; 0x04
3e0d73b0:	15 81       	ldd	r17, Z+5	; 0x05
3e0d73b2:	04 0d       	add	r16, r4
3e0d73b4:	15 1d       	adc	r17, r5
3e0d73b6:	8c 81       	ldd	r24, Y+4	; 0x04
3e0d73b8:	9d 81       	ldd	r25, Y+5	; 0x05
3e0d73ba:	8c 0d       	add	r24, r12
3e0d73bc:	9d 1d       	adc	r25, r13
3e0d73be:	9d 83       	std	Y+5, r25	; 0x05
3e0d73c0:	8c 83       	std	Y+4, r24	; 0x04
3e0d73c2:	00 c0       	rjmp	.+0      	; 0x3e0d73c4 <_ZN6String6concatEc+0x12416278>
3e0d73c4:	b8 01       	movw	r22, r16
3e0d73c6:	c4 01       	movw	r24, r8
3e0d73c8:	df 91       	pop	r29
3e0d73ca:	cf 91       	pop	r28
3e0d73cc:	1f 91       	pop	r17
3e0d73ce:	0f 91       	pop	r16
3e0d73d0:	ff 90       	pop	r15
3e0d73d2:	ef 90       	pop	r14
3e0d73d4:	df 90       	pop	r13
3e0d73d6:	cf 90       	pop	r12
3e0d73d8:	bf 90       	pop	r11
3e0d73da:	af 90       	pop	r10
3e0d73dc:	9f 90       	pop	r9
3e0d73de:	8f 90       	pop	r8
3e0d73e0:	7f 90       	pop	r7
3e0d73e2:	6f 90       	pop	r6
3e0d73e4:	5f 90       	pop	r5
3e0d73e6:	4f 90       	pop	r4
3e0d73e8:	3f 90       	pop	r3
3e0d73ea:	2f 90       	pop	r2
3e0d73ec:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
3e0d73f0:	b1 01       	movw	r22, r2
3e0d73f2:	c8 01       	movw	r24, r16
3e0d73f4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d73f8:	00 97       	sbiw	r24, 0x00	; 0
3e0d73fa:	01 f0       	breq	.+0      	; 0x3e0d73fc <_ZN6String6concatEc+0x124162b0>
3e0d73fc:	8c 01       	movw	r16, r24
3e0d73fe:	06 0d       	add	r16, r6
3e0d7400:	17 1d       	adc	r17, r7
3e0d7402:	8c 0c       	add	r8, r12
3e0d7404:	9d 1c       	adc	r9, r13
3e0d7406:	00 c0       	rjmp	.+0      	; 0x3e0d7408 <_ZN6String6concatEc+0x124162bc>
3e0d7408:	84 14       	cp	r8, r4
3e0d740a:	95 04       	cpc	r9, r5
3e0d740c:	01 f4       	brne	.+0      	; 0x3e0d740e <_ZN6String6concatEc+0x124162c2>
3e0d740e:	00 c0       	rjmp	.+0      	; 0x3e0d7410 <_ZN6String6concatEc+0x124162c4>
3e0d7410:	8a 81       	ldd	r24, Y+2	; 0x02
3e0d7412:	9b 81       	ldd	r25, Y+3	; 0x03
3e0d7414:	88 15       	cp	r24, r8
3e0d7416:	99 05       	cpc	r25, r9
3e0d7418:	00 f4       	brcc	.+0      	; 0x3e0d741a <_ZN6String6concatEc+0x124162ce>
3e0d741a:	b4 01       	movw	r22, r8
3e0d741c:	ce 01       	movw	r24, r28
3e0d741e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7422:	88 23       	and	r24, r24
3e0d7424:	01 f0       	breq	.+0      	; 0x3e0d7426 <_ZN6String6concatEc+0x124162da>
3e0d7426:	4c 81       	ldd	r20, Y+4	; 0x04
3e0d7428:	5d 81       	ldd	r21, Y+5	; 0x05
3e0d742a:	41 50       	subi	r20, 0x01	; 1
3e0d742c:	51 09       	sbc	r21, r1
3e0d742e:	57 fd       	sbrc	r21, 7
3e0d7430:	00 c0       	rjmp	.+0      	; 0x3e0d7432 <_ZN6String6concatEc+0x124162e6>
3e0d7432:	b5 01       	movw	r22, r10
3e0d7434:	ce 01       	movw	r24, r28
3e0d7436:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d743a:	8c 01       	movw	r16, r24
3e0d743c:	97 fd       	sbrc	r25, 7
3e0d743e:	00 c0       	rjmp	.+0      	; 0x3e0d7440 <_ZN6String6concatEc+0x124162f4>
3e0d7440:	88 81       	ld	r24, Y
3e0d7442:	99 81       	ldd	r25, Y+1	; 0x01
3e0d7444:	f5 01       	movw	r30, r10
3e0d7446:	24 81       	ldd	r18, Z+4	; 0x04
3e0d7448:	35 81       	ldd	r19, Z+5	; 0x05
3e0d744a:	20 0f       	add	r18, r16
3e0d744c:	31 1f       	adc	r19, r17
3e0d744e:	82 0f       	add	r24, r18
3e0d7450:	93 1f       	adc	r25, r19
3e0d7452:	4c 81       	ldd	r20, Y+4	; 0x04
3e0d7454:	5d 81       	ldd	r21, Y+5	; 0x05
3e0d7456:	42 1b       	sub	r20, r18
3e0d7458:	53 0b       	sbc	r21, r19
3e0d745a:	bc 01       	movw	r22, r24
3e0d745c:	8c 0d       	add	r24, r12
3e0d745e:	9d 1d       	adc	r25, r13
3e0d7460:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7464:	8c 81       	ldd	r24, Y+4	; 0x04
3e0d7466:	9d 81       	ldd	r25, Y+5	; 0x05
3e0d7468:	8c 0d       	add	r24, r12
3e0d746a:	9d 1d       	adc	r25, r13
3e0d746c:	9d 83       	std	Y+5, r25	; 0x05
3e0d746e:	8c 83       	std	Y+4, r24	; 0x04
3e0d7470:	e8 81       	ld	r30, Y
3e0d7472:	f9 81       	ldd	r31, Y+1	; 0x01
3e0d7474:	e8 0f       	add	r30, r24
3e0d7476:	f9 1f       	adc	r31, r25
3e0d7478:	10 82       	st	Z, r1
3e0d747a:	88 81       	ld	r24, Y
3e0d747c:	99 81       	ldd	r25, Y+1	; 0x01
3e0d747e:	f7 01       	movw	r30, r14
3e0d7480:	60 81       	ld	r22, Z
3e0d7482:	71 81       	ldd	r23, Z+1	; 0x01
3e0d7484:	44 81       	ldd	r20, Z+4	; 0x04
3e0d7486:	55 81       	ldd	r21, Z+5	; 0x05
3e0d7488:	80 0f       	add	r24, r16
3e0d748a:	91 1f       	adc	r25, r17
3e0d748c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
3e0d7490:	a8 01       	movw	r20, r16
3e0d7492:	00 c0       	rjmp	.+0      	; 0x3e0d7494 <_ZN6String6concatEc+0x12416348>
3e0d7494:	df 91       	pop	r29
3e0d7496:	cf 91       	pop	r28
3e0d7498:	1f 91       	pop	r17
3e0d749a:	0f 91       	pop	r16
3e0d749c:	ff 90       	pop	r15
3e0d749e:	ef 90       	pop	r14
3e0d74a0:	df 90       	pop	r13
3e0d74a2:	cf 90       	pop	r12
3e0d74a4:	bf 90       	pop	r11
3e0d74a6:	af 90       	pop	r10
3e0d74a8:	9f 90       	pop	r9
3e0d74aa:	8f 90       	pop	r8
3e0d74ac:	7f 90       	pop	r7
3e0d74ae:	6f 90       	pop	r6
3e0d74b0:	5f 90       	pop	r5
3e0d74b2:	4f 90       	pop	r4
3e0d74b4:	3f 90       	pop	r3
3e0d74b6:	2f 90       	pop	r2
3e0d74b8:	08 95       	ret

Disassembly of section .text._ZN6String6removeEjj:

7c1ae78e <_ZN6String6removeEjj>:
7c1ae78e:	cf 93       	push	r28
7c1ae790:	df 93       	push	r29
7c1ae792:	ec 01       	movw	r28, r24
7c1ae794:	9b 01       	movw	r18, r22
7c1ae796:	ba 01       	movw	r22, r20
7c1ae798:	4c 81       	ldd	r20, Y+4	; 0x04
7c1ae79a:	5d 81       	ldd	r21, Y+5	; 0x05
7c1ae79c:	24 17       	cp	r18, r20
7c1ae79e:	35 07       	cpc	r19, r21
7c1ae7a0:	00 f4       	brcc	.+0      	; 0x7c1ae7a2 <_ZN6String6concatEh+0x2482c4e4>
7c1ae7a2:	61 15       	cp	r22, r1
7c1ae7a4:	71 05       	cpc	r23, r1
7c1ae7a6:	01 f0       	breq	.+0      	; 0x7c1ae7a8 <_ZN6String6concatEh+0x2482c4ea>
7c1ae7a8:	c9 01       	movw	r24, r18
7c1ae7aa:	86 0f       	add	r24, r22
7c1ae7ac:	97 1f       	adc	r25, r23
7c1ae7ae:	48 17       	cp	r20, r24
7c1ae7b0:	59 07       	cpc	r21, r25
7c1ae7b2:	00 f4       	brcc	.+0      	; 0x7c1ae7b4 <_ZN6String6concatEh+0x2482c4f6>
7c1ae7b4:	ba 01       	movw	r22, r20
7c1ae7b6:	62 1b       	sub	r22, r18
7c1ae7b8:	73 0b       	sbc	r23, r19
7c1ae7ba:	88 81       	ld	r24, Y
7c1ae7bc:	99 81       	ldd	r25, Y+1	; 0x01
7c1ae7be:	46 1b       	sub	r20, r22
7c1ae7c0:	57 0b       	sbc	r21, r23
7c1ae7c2:	5d 83       	std	Y+5, r21	; 0x05
7c1ae7c4:	4c 83       	std	Y+4, r20	; 0x04
7c1ae7c6:	42 1b       	sub	r20, r18
7c1ae7c8:	53 0b       	sbc	r21, r19
7c1ae7ca:	62 0f       	add	r22, r18
7c1ae7cc:	73 1f       	adc	r23, r19
7c1ae7ce:	68 0f       	add	r22, r24
7c1ae7d0:	79 1f       	adc	r23, r25
7c1ae7d2:	82 0f       	add	r24, r18
7c1ae7d4:	93 1f       	adc	r25, r19
7c1ae7d6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
7c1ae7da:	e8 81       	ld	r30, Y
7c1ae7dc:	f9 81       	ldd	r31, Y+1	; 0x01
7c1ae7de:	8c 81       	ldd	r24, Y+4	; 0x04
7c1ae7e0:	9d 81       	ldd	r25, Y+5	; 0x05
7c1ae7e2:	e8 0f       	add	r30, r24
7c1ae7e4:	f9 1f       	adc	r31, r25
7c1ae7e6:	10 82       	st	Z, r1
7c1ae7e8:	df 91       	pop	r29
7c1ae7ea:	cf 91       	pop	r28
7c1ae7ec:	08 95       	ret

Disassembly of section .text._ZN6String6removeEj:

f835cf7c <_ZN6String6removeEj>:
f835cf7c:	fc 01       	movw	r30, r24
f835cf7e:	44 81       	ldd	r20, Z+4	; 0x04
f835cf80:	55 81       	ldd	r21, Z+5	; 0x05
f835cf82:	64 17       	cp	r22, r20
f835cf84:	75 07       	cpc	r23, r21
f835cf86:	00 f4       	brcc	.+0      	; 0xf835cf88 <_ZN6String6concatEi+0x490589b2>
f835cf88:	46 1b       	sub	r20, r22
f835cf8a:	57 0b       	sbc	r21, r23
f835cf8c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
f835cf90:	08 95       	ret

Disassembly of section .text._ZN6String11toLowerCaseEv:

f06b9f0e <_ZN6String11toLowerCaseEv>:
f06b9f0e:	cf 93       	push	r28
f06b9f10:	df 93       	push	r29
f06b9f12:	fc 01       	movw	r30, r24
f06b9f14:	c0 81       	ld	r28, Z
f06b9f16:	d1 81       	ldd	r29, Z+1	; 0x01
f06b9f18:	20 97       	sbiw	r28, 0x00	; 0
f06b9f1a:	01 f0       	breq	.+0      	; 0xf06b9f1c <_ZN6String6concatEi+0x413b5946>
f06b9f1c:	88 81       	ld	r24, Y
f06b9f1e:	88 23       	and	r24, r24
f06b9f20:	01 f0       	breq	.+0      	; 0xf06b9f22 <_ZN6String6concatEi+0x413b594c>
f06b9f22:	99 27       	eor	r25, r25
f06b9f24:	87 fd       	sbrc	r24, 7
f06b9f26:	90 95       	com	r25
f06b9f28:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
f06b9f2c:	89 93       	st	Y+, r24
f06b9f2e:	00 c0       	rjmp	.+0      	; 0xf06b9f30 <_ZN6String6concatEi+0x413b595a>
f06b9f30:	df 91       	pop	r29
f06b9f32:	cf 91       	pop	r28
f06b9f34:	08 95       	ret

Disassembly of section .text._ZN6String11toUpperCaseEv:

e0d73e44 <_ZN6String11toUpperCaseEv>:
e0d73e44:	cf 93       	push	r28
e0d73e46:	df 93       	push	r29
e0d73e48:	fc 01       	movw	r30, r24
e0d73e4a:	c0 81       	ld	r28, Z
e0d73e4c:	d1 81       	ldd	r29, Z+1	; 0x01
e0d73e4e:	20 97       	sbiw	r28, 0x00	; 0
e0d73e50:	01 f0       	breq	.+0      	; 0xe0d73e52 <_ZN6String6concatEi+0x31a6f87c>
e0d73e52:	88 81       	ld	r24, Y
e0d73e54:	88 23       	and	r24, r24
e0d73e56:	01 f0       	breq	.+0      	; 0xe0d73e58 <_ZN6String6concatEi+0x31a6f882>
e0d73e58:	99 27       	eor	r25, r25
e0d73e5a:	87 fd       	sbrc	r24, 7
e0d73e5c:	90 95       	com	r25
e0d73e5e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
e0d73e62:	89 93       	st	Y+, r24
e0d73e64:	00 c0       	rjmp	.+0      	; 0xe0d73e66 <_ZN6String6concatEi+0x31a6f890>
e0d73e66:	df 91       	pop	r29
e0d73e68:	cf 91       	pop	r28
e0d73e6a:	08 95       	ret

Disassembly of section .text._ZN6String4trimEv:

c1ae7cb0 <_ZN6String4trimEv>:
c1ae7cb0:	af 92       	push	r10
c1ae7cb2:	bf 92       	push	r11
c1ae7cb4:	cf 92       	push	r12
c1ae7cb6:	df 92       	push	r13
c1ae7cb8:	ef 92       	push	r14
c1ae7cba:	ff 92       	push	r15
c1ae7cbc:	0f 93       	push	r16
c1ae7cbe:	1f 93       	push	r17
c1ae7cc0:	cf 93       	push	r28
c1ae7cc2:	df 93       	push	r29
c1ae7cc4:	7c 01       	movw	r14, r24
c1ae7cc6:	dc 01       	movw	r26, r24
c1ae7cc8:	cd 90       	ld	r12, X+
c1ae7cca:	dc 90       	ld	r13, X
c1ae7ccc:	11 97       	sbiw	r26, 0x01	; 1
c1ae7cce:	c1 14       	cp	r12, r1
c1ae7cd0:	d1 04       	cpc	r13, r1
c1ae7cd2:	01 f4       	brne	.+0      	; 0xc1ae7cd4 <_ZN6String6concatEi+0x127e36fe>
c1ae7cd4:	00 c0       	rjmp	.+0      	; 0xc1ae7cd6 <_ZN6String6concatEi+0x127e3700>
c1ae7cd6:	14 96       	adiw	r26, 0x04	; 4
c1ae7cd8:	cd 91       	ld	r28, X+
c1ae7cda:	dc 91       	ld	r29, X
c1ae7cdc:	15 97       	sbiw	r26, 0x05	; 5
c1ae7cde:	20 97       	sbiw	r28, 0x00	; 0
c1ae7ce0:	01 f0       	breq	.+0      	; 0xc1ae7ce2 <_ZN6String6concatEi+0x127e370c>
c1ae7ce2:	56 01       	movw	r10, r12
c1ae7ce4:	85 01       	movw	r16, r10
c1ae7ce6:	bf ef       	ldi	r27, 0xFF	; 255
c1ae7ce8:	ab 1a       	sub	r10, r27
c1ae7cea:	bb 0a       	sbc	r11, r27
c1ae7cec:	f8 01       	movw	r30, r16
c1ae7cee:	80 81       	ld	r24, Z
c1ae7cf0:	99 27       	eor	r25, r25
c1ae7cf2:	87 fd       	sbrc	r24, 7
c1ae7cf4:	90 95       	com	r25
c1ae7cf6:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c1ae7cfa:	89 2b       	or	r24, r25
c1ae7cfc:	01 f4       	brne	.+0      	; 0xc1ae7cfe <_ZN6String6concatEi+0x127e3728>
c1ae7cfe:	21 97       	sbiw	r28, 0x01	; 1
c1ae7d00:	cc 0d       	add	r28, r12
c1ae7d02:	dd 1d       	adc	r29, r13
c1ae7d04:	88 81       	ld	r24, Y
c1ae7d06:	99 27       	eor	r25, r25
c1ae7d08:	87 fd       	sbrc	r24, 7
c1ae7d0a:	90 95       	com	r25
c1ae7d0c:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c1ae7d10:	89 2b       	or	r24, r25
c1ae7d12:	01 f4       	brne	.+0      	; 0xc1ae7d14 <_ZN6String6concatEi+0x127e373e>
c1ae7d14:	ae 01       	movw	r20, r28
c1ae7d16:	4f 5f       	subi	r20, 0xFF	; 255
c1ae7d18:	5f 4f       	sbci	r21, 0xFF	; 255
c1ae7d1a:	40 1b       	sub	r20, r16
c1ae7d1c:	51 0b       	sbc	r21, r17
c1ae7d1e:	d7 01       	movw	r26, r14
c1ae7d20:	15 96       	adiw	r26, 0x05	; 5
c1ae7d22:	5c 93       	st	X, r21
c1ae7d24:	4e 93       	st	-X, r20
c1ae7d26:	14 97       	sbiw	r26, 0x04	; 4
c1ae7d28:	c0 16       	cp	r12, r16
c1ae7d2a:	d1 06       	cpc	r13, r17
c1ae7d2c:	00 f4       	brcc	.+0      	; 0xc1ae7d2e <_ZN6String6concatEi+0x127e3758>
c1ae7d2e:	b8 01       	movw	r22, r16
c1ae7d30:	c6 01       	movw	r24, r12
c1ae7d32:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
c1ae7d36:	00 c0       	rjmp	.+0      	; 0xc1ae7d38 <_ZN6String6concatEi+0x127e3762>
c1ae7d38:	c0 17       	cp	r28, r16
c1ae7d3a:	d1 07       	cpc	r29, r17
c1ae7d3c:	00 f0       	brcs	.+0      	; 0xc1ae7d3e <_ZN6String6concatEi+0x127e3768>
c1ae7d3e:	21 97       	sbiw	r28, 0x01	; 1
c1ae7d40:	00 c0       	rjmp	.+0      	; 0xc1ae7d42 <_ZN6String6concatEi+0x127e376c>
c1ae7d42:	d7 01       	movw	r26, r14
c1ae7d44:	ed 91       	ld	r30, X+
c1ae7d46:	fc 91       	ld	r31, X
c1ae7d48:	11 97       	sbiw	r26, 0x01	; 1
c1ae7d4a:	14 96       	adiw	r26, 0x04	; 4
c1ae7d4c:	8d 91       	ld	r24, X+
c1ae7d4e:	9c 91       	ld	r25, X
c1ae7d50:	15 97       	sbiw	r26, 0x05	; 5
c1ae7d52:	e8 0f       	add	r30, r24
c1ae7d54:	f9 1f       	adc	r31, r25
c1ae7d56:	10 82       	st	Z, r1
c1ae7d58:	df 91       	pop	r29
c1ae7d5a:	cf 91       	pop	r28
c1ae7d5c:	1f 91       	pop	r17
c1ae7d5e:	0f 91       	pop	r16
c1ae7d60:	ff 90       	pop	r15
c1ae7d62:	ef 90       	pop	r14
c1ae7d64:	df 90       	pop	r13
c1ae7d66:	cf 90       	pop	r12
c1ae7d68:	bf 90       	pop	r11
c1ae7d6a:	af 90       	pop	r10
c1ae7d6c:	08 95       	ret

Disassembly of section .text._ZNK6String5toIntEv:

835cfa1e <_ZNK6String5toIntEv>:
835cfa1e:	fc 01       	movw	r30, r24
835cfa20:	80 81       	ld	r24, Z
835cfa22:	91 81       	ldd	r25, Z+1	; 0x01
835cfa24:	00 97       	sbiw	r24, 0x00	; 0
835cfa26:	01 f0       	breq	.+0      	; 0x835cfa28 <_ZN6String6concatEh+0x2bc4d76a>
835cfa28:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
835cfa2c:	60 e0       	ldi	r22, 0x00	; 0
835cfa2e:	70 e0       	ldi	r23, 0x00	; 0
835cfa30:	cb 01       	movw	r24, r22
835cfa32:	08 95       	ret

Disassembly of section .text._ZNK6String7toFloatEv:

06b9f452 <_ZNK6String7toFloatEv>:
 6b9f452:	fc 01       	movw	r30, r24
 6b9f454:	80 81       	ld	r24, Z
 6b9f456:	91 81       	ldd	r25, Z+1	; 0x01
 6b9f458:	00 97       	sbiw	r24, 0x00	; 0
 6b9f45a:	01 f0       	breq	.+0      	; 0x6b9f45c <_ZN6String6concatEPKcj+0x1407266>
 6b9f45c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
 6b9f460:	60 e0       	ldi	r22, 0x00	; 0
 6b9f462:	70 e0       	ldi	r23, 0x00	; 0
 6b9f464:	cb 01       	movw	r24, r22
 6b9f466:	08 95       	ret

main.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000006f0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001075  00000000  00000000  00000724  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.atexit  00000006  00000000  00000000  00001799  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.initVariant 00000002  00000000  00000000  0000179f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.startup.main 0000001e  00000000  00000000  000017a1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .comment      00000012  00000000  00000000  000017bf  2**0
                  CONTENTS, READONLY

Disassembly of section .text.atexit:

00000000 <atexit>:
void initVariant() __attribute__((weak));
void initVariant() { }

int main(void)
{
	init();
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0

	initVariant();
   4:	08 95       	ret

Disassembly of section .text.initVariant:

00000006 <initVariant>:
   6:	08 95       	ret

Disassembly of section .text.startup.main:

0000000e <main>:
	
	setup();
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
   e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
#endif
	
	setup();
    
	for (;;) {
		loop();
  12:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
		if (serialEventRun) serialEventRun();
  16:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  1a:	c0 e0       	ldi	r28, 0x00	; 0
  1c:	d0 e0       	ldi	r29, 0x00	; 0
  1e:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  22:	20 97       	sbiw	r28, 0x00	; 0
  24:	01 f0       	breq	.+0      	; 0x26 <main+0x18>
  26:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  2a:	00 c0       	rjmp	.+0      	; 0x2c <__zero_reg__+0x2b>

new.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000004bc  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000abb  00000000  00000000  000004f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Znwj   00000004  00000000  00000000  00000fab  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._Znaj   00000004  00000000  00000000  00000faf  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZdlPv  00000004  00000000  00000000  00000fb3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZdaPv  00000004  00000000  00000000  00000fb7  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.__cxa_guard_acquire 00000012  00000000  00000000  00000fbb  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.__cxa_guard_release 00000008  00000000  00000000  00000fcd  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.__cxa_guard_abort 00000002  00000000  00000000  00000fd5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.__cxa_pure_virtual 00000002  00000000  00000000  00000fd7  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .comment      00000012  00000000  00000000  00000fd9  2**0
                  CONTENTS, READONLY

Disassembly of section .text._Znwj:

00000000 <_Znwj>:

int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};
void __cxa_guard_release (__guard *g) {*(char *)g = 1;};
void __cxa_guard_abort (__guard *) {}; 

void __cxa_pure_virtual(void) {};
   0:	0c 94 00 00 	jmp	0	; 0x0 <_Znwj>

Disassembly of section .text._Znaj:

00000000 <_Znaj>:
   4:	0c 94       	Address 0x0000000000000004 is out of bounds.
.word	0xffff	; ????
	...

Disassembly of section .text._ZdlPv:

0000000c <_ZdlPv>:
   c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text._ZdaPv:

0000001c <_ZdaPv>:
  1c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>

Disassembly of section .text.__cxa_guard_acquire:

0000003c <__cxa_guard_acquire>:
  3c:	fc 01       	movw	r30, r24
  3e:	81 e0       	ldi	r24, 0x01	; 1
  40:	90 e0       	ldi	r25, 0x00	; 0
  42:	20 81       	ld	r18, Z
  44:	22 23       	and	r18, r18
  46:	01 f0       	breq	.+0      	; 0x48 <__cxa_guard_acquire+0xc>
  48:	80 e0       	ldi	r24, 0x00	; 0
  4a:	90 e0       	ldi	r25, 0x00	; 0
  4c:	08 95       	ret

Disassembly of section .text.__cxa_guard_release:

0000008a <__cxa_guard_release>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	fc 01       	movw	r30, r24
  8e:	20 83       	st	Z, r18
  90:	08 95       	ret

Disassembly of section .text.__cxa_guard_abort:

0000011c <__cxa_guard_abort>:
 11c:	08 95       	ret

Disassembly of section .text.__cxa_pure_virtual:

0000023a <__cxa_pure_virtual>:
 23a:	08 95       	ret

wiring.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000a08  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000fa9  00000000  00000000  00000a3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.__vector_9 00000094  00000000  00000000  000019e5  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.millis  00000018  00000000  00000000  00001a79  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.micros  00000048  00000000  00000000  00001a91  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.delay   0000004c  00000000  00000000  00001ad9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.delayMicroseconds 00000018  00000000  00000000  00001b25  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.init    0000003a  00000000  00000000  00001b3d  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss.timer0_fract 00000001  00000000  00000000  00001b77  2**0
                  ALLOC
 12 .bss.timer0_millis 00000004  00000000  00000000  00001b77  2**0
                  ALLOC
 13 .bss.timer0_overflow_count 00000004  00000000  00000000  00001b77  2**0
                  ALLOC
 14 .comment      00000012  00000000  00000000  00001b77  2**0
                  CONTENTS, READONLY

Disassembly of section .text.__vector_9:

00000000 <__vector_9>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	1f 92       	push	r1
#if defined(__AVR_ATmega128__)
	// CPU specific: different values for the ATmega128
	sbi(TCCR0, CS02);
#elif defined(TCCR0) && defined(CS01) && defined(CS00)
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
	sbi(TCCR0, CS00);
   8:	11 24       	eor	r1, r1
   a:	2f 93       	push	r18
   c:	3f 93       	push	r19
	#error Timer 0 prescale factor 64 not set correctly
#endif

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
   e:	8f 93       	push	r24
  10:	9f 93       	push	r25
  12:	af 93       	push	r26
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
  14:	bf 93       	push	r27

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
  16:	80 91 00 00 	lds	r24, 0x0000
  1a:	90 91 00 00 	lds	r25, 0x0000
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
  1e:	a0 91 00 00 	lds	r26, 0x0000
	#warning this needs to be finished
#endif

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
  22:	b0 91 00 00 	lds	r27, 0x0000
  26:	30 91 00 00 	lds	r19, 0x0000
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
  2a:	20 e3       	ldi	r18, 0x30	; 48
  2c:	23 0f       	add	r18, r19
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
  2e:	2d 37       	cpi	r18, 0x7D	; 125
	sbi(ADCSRA, ADPS1);
  30:	00 f4       	brcc	.+0      	; 0x32 <__vector_9+0x32>
	sbi(ADCSRA, ADPS0);
  32:	40 96       	adiw	r24, 0x10	; 16

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
  34:	a1 1d       	adc	r26, r1

	// the bootloader connects pins 0 and 1 to the USART; disconnect them
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
  36:	b1 1d       	adc	r27, r1
  38:	00 c0       	rjmp	.+0      	; 0x3a <__vector_9+0x3a>
  3a:	23 eb       	ldi	r18, 0xB3	; 179
  3c:	23 0f       	add	r18, r19
  3e:	41 96       	adiw	r24, 0x11	; 17
  40:	a1 1d       	adc	r26, r1
  42:	b1 1d       	adc	r27, r1
  44:	20 93 00 00 	sts	0x0000, r18
  48:	80 93 00 00 	sts	0x0000, r24
  4c:	90 93 00 00 	sts	0x0000, r25
  50:	a0 93 00 00 	sts	0x0000, r26
  54:	b0 93 00 00 	sts	0x0000, r27
  58:	80 91 00 00 	lds	r24, 0x0000
  5c:	90 91 00 00 	lds	r25, 0x0000
  60:	a0 91 00 00 	lds	r26, 0x0000
  64:	b0 91 00 00 	lds	r27, 0x0000
  68:	01 96       	adiw	r24, 0x01	; 1
  6a:	a1 1d       	adc	r26, r1
  6c:	b1 1d       	adc	r27, r1
  6e:	80 93 00 00 	sts	0x0000, r24
  72:	90 93 00 00 	sts	0x0000, r25
  76:	a0 93 00 00 	sts	0x0000, r26
  7a:	b0 93 00 00 	sts	0x0000, r27
  7e:	bf 91       	pop	r27
  80:	af 91       	pop	r26
  82:	9f 91       	pop	r25
  84:	8f 91       	pop	r24
  86:	3f 91       	pop	r19
  88:	2f 91       	pop	r18
  8a:	0f 90       	pop	r0
  8c:	0f be       	out	0x3f, r0	; 63
  8e:	0f 90       	pop	r0
  90:	1f 90       	pop	r1
  92:	18 95       	reti

Disassembly of section .text.millis:

00000094 <millis>:
  94:	2f b7       	in	r18, 0x3f	; 63
  96:	f8 94       	cli
  98:	60 91 00 00 	lds	r22, 0x0000
  9c:	70 91 00 00 	lds	r23, 0x0000
  a0:	80 91 00 00 	lds	r24, 0x0000
  a4:	90 91 00 00 	lds	r25, 0x0000
  a8:	2f bf       	out	0x3f, r18	; 63
  aa:	08 95       	ret

Disassembly of section .text.micros:

00000140 <micros>:
 140:	3f b7       	in	r19, 0x3f	; 63
 142:	f8 94       	cli
 144:	80 91 00 00 	lds	r24, 0x0000
 148:	90 91 00 00 	lds	r25, 0x0000
 14c:	a0 91 00 00 	lds	r26, 0x0000
 150:	b0 91 00 00 	lds	r27, 0x0000
 154:	22 b7       	in	r18, 0x32	; 50
 156:	08 b6       	in	r0, 0x38	; 56
 158:	00 fe       	sbrs	r0, 0
 15a:	00 c0       	rjmp	.+0      	; 0x15c <micros+0x1c>
 15c:	2f 3f       	cpi	r18, 0xFF	; 255
 15e:	01 f0       	breq	.+0      	; 0x160 <micros+0x20>
 160:	01 96       	adiw	r24, 0x01	; 1
 162:	a1 1d       	adc	r26, r1
 164:	b1 1d       	adc	r27, r1
 166:	3f bf       	out	0x3f, r19	; 63
 168:	66 27       	eor	r22, r22
 16a:	78 2f       	mov	r23, r24
 16c:	89 2f       	mov	r24, r25
 16e:	9a 2f       	mov	r25, r26
 170:	62 0f       	add	r22, r18
 172:	71 1d       	adc	r23, r1
 174:	81 1d       	adc	r24, r1
 176:	91 1d       	adc	r25, r1
 178:	46 e0       	ldi	r20, 0x06	; 6
 17a:	66 0f       	add	r22, r22
 17c:	77 1f       	adc	r23, r23
 17e:	88 1f       	adc	r24, r24
 180:	99 1f       	adc	r25, r25
 182:	4a 95       	dec	r20
 184:	01 f4       	brne	.+0      	; 0x186 <micros+0x46>
 186:	08 95       	ret

Disassembly of section .text.delay:

000002c8 <delay>:
 2c8:	cf 92       	push	r12
 2ca:	df 92       	push	r13
 2cc:	ef 92       	push	r14
 2ce:	ff 92       	push	r15
 2d0:	cf 93       	push	r28
 2d2:	df 93       	push	r29
 2d4:	6b 01       	movw	r12, r22
 2d6:	7c 01       	movw	r14, r24
 2d8:	0e 94 00 00 	call	0	; 0x0 <timer0_fract>
 2dc:	eb 01       	movw	r28, r22
 2de:	c1 14       	cp	r12, r1
 2e0:	d1 04       	cpc	r13, r1
 2e2:	e1 04       	cpc	r14, r1
 2e4:	f1 04       	cpc	r15, r1
 2e6:	01 f0       	breq	.+0      	; 0x2e8 <delay+0x20>
 2e8:	0e 94 00 00 	call	0	; 0x0 <timer0_fract>
 2ec:	6c 1b       	sub	r22, r28
 2ee:	7d 0b       	sbc	r23, r29
 2f0:	68 3e       	cpi	r22, 0xE8	; 232
 2f2:	73 40       	sbci	r23, 0x03	; 3
 2f4:	00 f0       	brcs	.+0      	; 0x2f6 <delay+0x2e>
 2f6:	81 e0       	ldi	r24, 0x01	; 1
 2f8:	c8 1a       	sub	r12, r24
 2fa:	d1 08       	sbc	r13, r1
 2fc:	e1 08       	sbc	r14, r1
 2fe:	f1 08       	sbc	r15, r1
 300:	c8 51       	subi	r28, 0x18	; 24
 302:	dc 4f       	sbci	r29, 0xFC	; 252
 304:	00 c0       	rjmp	.+0      	; 0x306 <delay+0x3e>
 306:	df 91       	pop	r29
 308:	cf 91       	pop	r28
 30a:	ff 90       	pop	r15
 30c:	ef 90       	pop	r14
 30e:	df 90       	pop	r13
 310:	cf 90       	pop	r12
 312:	08 95       	ret

Disassembly of section .text.delayMicroseconds:

000005dc <delayMicroseconds>:
 5dc:	81 30       	cpi	r24, 0x01	; 1
 5de:	91 05       	cpc	r25, r1
 5e0:	01 f0       	breq	.+0      	; 0x5e2 <delayMicroseconds+0x6>
 5e2:	02 97       	sbiw	r24, 0x02	; 2
 5e4:	00 97       	sbiw	r24, 0x00	; 0
 5e6:	01 f0       	breq	.+0      	; 0x5e8 <delayMicroseconds+0xc>
 5e8:	88 0f       	add	r24, r24
 5ea:	99 1f       	adc	r25, r25
 5ec:	01 97       	sbiw	r24, 0x01	; 1
 5ee:	01 97       	sbiw	r24, 0x01	; 1
 5f0:	01 f4       	brne	.+0      	; 0x5f2 <delayMicroseconds+0x16>
 5f2:	08 95       	ret

Disassembly of section .text.init:

00000bd0 <init>:
 bd0:	78 94       	sei
 bd2:	83 b7       	in	r24, 0x33	; 51
 bd4:	82 60       	ori	r24, 0x02	; 2
 bd6:	83 bf       	out	0x33, r24	; 51
 bd8:	83 b7       	in	r24, 0x33	; 51
 bda:	81 60       	ori	r24, 0x01	; 1
 bdc:	83 bf       	out	0x33, r24	; 51
 bde:	89 b7       	in	r24, 0x39	; 57
 be0:	81 60       	ori	r24, 0x01	; 1
 be2:	89 bf       	out	0x39, r24	; 57
 be4:	1e bc       	out	0x2e, r1	; 46
 be6:	8e b5       	in	r24, 0x2e	; 46
 be8:	82 60       	ori	r24, 0x02	; 2
 bea:	8e bd       	out	0x2e, r24	; 46
 bec:	8f b5       	in	r24, 0x2f	; 47
 bee:	81 60       	ori	r24, 0x01	; 1
 bf0:	8f bd       	out	0x2f, r24	; 47
 bf2:	85 b5       	in	r24, 0x25	; 37
 bf4:	84 60       	ori	r24, 0x04	; 4
 bf6:	85 bd       	out	0x25, r24	; 37
 bf8:	85 b5       	in	r24, 0x25	; 37
 bfa:	80 64       	ori	r24, 0x40	; 64
 bfc:	85 bd       	out	0x25, r24	; 37
 bfe:	32 9a       	sbi	0x06, 2	; 6
 c00:	31 9a       	sbi	0x06, 1	; 6
 c02:	30 9a       	sbi	0x06, 0	; 6
 c04:	37 9a       	sbi	0x06, 7	; 6
 c06:	1a b8       	out	0x0a, r1	; 10
 c08:	08 95       	ret

wiring_analog.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000888  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000f4c  00000000  00000000  000008bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.analogReference 00000006  00000000  00000000  00001808  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.analogRead 00000028  00000000  00000000  0000180e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.analogWrite 00000084  00000000  00000000  00001836  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .data.analog_reference 00000001  00000000  00000000  000018ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .comment      00000012  00000000  00000000  000018bb  2**0
                  CONTENTS, READONLY

Disassembly of section .text.analogReference:

00000000 <analogReference>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
   0:	80 93 00 00 	sts	0x0000, r24
   4:	08 95       	ret

Disassembly of section .text.analogRead:

00000006 <analogRead>:
   6:	8e 30       	cpi	r24, 0x0E	; 14
   8:	00 f0       	brcs	.+0      	; 0xa <analogRead+0x4>
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
   a:	8e 50       	subi	r24, 0x0E	; 14
   c:	87 70       	andi	r24, 0x07	; 7
   e:	20 91 00 00 	lds	r18, 0x0000
	if (val == 0)
  12:	90 e4       	ldi	r25, 0x40	; 64
	{
		digitalWrite(pin, LOW);
  14:	29 9f       	mul	r18, r25
  16:	90 01       	movw	r18, r0
	}
	else if (val == 255)
  18:	11 24       	eor	r1, r1
  1a:	82 2b       	or	r24, r18
  1c:	87 b9       	out	0x07, r24	; 7
	{
		digitalWrite(pin, HIGH);
  1e:	36 9a       	sbi	0x06, 6	; 6
  20:	36 99       	sbic	0x06, 6	; 6
				} else {
					digitalWrite(pin, HIGH);
				}
		}
	}
}
  22:	00 c0       	rjmp	.+0      	; 0x24 <analogRead+0x1e>
  24:	84 b1       	in	r24, 0x04	; 4
  26:	25 b1       	in	r18, 0x05	; 5
	{
		digitalWrite(pin, LOW);
	}
	else if (val == 255)
	{
		digitalWrite(pin, HIGH);
  28:	90 e0       	ldi	r25, 0x00	; 0
  2a:	92 2b       	or	r25, r18
	}
	else
	{
		switch(digitalPinToTimer(pin))
  2c:	08 95       	ret

Disassembly of section .text.analogWrite:

00000034 <analogWrite>:
  34:	1f 93       	push	r17
  36:	cf 93       	push	r28
  38:	df 93       	push	r29
  3a:	18 2f       	mov	r17, r24
  3c:	eb 01       	movw	r28, r22
  3e:	61 e0       	ldi	r22, 0x01	; 1
		{
			// XXX fix needed for atmega8
			#if defined(TCCR0) && defined(COM00) && !defined(__AVR_ATmega8__)
			case TIMER0A:
				// connect pwm to pin on timer 0
				sbi(TCCR0, COM00);
  40:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  44:	20 97       	sbiw	r28, 0x00	; 0
				OCR0 = val; // set pwm duty
  46:	01 f4       	brne	.+0      	; 0x48 <analogWrite+0x14>
				break;
  48:	60 e0       	ldi	r22, 0x00	; 0
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
  4a:	00 c0       	rjmp	.+0      	; 0x4c <analogWrite+0x18>
  4c:	cf 3f       	cpi	r28, 0xFF	; 255
  4e:	d1 05       	cpc	r29, r1
  50:	01 f4       	brne	.+0      	; 0x52 <analogWrite+0x1e>
			#endif

			#if defined(TCCR2) && defined(COM21)
			case TIMER2:
				// connect pwm to pin on timer 2
				sbi(TCCR2, COM21);
  52:	61 e0       	ldi	r22, 0x01	; 1
  54:	81 2f       	mov	r24, r17
  56:	df 91       	pop	r29
				OCR2 = val; // set pwm duty
  58:	cf 91       	pop	r28
				break;
  5a:	1f 91       	pop	r17
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
  5c:	0c 94 00 00 	jmp	0	; 0x0 <__tmp_reg__>
  60:	e1 2f       	mov	r30, r17
				OCR1A = val; // set pwm duty
  62:	f0 e0       	ldi	r31, 0x00	; 0
  64:	e0 50       	subi	r30, 0x00	; 0
				break;
  66:	f0 40       	sbci	r31, 0x00	; 0
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
  68:	e4 91       	lpm	r30, Z
  6a:	e3 30       	cpi	r30, 0x03	; 3
  6c:	01 f0       	breq	.+0      	; 0x6e <analogWrite+0x3a>
				OCR1B = val; // set pwm duty
  6e:	00 f4       	brcc	.+0      	; 0x70 <analogWrite+0x3c>
  70:	e1 30       	cpi	r30, 0x01	; 1
				break;
  72:	01 f4       	brne	.+0      	; 0x74 <analogWrite+0x40>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
  74:	83 b7       	in	r24, 0x33	; 51
  76:	80 61       	ori	r24, 0x10	; 16
  78:	83 bf       	out	0x33, r24	; 51
  7a:	cc bf       	out	0x3c, r28	; 60
				} else {
					digitalWrite(pin, HIGH);
				}
		}
	}
}
  7c:	00 c0       	rjmp	.+0      	; 0x7e <analogWrite+0x4a>
  7e:	e4 30       	cpi	r30, 0x04	; 4
  80:	01 f0       	breq	.+0      	; 0x82 <analogWrite+0x4e>
  82:	e5 30       	cpi	r30, 0x05	; 5
  84:	01 f4       	brne	.+0      	; 0x86 <analogWrite+0x52>
  86:	85 b5       	in	r24, 0x25	; 37
  88:	80 62       	ori	r24, 0x20	; 32
  8a:	85 bd       	out	0x25, r24	; 37
  8c:	c3 bd       	out	0x23, r28	; 35
  8e:	00 c0       	rjmp	.+0      	; 0x90 <analogWrite+0x5c>
  90:	8f b5       	in	r24, 0x2f	; 47
  92:	80 68       	ori	r24, 0x80	; 128
  94:	8f bd       	out	0x2f, r24	; 47
  96:	db bd       	out	0x2b, r29	; 43
  98:	ca bd       	out	0x2a, r28	; 42
  9a:	00 c0       	rjmp	.+0      	; 0x9c <analogWrite+0x68>
  9c:	8f b5       	in	r24, 0x2f	; 47
  9e:	80 62       	ori	r24, 0x20	; 32
  a0:	8f bd       	out	0x2f, r24	; 47
  a2:	d9 bd       	out	0x29, r29	; 41
  a4:	c8 bd       	out	0x28, r28	; 40
  a6:	00 c0       	rjmp	.+0      	; 0xa8 <analogWrite+0x74>
  a8:	c0 38       	cpi	r28, 0x80	; 128
  aa:	d1 05       	cpc	r29, r1
  ac:	04 f4       	brge	.+0      	; 0xae <analogWrite+0x7a>
  ae:	00 c0       	rjmp	.+0      	; 0xb0 <analogWrite+0x7c>
  b0:	df 91       	pop	r29
  b2:	cf 91       	pop	r28
  b4:	1f 91       	pop	r17
  b6:	08 95       	ret

wiring_digital.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000aec  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      000010e8  00000000  00000000  00000b20  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.turnOffPWM 00000022  00000000  00000000  00001c08  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.pinMode 00000072  00000000  00000000  00001c2a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.digitalWrite 0000006c  00000000  00000000  00001c9c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.digitalRead 00000052  00000000  00000000  00001d08  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .progmem.data.digital_pin_to_timer_PGM 00000014  00000000  00000000  00001d5a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .progmem.data.digital_pin_to_bit_mask_PGM 00000014  00000000  00000000  00001d6e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 11 .progmem.data.digital_pin_to_port_PGM 00000014  00000000  00000000  00001d82  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .progmem.data.port_to_input_PGM 0000000a  00000000  00000000  00001d96  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .progmem.data.port_to_output_PGM 0000000a  00000000  00000000  00001da0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 14 .progmem.data.port_to_mode_PGM 0000000a  00000000  00000000  00001daa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .comment      00000012  00000000  00000000  00001db4  2**0
                  CONTENTS, READONLY

Disassembly of section .text.turnOffPWM:

00000000 <turnOffPWM>:

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
   0:	84 30       	cpi	r24, 0x04	; 4
   2:	01 f0       	breq	.+0      	; 0x4 <turnOffPWM+0x4>
	uint8_t timer = digitalPinToTimer(pin);
   4:	85 30       	cpi	r24, 0x05	; 5
   6:	01 f0       	breq	.+0      	; 0x8 <turnOffPWM+0x8>
   8:	83 30       	cpi	r24, 0x03	; 3
   a:	01 f4       	brne	.+0      	; 0xc <turnOffPWM+0xc>
   c:	8f b5       	in	r24, 0x2f	; 47
   e:	8f 77       	andi	r24, 0x7F	; 127
	uint8_t bit = digitalPinToBitMask(pin);
  10:	00 c0       	rjmp	.+0      	; 0x12 <turnOffPWM+0x12>
  12:	8f b5       	in	r24, 0x2f	; 47
  14:	8f 7d       	andi	r24, 0xDF	; 223
  16:	8f bd       	out	0x2f, r24	; 47
	uint8_t port = digitalPinToPort(pin);
  18:	08 95       	ret
  1a:	85 b5       	in	r24, 0x25	; 37
  1c:	8f 7d       	andi	r24, 0xDF	; 223
  1e:	85 bd       	out	0x25, r24	; 37

	if (port == NOT_A_PIN) return LOW;
  20:	08 95       	ret

Disassembly of section .text.pinMode:

00000022 <pinMode>:
  22:	cf 93       	push	r28

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
  24:	df 93       	push	r29
  26:	90 e0       	ldi	r25, 0x00	; 0
  28:	fc 01       	movw	r30, r24

	if (*portInputRegister(port) & bit) return HIGH;
  2a:	e0 50       	subi	r30, 0x00	; 0
  2c:	f0 40       	sbci	r31, 0x00	; 0
  2e:	24 91       	lpm	r18, Z
  30:	fc 01       	movw	r30, r24
  32:	e0 50       	subi	r30, 0x00	; 0
  34:	f0 40       	sbci	r31, 0x00	; 0
  36:	84 91       	lpm	r24, Z
  38:	88 23       	and	r24, r24
  3a:	01 f0       	breq	.+0      	; 0x3c <pinMode+0x1a>
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	88 0f       	add	r24, r24
  40:	99 1f       	adc	r25, r25
  42:	fc 01       	movw	r30, r24
  44:	e0 50       	subi	r30, 0x00	; 0
  46:	f0 40       	sbci	r31, 0x00	; 0
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
  48:	a5 91       	lpm	r26, Z+
  4a:	b4 91       	lpm	r27, Z
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
  4c:	80 50       	subi	r24, 0x00	; 0
  4e:	90 40       	sbci	r25, 0x00	; 0
  50:	fc 01       	movw	r30, r24
  52:	c5 91       	lpm	r28, Z+
  54:	d4 91       	lpm	r29, Z
  56:	9f b7       	in	r25, 0x3f	; 63
  58:	61 11       	cpse	r22, r1
  5a:	00 c0       	rjmp	.+0      	; 0x5c <pinMode+0x3a>
  5c:	f8 94       	cli
  5e:	8c 91       	ld	r24, X
  60:	20 95       	com	r18
  62:	82 23       	and	r24, r18
  64:	8c 93       	st	X, r24
  66:	88 81       	ld	r24, Y
  68:	82 23       	and	r24, r18
  6a:	00 c0       	rjmp	.+0      	; 0x6c <pinMode+0x4a>
  6c:	62 30       	cpi	r22, 0x02	; 2
  6e:	01 f4       	brne	.+0      	; 0x70 <pinMode+0x4e>
  70:	f8 94       	cli
  72:	8c 91       	ld	r24, X
  74:	32 2f       	mov	r19, r18
  76:	30 95       	com	r19
  78:	83 23       	and	r24, r19
  7a:	8c 93       	st	X, r24
  7c:	88 81       	ld	r24, Y
  7e:	82 2b       	or	r24, r18
  80:	88 83       	st	Y, r24
  82:	00 c0       	rjmp	.+0      	; 0x84 <pinMode+0x62>
  84:	f8 94       	cli
  86:	8c 91       	ld	r24, X
  88:	82 2b       	or	r24, r18
  8a:	8c 93       	st	X, r24
  8c:	9f bf       	out	0x3f, r25	; 63
  8e:	df 91       	pop	r29
  90:	cf 91       	pop	r28
  92:	08 95       	ret

Disassembly of section .text.digitalWrite:

000000b6 <digitalWrite>:
  b6:	0f 93       	push	r16
  b8:	1f 93       	push	r17
  ba:	cf 93       	push	r28
  bc:	df 93       	push	r29
  be:	1f 92       	push	r1
  c0:	cd b7       	in	r28, 0x3d	; 61
  c2:	de b7       	in	r29, 0x3e	; 62
  c4:	28 2f       	mov	r18, r24
  c6:	30 e0       	ldi	r19, 0x00	; 0
  c8:	f9 01       	movw	r30, r18
  ca:	e0 50       	subi	r30, 0x00	; 0
  cc:	f0 40       	sbci	r31, 0x00	; 0
  ce:	84 91       	lpm	r24, Z
  d0:	f9 01       	movw	r30, r18
  d2:	e0 50       	subi	r30, 0x00	; 0
  d4:	f0 40       	sbci	r31, 0x00	; 0
  d6:	14 91       	lpm	r17, Z
  d8:	f9 01       	movw	r30, r18
  da:	e0 50       	subi	r30, 0x00	; 0
  dc:	f0 40       	sbci	r31, 0x00	; 0
  de:	04 91       	lpm	r16, Z
  e0:	00 23       	and	r16, r16
  e2:	01 f0       	breq	.+0      	; 0xe4 <digitalWrite+0x2e>
  e4:	88 23       	and	r24, r24
  e6:	01 f0       	breq	.+0      	; 0xe8 <digitalWrite+0x32>
  e8:	69 83       	std	Y+1, r22	; 0x01
  ea:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  ee:	69 81       	ldd	r22, Y+1	; 0x01
  f0:	e0 2f       	mov	r30, r16
  f2:	f0 e0       	ldi	r31, 0x00	; 0
  f4:	ee 0f       	add	r30, r30
  f6:	ff 1f       	adc	r31, r31
  f8:	e0 50       	subi	r30, 0x00	; 0
  fa:	f0 40       	sbci	r31, 0x00	; 0
  fc:	a5 91       	lpm	r26, Z+
  fe:	b4 91       	lpm	r27, Z
 100:	9f b7       	in	r25, 0x3f	; 63
 102:	f8 94       	cli
 104:	8c 91       	ld	r24, X
 106:	61 11       	cpse	r22, r1
 108:	00 c0       	rjmp	.+0      	; 0x10a <digitalWrite+0x54>
 10a:	10 95       	com	r17
 10c:	81 23       	and	r24, r17
 10e:	00 c0       	rjmp	.+0      	; 0x110 <digitalWrite+0x5a>
 110:	81 2b       	or	r24, r17
 112:	8c 93       	st	X, r24
 114:	9f bf       	out	0x3f, r25	; 63
 116:	0f 90       	pop	r0
 118:	df 91       	pop	r29
 11a:	cf 91       	pop	r28
 11c:	1f 91       	pop	r17
 11e:	0f 91       	pop	r16
 120:	08 95       	ret

Disassembly of section .text.digitalRead:

000001d8 <digitalRead>:
 1d8:	cf 93       	push	r28
 1da:	df 93       	push	r29
 1dc:	28 2f       	mov	r18, r24
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	f9 01       	movw	r30, r18
 1e2:	e0 50       	subi	r30, 0x00	; 0
 1e4:	f0 40       	sbci	r31, 0x00	; 0
 1e6:	84 91       	lpm	r24, Z
 1e8:	f9 01       	movw	r30, r18
 1ea:	e0 50       	subi	r30, 0x00	; 0
 1ec:	f0 40       	sbci	r31, 0x00	; 0
 1ee:	d4 91       	lpm	r29, Z
 1f0:	f9 01       	movw	r30, r18
 1f2:	e0 50       	subi	r30, 0x00	; 0
 1f4:	f0 40       	sbci	r31, 0x00	; 0
 1f6:	c4 91       	lpm	r28, Z
 1f8:	cc 23       	and	r28, r28
 1fa:	01 f0       	breq	.+0      	; 0x1fc <digitalRead+0x24>
 1fc:	81 11       	cpse	r24, r1
 1fe:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
 202:	ec 2f       	mov	r30, r28
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	ee 0f       	add	r30, r30
 208:	ff 1f       	adc	r31, r31
 20a:	e0 50       	subi	r30, 0x00	; 0
 20c:	f0 40       	sbci	r31, 0x00	; 0
 20e:	a5 91       	lpm	r26, Z+
 210:	b4 91       	lpm	r27, Z
 212:	2c 91       	ld	r18, X
 214:	2d 23       	and	r18, r29
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	01 f4       	brne	.+0      	; 0x21c <digitalRead+0x44>
 21c:	80 e0       	ldi	r24, 0x00	; 0
 21e:	00 c0       	rjmp	.+0      	; 0x220 <digitalRead+0x48>
 220:	80 e0       	ldi	r24, 0x00	; 0
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	df 91       	pop	r29
 226:	cf 91       	pop	r28
 228:	08 95       	ret

wiring_pulse.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000078c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000f0f  00000000  00000000  000007c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.pulseIn 00000108  00000000  00000000  000016cf  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .comment      00000012  00000000  00000000  000017d7  2**0
                  CONTENTS, READONLY

Disassembly of section .text.pulseIn:

00000000 <pulseIn>:
/* Measures the length (in microseconds) of a pulse on the pin; state is HIGH
 * or LOW, the type of pulse to measure.  Works on pulses from 2-3 microseconds
 * to 3 minutes in length, but must be called at least a few dozen microseconds
 * before the start of the pulse. */
unsigned long pulseIn(uint8_t pin, uint8_t state, unsigned long timeout)
{
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
	// cache the port and bit of the pin in order to speed up the
	// pulse width measuring loop and achieve finer resolution.  calling
	// digitalRead() instead yields much coarser resolution.
	uint8_t bit = digitalPinToBitMask(pin);
  10:	90 e0       	ldi	r25, 0x00	; 0
  12:	fc 01       	movw	r30, r24
  14:	e0 50       	subi	r30, 0x00	; 0
  16:	f0 40       	sbci	r31, 0x00	; 0
  18:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
  1a:	fc 01       	movw	r30, r24
  1c:	e0 50       	subi	r30, 0x00	; 0
  1e:	f0 40       	sbci	r31, 0x00	; 0
  20:	74 91       	lpm	r23, Z
	uint8_t stateMask = (state ? bit : 0);
  22:	61 11       	cpse	r22, r1
  24:	00 c0       	rjmp	.+0      	; 0x26 <pulseIn+0x26>
  26:	c0 e0       	ldi	r28, 0x00	; 0
  28:	00 c0       	rjmp	.+0      	; 0x2a <pulseIn+0x2a>
  2a:	cd 2f       	mov	r28, r29
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
  2c:	da 01       	movw	r26, r20
  2e:	c9 01       	movw	r24, r18
  30:	24 e0       	ldi	r18, 0x04	; 4
  32:	b6 95       	lsr	r27
  34:	a7 95       	ror	r26
  36:	97 95       	ror	r25
  38:	87 95       	ror	r24
  3a:	2a 95       	dec	r18
  3c:	01 f4       	brne	.+0      	; 0x3e <pulseIn+0x3e>
	
	// wait for any previous pulse to end
	while ((*portInputRegister(port) & bit) == stateMask)
  3e:	67 2f       	mov	r22, r23
  40:	70 e0       	ldi	r23, 0x00	; 0
  42:	66 0f       	add	r22, r22
  44:	77 1f       	adc	r23, r23
  46:	60 50       	subi	r22, 0x00	; 0
  48:	70 40       	sbci	r23, 0x00	; 0
	uint8_t stateMask = (state ? bit : 0);
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
  4a:	00 e0       	ldi	r16, 0x00	; 0
  4c:	10 e0       	ldi	r17, 0x00	; 0
  4e:	98 01       	movw	r18, r16
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((*portInputRegister(port) & bit) == stateMask)
  50:	fb 01       	movw	r30, r22
  52:	e5 90       	lpm	r14, Z+
  54:	f4 90       	lpm	r15, Z
  56:	f7 01       	movw	r30, r14
  58:	40 81       	ld	r20, Z
  5a:	4d 23       	and	r20, r29
  5c:	4c 13       	cpse	r20, r28
  5e:	00 c0       	rjmp	.+0      	; 0x60 <pulseIn+0x60>
		if (numloops++ == maxloops)
  60:	68 01       	movw	r12, r16
  62:	79 01       	movw	r14, r18
  64:	4f ef       	ldi	r20, 0xFF	; 255
  66:	c4 1a       	sub	r12, r20
  68:	d4 0a       	sbc	r13, r20
  6a:	e4 0a       	sbc	r14, r20
  6c:	f4 0a       	sbc	r15, r20
  6e:	08 17       	cp	r16, r24
  70:	19 07       	cpc	r17, r25
  72:	2a 07       	cpc	r18, r26
  74:	3b 07       	cpc	r19, r27
  76:	01 f4       	brne	.+0      	; 0x78 <pulseIn+0x78>
  78:	00 c0       	rjmp	.+0      	; 0x7a <pulseIn+0x7a>
  7a:	97 01       	movw	r18, r14
  7c:	86 01       	movw	r16, r12
  7e:	00 c0       	rjmp	.+0      	; 0x80 <pulseIn+0x80>
			return 0;
	
	// wait for the pulse to start
	while ((*portInputRegister(port) & bit) != stateMask)
		if (numloops++ == maxloops)
  80:	68 01       	movw	r12, r16
  82:	79 01       	movw	r14, r18
  84:	ff ef       	ldi	r31, 0xFF	; 255
  86:	cf 1a       	sub	r12, r31
  88:	df 0a       	sbc	r13, r31
  8a:	ef 0a       	sbc	r14, r31
  8c:	ff 0a       	sbc	r15, r31
  8e:	08 17       	cp	r16, r24
  90:	19 07       	cpc	r17, r25
  92:	2a 07       	cpc	r18, r26
  94:	3b 07       	cpc	r19, r27
  96:	01 f0       	breq	.+0      	; 0x98 <pulseIn+0x98>
  98:	97 01       	movw	r18, r14
  9a:	86 01       	movw	r16, r12
	while ((*portInputRegister(port) & bit) == stateMask)
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to start
	while ((*portInputRegister(port) & bit) != stateMask)
  9c:	fb 01       	movw	r30, r22
  9e:	e5 90       	lpm	r14, Z+
  a0:	f4 90       	lpm	r15, Z
  a2:	f7 01       	movw	r30, r14
  a4:	40 81       	ld	r20, Z
  a6:	4d 23       	and	r20, r29
  a8:	4c 13       	cpse	r20, r28
  aa:	00 c0       	rjmp	.+0      	; 0xac <pulseIn+0xac>
  ac:	80 1b       	sub	r24, r16
  ae:	91 0b       	sbc	r25, r17
  b0:	a2 0b       	sbc	r26, r18
  b2:	b3 0b       	sbc	r27, r19
  b4:	20 e0       	ldi	r18, 0x00	; 0
  b6:	30 e0       	ldi	r19, 0x00	; 0
  b8:	a9 01       	movw	r20, r18
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to stop
	while ((*portInputRegister(port) & bit) == stateMask) {
  ba:	fb 01       	movw	r30, r22
  bc:	e5 90       	lpm	r14, Z+
  be:	f4 90       	lpm	r15, Z
  c0:	f7 01       	movw	r30, r14
  c2:	f0 80       	ld	r15, Z
  c4:	fd 22       	and	r15, r29
  c6:	fc 12       	cpse	r15, r28
  c8:	00 c0       	rjmp	.+0      	; 0xca <pulseIn+0xca>
		if (numloops++ == maxloops)
  ca:	28 17       	cp	r18, r24
  cc:	39 07       	cpc	r19, r25
  ce:	4a 07       	cpc	r20, r26
  d0:	5b 07       	cpc	r21, r27
  d2:	01 f0       	breq	.+0      	; 0xd4 <pulseIn+0xd4>
			return 0;
		width++;
  d4:	2f 5f       	subi	r18, 0xFF	; 255
  d6:	3f 4f       	sbci	r19, 0xFF	; 255
  d8:	4f 4f       	sbci	r20, 0xFF	; 255
  da:	5f 4f       	sbci	r21, 0xFF	; 255
  dc:	00 c0       	rjmp	.+0      	; 0xde <pulseIn+0xde>

	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16); 
  de:	a5 e1       	ldi	r26, 0x15	; 21
  e0:	b0 e0       	ldi	r27, 0x00	; 0
  e2:	0e 94 00 00 	call	0	; 0x0 <pulseIn>
  e6:	60 5f       	subi	r22, 0xF0	; 240
  e8:	7f 4f       	sbci	r23, 0xFF	; 255
  ea:	8f 4f       	sbci	r24, 0xFF	; 255
  ec:	9f 4f       	sbci	r25, 0xFF	; 255
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <pulseIn+0xf0>
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((*portInputRegister(port) & bit) == stateMask)
		if (numloops++ == maxloops)
			return 0;
  f0:	60 e0       	ldi	r22, 0x00	; 0
  f2:	70 e0       	ldi	r23, 0x00	; 0
  f4:	cb 01       	movw	r24, r22
	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16); 
}
  f6:	df 91       	pop	r29
  f8:	cf 91       	pop	r28
  fa:	1f 91       	pop	r17
  fc:	0f 91       	pop	r16
  fe:	ff 90       	pop	r15
 100:	ef 90       	pop	r14
 102:	df 90       	pop	r13
 104:	cf 90       	pop	r12
 106:	08 95       	ret

wiring_shift.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000007b0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000f46  00000000  00000000  000007e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.shiftIn 0000006a  00000000  00000000  0000172a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.shiftOut 0000007e  00000000  00000000  00001794  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .comment      00000012  00000000  00000000  00001812  2**0
                  CONTENTS, READONLY

Disassembly of section .text.shiftIn:

00000000 <shiftIn>:
	}
	return value;
}

void shiftOut(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder, uint8_t val)
{
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
  10:	d8 2e       	mov	r13, r24
  12:	e6 2e       	mov	r14, r22
  14:	c4 2e       	mov	r12, r20
  16:	c7 e0       	ldi	r28, 0x07	; 7
  18:	d0 e0       	ldi	r29, 0x00	; 0
  1a:	f1 2c       	mov	r15, r1
  1c:	07 e0       	ldi	r16, 0x07	; 7
  1e:	10 e0       	ldi	r17, 0x00	; 0
  20:	61 e0       	ldi	r22, 0x01	; 1
  22:	8e 2d       	mov	r24, r14
  24:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
	uint8_t i;

	for (i = 0; i < 8; i++)  {
		if (bitOrder == LSBFIRST)
  28:	8d 2d       	mov	r24, r13
  2a:	c1 10       	cpse	r12, r1
  2c:	00 c0       	rjmp	.+0      	; 0x2e <shiftIn+0x2e>
  2e:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
			digitalWrite(dataPin, !!(val & (1 << i)));
  32:	98 01       	movw	r18, r16
  34:	2c 1b       	sub	r18, r28
  36:	3d 0b       	sbc	r19, r29
  38:	00 c0       	rjmp	.+0      	; 0x3a <shiftIn+0x3a>
  3a:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
		else	
			digitalWrite(dataPin, !!(val & (1 << (7 - i))));
  3e:	2c 2f       	mov	r18, r28
  40:	00 c0       	rjmp	.+0      	; 0x42 <shiftIn+0x42>
  42:	88 0f       	add	r24, r24
  44:	2a 95       	dec	r18
  46:	02 f4       	brpl	.+0      	; 0x48 <shiftIn+0x48>
  48:	f8 2a       	or	r15, r24
  4a:	60 e0       	ldi	r22, 0x00	; 0
  4c:	8e 2d       	mov	r24, r14
  4e:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
  52:	21 97       	sbiw	r28, 0x01	; 1
  54:	00 f4       	brcc	.+0      	; 0x56 <shiftIn+0x56>
			
		digitalWrite(clockPin, HIGH);
  56:	8f 2d       	mov	r24, r15
  58:	df 91       	pop	r29
  5a:	cf 91       	pop	r28
  5c:	1f 91       	pop	r17
		digitalWrite(clockPin, LOW);		
  5e:	0f 91       	pop	r16
  60:	ff 90       	pop	r15
  62:	ef 90       	pop	r14
  64:	df 90       	pop	r13
  66:	cf 90       	pop	r12
  68:	08 95       	ret

Disassembly of section .text.shiftOut:

0000006a <shiftOut>:
	}
}
  6a:	bf 92       	push	r11
  6c:	cf 92       	push	r12
  6e:	df 92       	push	r13
  70:	ef 92       	push	r14
  72:	ff 92       	push	r15
  74:	0f 93       	push	r16
  76:	1f 93       	push	r17
  78:	cf 93       	push	r28
  7a:	df 93       	push	r29
  7c:	c8 2e       	mov	r12, r24
  7e:	d6 2e       	mov	r13, r22
  80:	b4 2e       	mov	r11, r20
  82:	c7 e0       	ldi	r28, 0x07	; 7
  84:	d0 e0       	ldi	r29, 0x00	; 0
  86:	02 2f       	mov	r16, r18
  88:	10 e0       	ldi	r17, 0x00	; 0
  8a:	87 e0       	ldi	r24, 0x07	; 7
  8c:	e8 2e       	mov	r14, r24
  8e:	f1 2c       	mov	r15, r1
  90:	b1 10       	cpse	r11, r1
  92:	00 c0       	rjmp	.+0      	; 0x94 <shiftOut+0x2a>
  94:	f7 01       	movw	r30, r14
  96:	ec 1b       	sub	r30, r28
  98:	fd 0b       	sbc	r31, r29
  9a:	b8 01       	movw	r22, r16
  9c:	00 c0       	rjmp	.+0      	; 0x9e <shiftOut+0x34>
  9e:	75 95       	asr	r23
  a0:	67 95       	ror	r22
  a2:	ea 95       	dec	r30
  a4:	02 f4       	brpl	.+0      	; 0xa6 <shiftOut+0x3c>
  a6:	00 c0       	rjmp	.+0      	; 0xa8 <shiftOut+0x3e>
  a8:	b8 01       	movw	r22, r16
  aa:	0c 2e       	mov	r0, r28
  ac:	00 c0       	rjmp	.+0      	; 0xae <shiftOut+0x44>
  ae:	75 95       	asr	r23
  b0:	67 95       	ror	r22
  b2:	0a 94       	dec	r0
  b4:	02 f4       	brpl	.+0      	; 0xb6 <shiftOut+0x4c>
  b6:	61 70       	andi	r22, 0x01	; 1
  b8:	77 27       	eor	r23, r23
  ba:	8c 2d       	mov	r24, r12
  bc:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  c0:	61 e0       	ldi	r22, 0x01	; 1
  c2:	8d 2d       	mov	r24, r13
  c4:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  c8:	60 e0       	ldi	r22, 0x00	; 0
  ca:	8d 2d       	mov	r24, r13
  cc:	0e 94 00 00 	call	0	; 0x0 <__tmp_reg__>
  d0:	21 97       	sbiw	r28, 0x01	; 1
  d2:	00 f4       	brcc	.+0      	; 0xd4 <shiftOut+0x6a>
  d4:	df 91       	pop	r29
  d6:	cf 91       	pop	r28
  d8:	1f 91       	pop	r17
  da:	0f 91       	pop	r16
  dc:	ff 90       	pop	r15
  de:	ef 90       	pop	r14
  e0:	df 90       	pop	r13
  e2:	cf 90       	pop	r12
  e4:	bf 90       	pop	r11
  e6:	08 95       	ret
