/* Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP2C35F672) Path("H:/University/term7/FPGA/CA/2/Codes/avalon_streaming_interface/synthesis/without_edge_detection_ip_core/verilog/") File("DE2_Media_Computer_time_limited.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
