/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [41:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~((celloutsig_0_9z | celloutsig_0_5z) & celloutsig_0_21z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] | celloutsig_1_0z[10]) & celloutsig_1_0z[7]);
  assign celloutsig_1_11z = ~((celloutsig_1_8z[3] | celloutsig_1_9z) & celloutsig_1_5z);
  assign celloutsig_0_5z = ~((in_data[4] | celloutsig_0_1z) & celloutsig_0_3z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_16z[5] | celloutsig_1_16z[37]) & celloutsig_1_6z[3]);
  assign celloutsig_0_6z = ~((in_data[81] | celloutsig_0_2z[2]) & celloutsig_0_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[1] | celloutsig_0_6z) & in_data[31]);
  assign celloutsig_0_13z = ~((celloutsig_0_0z[7] | celloutsig_0_4z) & celloutsig_0_6z);
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_8z[1]) & celloutsig_0_8z[4]);
  assign celloutsig_0_21z = ~((celloutsig_0_17z | celloutsig_0_14z) & celloutsig_0_12z[2]);
  assign celloutsig_1_5z = celloutsig_1_0z[10:7] !== { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[3:1] !== celloutsig_0_2z[2:0];
  assign celloutsig_1_12z = celloutsig_1_8z[11:3] !== celloutsig_1_6z[8:0];
  assign celloutsig_1_15z = celloutsig_1_6z[8:1] !== { celloutsig_1_7z[8:6], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_17z = celloutsig_1_5z !== celloutsig_1_0z[9];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z } !== { celloutsig_1_4z[14:11], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_10z = { celloutsig_0_0z[1], celloutsig_0_9z, celloutsig_0_9z } !== { in_data[49:48], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_3z[6:3] !== { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_18z = celloutsig_0_16z[8:6] !== celloutsig_0_2z[3:1];
  assign celloutsig_0_22z = { celloutsig_0_2z[1:0], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_1z } !== celloutsig_0_8z;
  assign celloutsig_0_23z = { celloutsig_0_16z[9:4], celloutsig_0_19z } !== { celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:3] - { celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_0z[7:2], celloutsig_0_23z, celloutsig_0_18z } - { celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[158:139] - in_data[185:166];
  assign celloutsig_0_3z = { celloutsig_0_2z[3:1], celloutsig_0_2z } - { in_data[78:77], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[104:101] - { celloutsig_1_0z[7:5], celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_1z } - celloutsig_1_2z[2:0];
  assign celloutsig_1_4z = { celloutsig_1_0z[13:7], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } - { celloutsig_1_0z[9:2], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[9:5], celloutsig_1_2z, celloutsig_1_3z } - celloutsig_1_0z[17:6];
  assign celloutsig_1_7z = celloutsig_1_4z[14:3] - { celloutsig_1_6z[11:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_0z[19:4], celloutsig_1_5z } - { celloutsig_1_0z[1:0], celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_8z[16:2], celloutsig_1_7z, celloutsig_1_4z } - { celloutsig_1_8z[16:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_3z[5:1] - { celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } - { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[95:88];
  always_latch
    if (!clkin_data[0]) celloutsig_0_16z = 16'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_16z = { in_data[37:32], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~((celloutsig_1_3z[2] & in_data[118]) | (in_data[158] & celloutsig_1_4z[11]));
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_2z[3]) | (celloutsig_0_1z & celloutsig_0_7z));
  assign celloutsig_0_11z = ~((in_data[64] & celloutsig_0_1z) | (in_data[2] & celloutsig_0_0z[1]));
  assign celloutsig_0_1z = ~((in_data[95] & celloutsig_0_0z[2]) | (in_data[73] & celloutsig_0_0z[4]));
  assign celloutsig_0_17z = ~((celloutsig_0_3z[1] & celloutsig_0_15z) | (celloutsig_0_5z & celloutsig_0_11z));
  assign celloutsig_0_19z = ~((celloutsig_0_15z & celloutsig_0_10z) | (celloutsig_0_0z[6] & celloutsig_0_13z));
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
