/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  wire [11:0] _07_;
  wire [5:0] _08_;
  wire [3:0] _09_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [22:0] celloutsig_0_53z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = celloutsig_0_11z[11] ? celloutsig_0_23z : celloutsig_0_22z;
  assign celloutsig_0_6z = celloutsig_0_4z ? in_data[74] : celloutsig_0_2z;
  assign celloutsig_1_5z = _02_ ? in_data[137] : _01_;
  assign celloutsig_0_15z = celloutsig_0_14z ? celloutsig_0_12z : celloutsig_0_11z[6];
  assign celloutsig_0_2z = celloutsig_0_0z[0] ? celloutsig_0_1z : celloutsig_0_0z[0];
  assign celloutsig_0_33z = !(celloutsig_0_0z[1] ? celloutsig_0_10z : celloutsig_0_26z);
  assign celloutsig_0_26z = !(celloutsig_0_14z ? celloutsig_0_13z[0] : celloutsig_0_13z[6]);
  assign celloutsig_0_22z = ~celloutsig_0_15z;
  assign celloutsig_0_20z = ~celloutsig_0_3z;
  assign celloutsig_0_27z = ~celloutsig_0_7z;
  assign celloutsig_0_34z = ~((in_data[80] | celloutsig_0_0z[2]) & (celloutsig_0_33z | celloutsig_0_26z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_0z[0]) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_18z = ~((celloutsig_0_14z | celloutsig_0_11z[5]) & (celloutsig_0_13z[5] | celloutsig_0_7z));
  assign celloutsig_0_79z = celloutsig_0_6z ^ celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_6z ^ celloutsig_0_2z;
  assign celloutsig_0_80z = ~(celloutsig_0_4z ^ _05_);
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_14z[0]);
  reg [2:0] _28_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _28_ <= 3'h0;
    else _28_ <= { celloutsig_0_53z[7], celloutsig_0_42z, 1'h1 };
  assign { _06_[2], _05_, _06_[0] } = _28_;
  reg [11:0] _29_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 12'h000;
    else _29_ <= in_data[107:96];
  assign { _07_[11], _01_, _02_, _03_, _07_[7:0] } = _29_;
  reg [5:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _30_ <= 6'h00;
    else _30_ <= { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_0z };
  assign { _08_[5:1], _04_ } = _30_;
  reg [3:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _31_ <= 4'h0;
    else _31_ <= { _08_[2:1], celloutsig_0_7z, celloutsig_0_7z };
  assign { _09_[3:1], _00_ } = _31_;
  assign celloutsig_0_45z = { celloutsig_0_28z[1], celloutsig_0_4z, celloutsig_0_9z } / { 1'h1, celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_5z[6:0], celloutsig_0_16z, 1'h1, celloutsig_0_6z, celloutsig_0_18z, _09_[3:1], _00_ } / { 1'h1, _08_[5:1], _04_, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z } <= { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= in_data[27:18];
  assign celloutsig_0_14z = celloutsig_0_5z[6:1] && { celloutsig_0_5z[9:5], celloutsig_0_7z };
  assign celloutsig_0_12z = { in_data[21:17], celloutsig_0_0z } && { in_data[52:46], celloutsig_0_10z };
  assign celloutsig_0_10z = ! { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[84:82] % { 1'h1, in_data[8:7] };
  assign celloutsig_1_14z = { in_data[176:167], celloutsig_1_5z } % { 1'h1, _02_, _03_, _07_[7:0] };
  assign celloutsig_0_53z = { in_data[30:11], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_34z } * { in_data[67:62], celloutsig_0_5z, celloutsig_0_1z, 1'h1, celloutsig_0_42z, celloutsig_0_45z, celloutsig_0_42z };
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[94:91], celloutsig_0_0z };
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_23z = | { _04_, _08_[3:1] };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z } << { in_data[55:49], celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[79:72], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z } << { in_data[6:5], celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_5z[7:5], celloutsig_0_4z, celloutsig_0_0z } << { celloutsig_0_5z[6:4], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z };
  assign _06_[1] = _05_;
  assign _07_[10:8] = { _01_, _02_, _03_ };
  assign _08_[0] = _04_;
  assign _09_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
