CONFIGS=-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=4 -DPERF_ENABLE" make -C ./ci/../runtime/simx > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-simx
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=simx ./sgemm_tcu 
open device connection
input data type: bf16 (id=2)
output data type: fp32 (id=0)
WMMA Core Dimension: M=2, N=2, K=2
WMMA Tile Dimension: M=8, N=4, K=8
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x15000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 712 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=128907 (81%)
PERF: core0: scheduler stalls=0 (0%)
PERF: core0: ibuffer stalls=21088 (13%)
PERF: core0: scoreboard stalls=38763 (24%) (alu=6%, lsu=92%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core0: operands stalls=4743 (3%)
PERF: core0: ifetches=28734
PERF: core0: ifetch latency=14 cycles
PERF: core0: loads=19403
PERF: core0: load latency=27 cycles
PERF: core0: stores=4340
PERF: core0: instrs=113782, cycles=157517, IPC=0.722347
PERF: core1: scheduler idle=128906 (81%)
PERF: core1: scheduler stalls=0 (0%)
PERF: core1: ibuffer stalls=23051 (14%)
PERF: core1: scoreboard stalls=53799 (34%) (alu=7%, lsu=92%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core1: operands stalls=4743 (3%)
PERF: core1: ifetches=28734
PERF: core1: ifetch latency=14 cycles
PERF: core1: loads=19403
PERF: core1: load latency=30 cycles
PERF: core1: stores=4340
PERF: core1: instrs=113782, cycles=157516, IPC=0.722352
PERF: core2: scheduler idle=133069 (82%)
PERF: core2: scheduler stalls=0 (0%)
PERF: core2: ibuffer stalls=27754 (17%)
PERF: core2: scoreboard stalls=44869 (27%) (alu=5%, lsu=93%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core2: operands stalls=4743 (2%)
PERF: core2: ifetches=28734
PERF: core2: ifetch latency=14 cycles
PERF: core2: loads=19403
PERF: core2: load latency=27 cycles
PERF: core2: stores=4340
PERF: core2: instrs=113782, cycles=161679, IPC=0.703753
PERF: core3: scheduler idle=132196 (82%)
PERF: core3: scheduler stalls=0 (0%)
PERF: core3: ibuffer stalls=22917 (14%)
PERF: core3: scoreboard stalls=53174 (33%) (alu=4%, lsu=94%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core3: operands stalls=4743 (2%)
PERF: core3: ifetches=28734
PERF: core3: ifetch latency=14 cycles
PERF: core3: loads=19403
PERF: core3: load latency=28 cycles
PERF: core3: stores=4340
PERF: core3: instrs=113782, cycles=160806, IPC=0.707573
PERF: scheduler idle=523078 (82%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=94810 (14%)
PERF: scoreboard stalls=190605 (29%) (alu=5%, lsu=93%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: operands stalls=18972 (2%)
PERF: ifetches=114936
PERF: loads=77612
PERF: stores=17360
PERF: ifetch latency=14 cycles
PERF: load latency=28 cycles
PERF: instrs=455128, cycles=161679, IPC=2.815010
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
