Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vtc_demo.ngc ...
WARNING:NetListWriters:298 - No output is written to vtc_demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dout<27 : 0> on block vtc_demo is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hsblnk<10 : 5> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hssync<6 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hesync<10 : 3> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_heblnk<10 : 0> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_veblnk<9 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus enc0/encr/c1_reg_decision3_mux_54_OUT<4
   : 1> on block vtc_demo is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file vtc_demo.edif ...
ngc2edif: Total memory usage is 32768 kilobytes

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vtc_demo.ngc ...
WARNING:NetListWriters:298 - No output is written to vtc_demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dout<27 : 0> on block vtc_demo is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hsblnk<10 : 5> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hssync<6 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hesync<10 : 3> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_heblnk<10 : 0> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_veblnk<9 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus enc0/encr/c1_reg_decision3_mux_54_OUT<4
   : 1> on block vtc_demo is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file vtc_demo.edif ...
ngc2edif: Total memory usage is 32768 kilobytes

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo29_32767.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo29_32767.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo29_32767.edif ...
ngc2edif: Total memory usage is 33608 kilobytes

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo29_32767.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo29_32767.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo29_32767.edif ...
ngc2edif: Total memory usage is 33608 kilobytes

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design vtc_demo.ngc ...
WARNING:NetListWriters:298 - No output is written to vtc_demo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus dout<27 : 0> on block vtc_demo is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hsblnk<10 : 5> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hssync<6 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_hesync<10 : 3> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_heblnk<10 : 0> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tc_veblnk<9 : 4> on block vtc_demo is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus enc0/encr/c1_reg_decision3_mux_54_OUT<4
   : 1> on block vtc_demo is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file vtc_demo.edif ...
ngc2edif: Total memory usage is 32768 kilobytes

Release 14.6 - ngc2edif P.68d (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo29_32767.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo29_32767.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo29_32767.edif ...
ngc2edif: Total memory usage is 33604 kilobytes

