
*** Running vivado
    with args -log mips_processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_processor.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Jan  5 17:59:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source mips_processor.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/utils_1/imports/synth_1/mips_processor.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/utils_1/imports/synth_1/mips_processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mips_processor -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.707 ; gain = 468.328
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'alu_op', assumed default net type 'wire' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:79]
INFO: [Synth 8-6157] synthesizing module 'mips_processor' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:2]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:354]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:354]
INFO: [Synth 8-6157] synthesizing module 'register_file' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:317]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:317]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:256]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:256]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:286]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:286]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:107]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (2) of module 'control_unit' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:79]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:391]
INFO: [Synth 8-226] default block is never used [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:411]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:391]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op' does not match port width (2) of module 'alu_control' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:88]
WARNING: [Synth 8-7071] port 'opcode' of module 'alu_control' is unconnected for instance 'alu_ctrl' [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:87]
WARNING: [Synth 8-7023] instance 'alu_ctrl' of module 'alu_control' has 4 connections declared, but only 3 given [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:87]
INFO: [Synth 8-6155] done synthesizing module 'mips_processor' (0#1) [F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.srcs/sources_1/new/Single_Cycle_Processor.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.211 ; gain = 577.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.211 ; gain = 577.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.211 ; gain = 577.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1157.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mr Duc Anh/Downloads/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [C:/Users/Mr Duc Anh/Downloads/Arty-Z7-20-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1250.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1250.188 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1250.188 ; gain = 670.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1250.188 ; gain = 670.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1250.188 ; gain = 670.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1250.188 ; gain = 670.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	  10 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1250.188 ; gain = 670.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1340.109 ; gain = 760.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1340.109 ; gain = 760.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1349.664 ; gain = 770.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1566.188 ; gain = 893.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1566.188 ; gain = 986.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1566.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b30a065
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1566.188 ; gain = 1221.422
INFO: [Common 17-1381] The checkpoint 'F:/Hoc Tap/Hardware/thit k lun l/project/project_3/project_3.runs/synth_1/mips_processor.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mips_processor_utilization_synth.rpt -pb mips_processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  5 18:00:21 2025...
