

================================================================
== Vitis HLS Report for 'Stream2Mmap_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed May  8 14:03:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       Stream2Mmap (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %n"   --->   Operation 7 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 8 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 9 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %stream_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mmap, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_eq  i64 %i_1, i64 %n_read" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 15 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.14ns)   --->   "%i_2 = add i64 %i_1, i64 1" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %for.end.loopexit.exitStub" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 17 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln24 = store i64 %i_2, i64 %i" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 18 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mmap"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%mmap_addr = getelementptr i32 %mmap, i64 %sext_ln24_cast" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 20 'getelementptr' 'mmap_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.21ns)   --->   "%stream_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %stream_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'stream_s_read' <Predicate = (!icmp_ln24)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i33 %stream_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 24 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.43ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %mmap_addr, i32 %trunc_ln145, i4 15" [/usr/local/include/tapa/xilinx/hls/stream.h:90]   --->   Operation 25 'write' 'write_ln90' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [/home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24]   --->   Operation 26 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [11]  (0.387 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'load' operation ('i', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) on local variable 'i' [14]  (0 ns)
	'add' operation ('i', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) [19]  (1.15 ns)
	'store' operation ('store_ln24', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24) of variable 'i', /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24 on local variable 'i' [26]  (0.387 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('stream_s_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'stream_s' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [23]  (1.22 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln90', /usr/local/include/tapa/xilinx/hls/stream.h:90) on port 'mmap' (/usr/local/include/tapa/xilinx/hls/stream.h:90) [25]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
