INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bugs/vivado_projects/eecs470_project1/eecs470_project1.srcs/sources_1/new/ps4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps4_assign
INFO: [VRFC 10-311] analyzing module ps4_ifelse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/bugs/vivado_projects/eecs470_project1/eecs470_project1.srcs/sim_1/new/ps4_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps4_sim
