
  <!--  Intro Section -->
  Hi, I'm Pooja - a passionate Electronics and Communication Engineering (ECE) student with a strong focus on VLSI design, embedded systems, and digital logic. I'm experienced in RTL design using Verilog and SystemVerilog, with expertise in hardware simulation and design verification.

âœ¨ Key Interests:
- VLSI & Semiconductor Design
- RTL Implementation with Verilog/SystemVerilog
- Embedded Systems & Hardware Design
- Machine Learning & AI applications
- Digital Logic & FPGA Development

ðŸ’» Tech Stack: Verilog, SystemVerilog, Python, C/C++, MATLAB, Xilinx Vivado, MATLAB

ðŸŽ¯ Currently exploring advanced topics in hardware security and optimization techniques.

Feel free to check out my projects and connect with me on LinkedIn!
  <!--  Intro Section -->
  
