{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 22:00:57 2023 " "Info: Processing started: Mon Jun 26 22:00:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off insttruction_memory -c insttruction_memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off insttruction_memory -c insttruction_memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|pc_JA\[3\] " "Warning: Node \"decode:inst2\|pc_JA\[3\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|pc_JA\[1\] " "Warning: Node \"decode:inst2\|pc_JA\[1\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|pc_JA\[2\] " "Warning: Node \"decode:inst2\|pc_JA\[2\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|J_Immediate\[3\] " "Warning: Node \"decode:inst2\|J_Immediate\[3\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|J_Immediate\[1\] " "Warning: Node \"decode:inst2\|J_Immediate\[1\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|J_Immediate\[2\] " "Warning: Node \"decode:inst2\|J_Immediate\[2\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs1\[0\] " "Warning: Node \"decode:inst2\|Rs1\[0\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs1\[1\] " "Warning: Node \"decode:inst2\|Rs1\[1\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs1\[2\] " "Warning: Node \"decode:inst2\|Rs1\[2\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs1\[4\] " "Warning: Node \"decode:inst2\|Rs1\[4\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs2\[0\] " "Warning: Node \"decode:inst2\|Rs2\[0\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs2\[1\] " "Warning: Node \"decode:inst2\|Rs2\[1\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs2\[2\] " "Warning: Node \"decode:inst2\|Rs2\[2\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|Rs2\[3\] " "Warning: Node \"decode:inst2\|Rs2\[3\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[1\] " "Warning: Node \"decode:inst2\|I_Immediate\[1\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[2\] " "Warning: Node \"decode:inst2\|I_Immediate\[2\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[3\] " "Warning: Node \"decode:inst2\|I_Immediate\[3\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[4\] " "Warning: Node \"decode:inst2\|I_Immediate\[4\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[8\] " "Warning: Node \"decode:inst2\|I_Immediate\[8\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[9\] " "Warning: Node \"decode:inst2\|I_Immediate\[9\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[10\] " "Warning: Node \"decode:inst2\|I_Immediate\[10\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[11\] " "Warning: Node \"decode:inst2\|I_Immediate\[11\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "decode:inst2\|I_Immediate\[12\] " "Warning: Node \"decode:inst2\|I_Immediate\[12\]\" is a latch" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk3 " "Info: Assuming node \"clk3\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 584 752 -8 "clk3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk4 " "Info: Assuming node \"clk4\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 1016 1184 -8 "clk4" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst4\|Decoder0~0 " "Info: Detected gated clock \"ALU:inst4\|Decoder0~0\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst4\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decode:inst2\|Rs2~1 " "Info: Detected gated clock \"decode:inst2\|Rs2~1\" as buffer" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "decode:inst2\|Rs2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "insttruction_memory:inst\|instruction\[1\] " "Info: Detected ripple clock \"insttruction_memory:inst\|instruction\[1\]\" as buffer" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "insttruction_memory:inst\|instruction\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "insttruction_memory:inst\|instruction\[2\] " "Info: Detected ripple clock \"insttruction_memory:inst\|instruction\[2\]\" as buffer" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "insttruction_memory:inst\|instruction\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst4\|Equal2~0 " "Info: Detected gated clock \"ALU:inst4\|Equal2~0\" as buffer" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 43 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst4\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register decode:inst2\|pc_JA\[1\] register insttruction_memory:inst\|nextpc\[3\] 131.34 MHz 7.614 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 131.34 MHz between source register \"decode:inst2\|pc_JA\[1\]\" and destination register \"insttruction_memory:inst\|nextpc\[3\]\" (period= 7.614 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.922 ns + Longest register register " "Info: + Longest register to register delay is 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decode:inst2\|pc_JA\[1\] 1 REG LCCOMB_X29_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; REG Node = 'decode:inst2\|pc_JA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode:inst2|pc_JA[1] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 0.489 ns insttruction_memory:inst\|Add0~3 2 COMB LCCOMB_X29_Y19_N8 2 " "Info: 2: + IC(0.311 ns) + CELL(0.178 ns) = 0.489 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 2; COMB Node = 'insttruction_memory:inst\|Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { decode:inst2|pc_JA[1] insttruction_memory:inst|Add0~3 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.495 ns) 1.288 ns insttruction_memory:inst\|nextpc\[1\]~39 3 COMB LCCOMB_X29_Y19_N24 2 " "Info: 3: + IC(0.304 ns) + CELL(0.495 ns) = 1.288 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 2; COMB Node = 'insttruction_memory:inst\|nextpc\[1\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { insttruction_memory:inst|Add0~3 insttruction_memory:inst|nextpc[1]~39 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.368 ns insttruction_memory:inst\|nextpc\[2\]~41 4 COMB LCCOMB_X29_Y19_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.368 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 1; COMB Node = 'insttruction_memory:inst\|nextpc\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.826 ns insttruction_memory:inst\|nextpc\[3\]~42 5 COMB LCCOMB_X29_Y19_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.826 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 1; COMB Node = 'insttruction_memory:inst\|nextpc\[3\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.922 ns insttruction_memory:inst\|nextpc\[3\] 6 REG LCFF_X29_Y19_N29 18 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 1.922 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 18; REG Node = 'insttruction_memory:inst\|nextpc\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 68.00 % ) " "Info: Total cell delay = 1.307 ns ( 68.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.615 ns ( 32.00 % ) " "Info: Total interconnect delay = 0.615 ns ( 32.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { decode:inst2|pc_JA[1] insttruction_memory:inst|Add0~3 insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { decode:inst2|pc_JA[1] {} insttruction_memory:inst|Add0~3 {} insttruction_memory:inst|nextpc[1]~39 {} insttruction_memory:inst|nextpc[2]~41 {} insttruction_memory:inst|nextpc[3]~42 {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.311ns 0.304ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.178ns 0.495ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.730 ns - Smallest " "Info: - Smallest clock skew is -5.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk1~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns insttruction_memory:inst\|nextpc\[3\] 3 REG LCFF_X29_Y19_N29 18 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 18; REG Node = 'insttruction_memory:inst\|nextpc\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk1 clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 8.574 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 8.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.879 ns) 3.910 ns insttruction_memory:inst\|instruction\[1\] 2 REG LCFF_X30_Y18_N31 17 " "Info: 2: + IC(2.005 ns) + CELL(0.879 ns) = 3.910 ns; Loc. = LCFF_X30_Y18_N31; Fanout = 17; REG Node = 'insttruction_memory:inst\|instruction\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk1 insttruction_memory:inst|instruction[1] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.178 ns) 5.159 ns ALU:inst4\|Equal2~0 3 COMB LCCOMB_X31_Y19_N18 6 " "Info: 3: + IC(1.071 ns) + CELL(0.178 ns) = 5.159 ns; Loc. = LCCOMB_X31_Y19_N18; Fanout = 6; COMB Node = 'ALU:inst4\|Equal2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { insttruction_memory:inst|instruction[1] ALU:inst4|Equal2~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.000 ns) 6.985 ns ALU:inst4\|Equal2~0clkctrl 4 COMB CLKCTRL_G10 10 " "Info: 4: + IC(1.826 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G10; Fanout = 10; COMB Node = 'ALU:inst4\|Equal2~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { ALU:inst4|Equal2~0 ALU:inst4|Equal2~0clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.178 ns) 8.574 ns decode:inst2\|pc_JA\[1\] 5 REG LCCOMB_X29_Y19_N0 1 " "Info: 5: + IC(1.411 ns) + CELL(0.178 ns) = 8.574 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 1; REG Node = 'decode:inst2\|pc_JA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { ALU:inst4|Equal2~0clkctrl decode:inst2|pc_JA[1] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 26.37 % ) " "Info: Total cell delay = 2.261 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.313 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.313 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.574 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Equal2~0 ALU:inst4|Equal2~0clkctrl decode:inst2|pc_JA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.574 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Equal2~0 {} ALU:inst4|Equal2~0clkctrl {} decode:inst2|pc_JA[1] {} } { 0.000ns 0.000ns 2.005ns 1.071ns 1.826ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk1 clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.574 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Equal2~0 ALU:inst4|Equal2~0clkctrl decode:inst2|pc_JA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.574 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Equal2~0 {} ALU:inst4|Equal2~0clkctrl {} decode:inst2|pc_JA[1] {} } { 0.000ns 0.000ns 2.005ns 1.071ns 1.826ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { decode:inst2|pc_JA[1] insttruction_memory:inst|Add0~3 insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.922 ns" { decode:inst2|pc_JA[1] {} insttruction_memory:inst|Add0~3 {} insttruction_memory:inst|nextpc[1]~39 {} insttruction_memory:inst|nextpc[2]~41 {} insttruction_memory:inst|nextpc[3]~42 {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.311ns 0.304ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.178ns 0.495ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk1 clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.574 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Equal2~0 ALU:inst4|Equal2~0clkctrl decode:inst2|pc_JA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.574 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Equal2~0 {} ALU:inst4|Equal2~0clkctrl {} decode:inst2|pc_JA[1] {} } { 0.000ns 0.000ns 2.005ns 1.071ns 1.826ns 1.411ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk3 " "Info: No valid register-to-register data paths exist for clock \"clk3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk4 register ALU:inst4\|constant\[4\] register ALU:inst4\|ALU_result\[31\] 139.55 MHz 7.166 ns Internal " "Info: Clock \"clk4\" has Internal fmax of 139.55 MHz between source register \"ALU:inst4\|constant\[4\]\" and destination register \"ALU:inst4\|ALU_result\[31\]\" (period= 7.166 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.937 ns + Longest register register " "Info: + Longest register to register delay is 6.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst4\|constant\[4\] 1 REG LCFF_X33_Y19_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N9; Fanout = 3; REG Node = 'ALU:inst4\|constant\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst4|constant[4] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.178 ns) 0.775 ns ALU:inst4\|Add0~80 2 COMB LCCOMB_X33_Y19_N6 1 " "Info: 2: + IC(0.597 ns) + CELL(0.178 ns) = 0.775 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 1; COMB Node = 'ALU:inst4\|Add0~80'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ALU:inst4|constant[4] ALU:inst4|Add0~80 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.178 ns) 1.786 ns ALU:inst4\|Add0~81 3 COMB LCCOMB_X33_Y19_N0 2 " "Info: 3: + IC(0.833 ns) + CELL(0.178 ns) = 1.786 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { ALU:inst4|Add0~80 ALU:inst4|Add0~81 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.517 ns) 2.855 ns ALU:inst4\|Add0~106 4 COMB LCCOMB_X33_Y19_N26 2 " "Info: 4: + IC(0.552 ns) + CELL(0.517 ns) = 2.855 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { ALU:inst4|Add0~81 ALU:inst4|Add0~106 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.935 ns ALU:inst4\|Add0~108 5 COMB LCCOMB_X33_Y19_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.935 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~106 ALU:inst4|Add0~108 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.096 ns ALU:inst4\|Add0~110 6 COMB LCCOMB_X33_Y19_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 3.096 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU:inst4|Add0~108 ALU:inst4|Add0~110 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.176 ns ALU:inst4\|Add0~112 7 COMB LCCOMB_X33_Y18_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.176 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~110 ALU:inst4|Add0~112 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.256 ns ALU:inst4\|Add0~114 8 COMB LCCOMB_X33_Y18_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.256 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~112 ALU:inst4|Add0~114 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.336 ns ALU:inst4\|Add0~116 9 COMB LCCOMB_X33_Y18_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.336 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~116'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~114 ALU:inst4|Add0~116 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.416 ns ALU:inst4\|Add0~118 10 COMB LCCOMB_X33_Y18_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.416 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~116 ALU:inst4|Add0~118 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.496 ns ALU:inst4\|Add0~120 11 COMB LCCOMB_X33_Y18_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.496 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~120'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~118 ALU:inst4|Add0~120 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.576 ns ALU:inst4\|Add0~122 12 COMB LCCOMB_X33_Y18_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.576 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~120 ALU:inst4|Add0~122 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.656 ns ALU:inst4\|Add0~124 13 COMB LCCOMB_X33_Y18_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.656 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~124'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~122 ALU:inst4|Add0~124 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.830 ns ALU:inst4\|Add0~126 14 COMB LCCOMB_X33_Y18_N14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 3.830 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~126'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ALU:inst4|Add0~124 ALU:inst4|Add0~126 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.910 ns ALU:inst4\|Add0~128 15 COMB LCCOMB_X33_Y18_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.910 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~128'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~126 ALU:inst4|Add0~128 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.990 ns ALU:inst4\|Add0~130 16 COMB LCCOMB_X33_Y18_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.990 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~130'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~128 ALU:inst4|Add0~130 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.070 ns ALU:inst4\|Add0~132 17 COMB LCCOMB_X33_Y18_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 4.070 ns; Loc. = LCCOMB_X33_Y18_N20; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~132'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~130 ALU:inst4|Add0~132 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.150 ns ALU:inst4\|Add0~134 18 COMB LCCOMB_X33_Y18_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 4.150 ns; Loc. = LCCOMB_X33_Y18_N22; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~132 ALU:inst4|Add0~134 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.230 ns ALU:inst4\|Add0~136 19 COMB LCCOMB_X33_Y18_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 4.230 ns; Loc. = LCCOMB_X33_Y18_N24; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~136'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~134 ALU:inst4|Add0~136 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.310 ns ALU:inst4\|Add0~138 20 COMB LCCOMB_X33_Y18_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 4.310 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~136 ALU:inst4|Add0~138 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.390 ns ALU:inst4\|Add0~140 21 COMB LCCOMB_X33_Y18_N28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.390 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~140'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~138 ALU:inst4|Add0~140 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.551 ns ALU:inst4\|Add0~142 22 COMB LCCOMB_X33_Y18_N30 2 " "Info: 22: + IC(0.000 ns) + CELL(0.161 ns) = 4.551 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~142'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { ALU:inst4|Add0~140 ALU:inst4|Add0~142 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.631 ns ALU:inst4\|Add0~144 23 COMB LCCOMB_X33_Y17_N0 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.631 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~144'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~142 ALU:inst4|Add0~144 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.711 ns ALU:inst4\|Add0~146 24 COMB LCCOMB_X33_Y17_N2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.711 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~146'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~144 ALU:inst4|Add0~146 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.791 ns ALU:inst4\|Add0~148 25 COMB LCCOMB_X33_Y17_N4 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.791 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~148'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~146 ALU:inst4|Add0~148 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.871 ns ALU:inst4\|Add0~150 26 COMB LCCOMB_X33_Y17_N6 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.871 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~150'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~148 ALU:inst4|Add0~150 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.951 ns ALU:inst4\|Add0~152 27 COMB LCCOMB_X33_Y17_N8 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.951 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~152'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~150 ALU:inst4|Add0~152 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.031 ns ALU:inst4\|Add0~154 28 COMB LCCOMB_X33_Y17_N10 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 5.031 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~154'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~152 ALU:inst4|Add0~154 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.111 ns ALU:inst4\|Add0~156 29 COMB LCCOMB_X33_Y17_N12 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 5.111 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'ALU:inst4\|Add0~156'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst4|Add0~154 ALU:inst4|Add0~156 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.285 ns ALU:inst4\|Add0~158 30 COMB LCCOMB_X33_Y17_N14 1 " "Info: 30: + IC(0.000 ns) + CELL(0.174 ns) = 5.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 1; COMB Node = 'ALU:inst4\|Add0~158'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ALU:inst4|Add0~156 ALU:inst4|Add0~158 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.743 ns ALU:inst4\|Add0~159 31 COMB LCCOMB_X33_Y17_N16 1 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 5.743 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 1; COMB Node = 'ALU:inst4\|Add0~159'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst4|Add0~158 ALU:inst4|Add0~159 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.319 ns) 6.369 ns ALU:inst4\|Selector64~0 32 COMB LCCOMB_X33_Y17_N26 1 " "Info: 32: + IC(0.307 ns) + CELL(0.319 ns) = 6.369 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 1; COMB Node = 'ALU:inst4\|Selector64~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { ALU:inst4|Add0~159 ALU:inst4|Selector64~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.841 ns ALU:inst4\|Selector64~1 33 COMB LCCOMB_X33_Y17_N18 1 " "Info: 33: + IC(0.294 ns) + CELL(0.178 ns) = 6.841 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 1; COMB Node = 'ALU:inst4\|Selector64~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { ALU:inst4|Selector64~0 ALU:inst4|Selector64~1 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.937 ns ALU:inst4\|ALU_result\[31\] 34 REG LCFF_X33_Y17_N19 1 " "Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 6.937 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 1; REG Node = 'ALU:inst4\|ALU_result\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst4|Selector64~1 ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 62.76 % ) " "Info: Total cell delay = 4.354 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.583 ns ( 37.24 % ) " "Info: Total interconnect delay = 2.583 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { ALU:inst4|constant[4] ALU:inst4|Add0~80 ALU:inst4|Add0~81 ALU:inst4|Add0~106 ALU:inst4|Add0~108 ALU:inst4|Add0~110 ALU:inst4|Add0~112 ALU:inst4|Add0~114 ALU:inst4|Add0~116 ALU:inst4|Add0~118 ALU:inst4|Add0~120 ALU:inst4|Add0~122 ALU:inst4|Add0~124 ALU:inst4|Add0~126 ALU:inst4|Add0~128 ALU:inst4|Add0~130 ALU:inst4|Add0~132 ALU:inst4|Add0~134 ALU:inst4|Add0~136 ALU:inst4|Add0~138 ALU:inst4|Add0~140 ALU:inst4|Add0~142 ALU:inst4|Add0~144 ALU:inst4|Add0~146 ALU:inst4|Add0~148 ALU:inst4|Add0~150 ALU:inst4|Add0~152 ALU:inst4|Add0~154 ALU:inst4|Add0~156 ALU:inst4|Add0~158 ALU:inst4|Add0~159 ALU:inst4|Selector64~0 ALU:inst4|Selector64~1 ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { ALU:inst4|constant[4] {} ALU:inst4|Add0~80 {} ALU:inst4|Add0~81 {} ALU:inst4|Add0~106 {} ALU:inst4|Add0~108 {} ALU:inst4|Add0~110 {} ALU:inst4|Add0~112 {} ALU:inst4|Add0~114 {} ALU:inst4|Add0~116 {} ALU:inst4|Add0~118 {} ALU:inst4|Add0~120 {} ALU:inst4|Add0~122 {} ALU:inst4|Add0~124 {} ALU:inst4|Add0~126 {} ALU:inst4|Add0~128 {} ALU:inst4|Add0~130 {} ALU:inst4|Add0~132 {} ALU:inst4|Add0~134 {} ALU:inst4|Add0~136 {} ALU:inst4|Add0~138 {} ALU:inst4|Add0~140 {} ALU:inst4|Add0~142 {} ALU:inst4|Add0~144 {} ALU:inst4|Add0~146 {} ALU:inst4|Add0~148 {} ALU:inst4|Add0~150 {} ALU:inst4|Add0~152 {} ALU:inst4|Add0~154 {} ALU:inst4|Add0~156 {} ALU:inst4|Add0~158 {} ALU:inst4|Add0~159 {} ALU:inst4|Selector64~0 {} ALU:inst4|Selector64~1 {} ALU:inst4|ALU_result[31] {} } { 0.000ns 0.597ns 0.833ns 0.552ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.307ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk4 destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk4\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk4 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 1016 1184 -8 "clk4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk4~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk4~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk4 clk4~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 1016 1184 -8 "clk4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns ALU:inst4\|ALU_result\[31\] 3 REG LCFF_X33_Y17_N19 1 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 1; REG Node = 'ALU:inst4\|ALU_result\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk4~clkctrl ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk4 clk4~clkctrl ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|ALU_result[31] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk4 source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clk4\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk4 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 1016 1184 -8 "clk4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk4~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clk4~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk4 clk4~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { -24 1016 1184 -8 "clk4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns ALU:inst4\|constant\[4\] 3 REG LCFF_X33_Y19_N9 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X33_Y19_N9; Fanout = 3; REG Node = 'ALU:inst4\|constant\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk4~clkctrl ALU:inst4|constant[4] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk4 clk4~clkctrl ALU:inst4|constant[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|constant[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk4 clk4~clkctrl ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|ALU_result[31] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk4 clk4~clkctrl ALU:inst4|constant[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|constant[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.937 ns" { ALU:inst4|constant[4] ALU:inst4|Add0~80 ALU:inst4|Add0~81 ALU:inst4|Add0~106 ALU:inst4|Add0~108 ALU:inst4|Add0~110 ALU:inst4|Add0~112 ALU:inst4|Add0~114 ALU:inst4|Add0~116 ALU:inst4|Add0~118 ALU:inst4|Add0~120 ALU:inst4|Add0~122 ALU:inst4|Add0~124 ALU:inst4|Add0~126 ALU:inst4|Add0~128 ALU:inst4|Add0~130 ALU:inst4|Add0~132 ALU:inst4|Add0~134 ALU:inst4|Add0~136 ALU:inst4|Add0~138 ALU:inst4|Add0~140 ALU:inst4|Add0~142 ALU:inst4|Add0~144 ALU:inst4|Add0~146 ALU:inst4|Add0~148 ALU:inst4|Add0~150 ALU:inst4|Add0~152 ALU:inst4|Add0~154 ALU:inst4|Add0~156 ALU:inst4|Add0~158 ALU:inst4|Add0~159 ALU:inst4|Selector64~0 ALU:inst4|Selector64~1 ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.937 ns" { ALU:inst4|constant[4] {} ALU:inst4|Add0~80 {} ALU:inst4|Add0~81 {} ALU:inst4|Add0~106 {} ALU:inst4|Add0~108 {} ALU:inst4|Add0~110 {} ALU:inst4|Add0~112 {} ALU:inst4|Add0~114 {} ALU:inst4|Add0~116 {} ALU:inst4|Add0~118 {} ALU:inst4|Add0~120 {} ALU:inst4|Add0~122 {} ALU:inst4|Add0~124 {} ALU:inst4|Add0~126 {} ALU:inst4|Add0~128 {} ALU:inst4|Add0~130 {} ALU:inst4|Add0~132 {} ALU:inst4|Add0~134 {} ALU:inst4|Add0~136 {} ALU:inst4|Add0~138 {} ALU:inst4|Add0~140 {} ALU:inst4|Add0~142 {} ALU:inst4|Add0~144 {} ALU:inst4|Add0~146 {} ALU:inst4|Add0~148 {} ALU:inst4|Add0~150 {} ALU:inst4|Add0~152 {} ALU:inst4|Add0~154 {} ALU:inst4|Add0~156 {} ALU:inst4|Add0~158 {} ALU:inst4|Add0~159 {} ALU:inst4|Selector64~0 {} ALU:inst4|Selector64~1 {} ALU:inst4|ALU_result[31] {} } { 0.000ns 0.597ns 0.833ns 0.552ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.307ns 0.294ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk4 clk4~clkctrl ALU:inst4|ALU_result[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|ALU_result[31] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk4 clk4~clkctrl ALU:inst4|constant[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk4 {} clk4~combout {} clk4~clkctrl {} ALU:inst4|constant[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk1 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"clk1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "insttruction_memory:inst\|instruction\[11\] decode:inst2\|I_Immediate\[8\] clk1 4.724 ns " "Info: Found hold time violation between source  pin or register \"insttruction_memory:inst\|instruction\[11\]\" and destination pin or register \"decode:inst2\|I_Immediate\[8\]\" for clock \"clk1\" (Hold time is 4.724 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.682 ns + Largest " "Info: + Largest clock skew is 5.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 8.527 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 8.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.879 ns) 3.910 ns insttruction_memory:inst\|instruction\[1\] 2 REG LCFF_X30_Y18_N31 17 " "Info: 2: + IC(2.005 ns) + CELL(0.879 ns) = 3.910 ns; Loc. = LCFF_X30_Y18_N31; Fanout = 17; REG Node = 'insttruction_memory:inst\|instruction\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk1 insttruction_memory:inst|instruction[1] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.178 ns) 5.155 ns ALU:inst4\|Decoder0~0 3 COMB LCCOMB_X31_Y19_N8 3 " "Info: 3: + IC(1.067 ns) + CELL(0.178 ns) = 5.155 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 3; COMB Node = 'ALU:inst4\|Decoder0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 6.968 ns ALU:inst4\|Decoder0~0clkctrl 4 COMB CLKCTRL_G11 9 " "Info: 4: + IC(1.813 ns) + CELL(0.000 ns) = 6.968 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'ALU:inst4\|Decoder0~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.178 ns) 8.527 ns decode:inst2\|I_Immediate\[8\] 5 REG LCCOMB_X30_Y19_N22 5 " "Info: 5: + IC(1.381 ns) + CELL(0.178 ns) = 8.527 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 5; REG Node = 'decode:inst2\|I_Immediate\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 26.52 % ) " "Info: Total cell delay = 2.261 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.266 ns ( 73.48 % ) " "Info: Total interconnect delay = 6.266 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Decoder0~0 {} ALU:inst4|Decoder0~0clkctrl {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.000ns 2.005ns 1.067ns 1.813ns 1.381ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk1~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns insttruction_memory:inst\|instruction\[11\] 3 REG LCFF_X30_Y19_N25 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X30_Y19_N25; Fanout = 1; REG Node = 'insttruction_memory:inst\|instruction\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk1~clkctrl insttruction_memory:inst|instruction[11] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk1 clk1~clkctrl insttruction_memory:inst|instruction[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|instruction[11] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Decoder0~0 {} ALU:inst4|Decoder0~0clkctrl {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.000ns 2.005ns 1.067ns 1.813ns 1.381ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk1 clk1~clkctrl insttruction_memory:inst|instruction[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|instruction[11] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.681 ns - Shortest register register " "Info: - Shortest register to register delay is 0.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns insttruction_memory:inst\|instruction\[11\] 1 REG LCFF_X30_Y19_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y19_N25; Fanout = 1; REG Node = 'insttruction_memory:inst\|instruction\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { insttruction_memory:inst|instruction[11] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.322 ns) 0.681 ns decode:inst2\|I_Immediate\[8\] 2 REG LCCOMB_X30_Y19_N22 5 " "Info: 2: + IC(0.359 ns) + CELL(0.322 ns) = 0.681 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 5; REG Node = 'decode:inst2\|I_Immediate\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { insttruction_memory:inst|instruction[11] decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.322 ns ( 47.28 % ) " "Info: Total cell delay = 0.322 ns ( 47.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.359 ns ( 52.72 % ) " "Info: Total interconnect delay = 0.359 ns ( 52.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { insttruction_memory:inst|instruction[11] decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { insttruction_memory:inst|instruction[11] {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.359ns } { 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Decoder0~0 {} ALU:inst4|Decoder0~0clkctrl {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.000ns 2.005ns 1.067ns 1.813ns 1.381ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk1 clk1~clkctrl insttruction_memory:inst|instruction[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|instruction[11] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { insttruction_memory:inst|instruction[11] decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { insttruction_memory:inst|instruction[11] {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.359ns } { 0.000ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "insttruction_memory:inst\|nextpc\[3\] PCsec\[1\] clk1 6.303 ns register " "Info: tsu for register \"insttruction_memory:inst\|nextpc\[3\]\" (data pin = \"PCsec\[1\]\", clock pin = \"clk1\") is 6.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.185 ns + Longest pin register " "Info: + Longest pin to register delay is 9.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns PCsec\[1\] 1 PIN PIN_F10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_F10; Fanout = 4; PIN Node = 'PCsec\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCsec[1] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 104 40 56 307 "PCsec\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.246 ns) + CELL(0.322 ns) 7.401 ns insttruction_memory:inst\|Add0~4 2 COMB LCCOMB_X29_Y19_N2 2 " "Info: 2: + IC(6.246 ns) + CELL(0.322 ns) = 7.401 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 2; COMB Node = 'insttruction_memory:inst\|Add0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { PCsec[1] insttruction_memory:inst|Add0~4 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.517 ns) 8.471 ns insttruction_memory:inst\|nextpc\[0\]~37 3 COMB LCCOMB_X29_Y19_N22 2 " "Info: 3: + IC(0.553 ns) + CELL(0.517 ns) = 8.471 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'insttruction_memory:inst\|nextpc\[0\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { insttruction_memory:inst|Add0~4 insttruction_memory:inst|nextpc[0]~37 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.551 ns insttruction_memory:inst\|nextpc\[1\]~39 4 COMB LCCOMB_X29_Y19_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.551 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 2; COMB Node = 'insttruction_memory:inst\|nextpc\[1\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { insttruction_memory:inst|nextpc[0]~37 insttruction_memory:inst|nextpc[1]~39 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.631 ns insttruction_memory:inst\|nextpc\[2\]~41 5 COMB LCCOMB_X29_Y19_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.631 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 1; COMB Node = 'insttruction_memory:inst\|nextpc\[2\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.089 ns insttruction_memory:inst\|nextpc\[3\]~42 6 COMB LCCOMB_X29_Y19_N28 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.089 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 1; COMB Node = 'insttruction_memory:inst\|nextpc\[3\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.185 ns insttruction_memory:inst\|nextpc\[3\] 7 REG LCFF_X29_Y19_N29 18 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 9.185 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 18; REG Node = 'insttruction_memory:inst\|nextpc\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.386 ns ( 25.98 % ) " "Info: Total cell delay = 2.386 ns ( 25.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.799 ns ( 74.02 % ) " "Info: Total interconnect delay = 6.799 ns ( 74.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.185 ns" { PCsec[1] insttruction_memory:inst|Add0~4 insttruction_memory:inst|nextpc[0]~37 insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.185 ns" { PCsec[1] {} PCsec[1]~combout {} insttruction_memory:inst|Add0~4 {} insttruction_memory:inst|nextpc[0]~37 {} insttruction_memory:inst|nextpc[1]~39 {} insttruction_memory:inst|nextpc[2]~41 {} insttruction_memory:inst|nextpc[3]~42 {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 6.246ns 0.553ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.833ns 0.322ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk1~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns insttruction_memory:inst\|nextpc\[3\] 3 REG LCFF_X29_Y19_N29 18 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X29_Y19_N29; Fanout = 18; REG Node = 'insttruction_memory:inst\|nextpc\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk1 clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.185 ns" { PCsec[1] insttruction_memory:inst|Add0~4 insttruction_memory:inst|nextpc[0]~37 insttruction_memory:inst|nextpc[1]~39 insttruction_memory:inst|nextpc[2]~41 insttruction_memory:inst|nextpc[3]~42 insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.185 ns" { PCsec[1] {} PCsec[1]~combout {} insttruction_memory:inst|Add0~4 {} insttruction_memory:inst|nextpc[0]~37 {} insttruction_memory:inst|nextpc[1]~39 {} insttruction_memory:inst|nextpc[2]~41 {} insttruction_memory:inst|nextpc[3]~42 {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 6.246ns 0.553ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.833ns 0.322ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk1 clk1~clkctrl insttruction_memory:inst|nextpc[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} insttruction_memory:inst|nextpc[3] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1 immd\[8\] decode:inst2\|I_Immediate\[8\] 14.374 ns register " "Info: tco from clock \"clk1\" to destination pin \"immd\[8\]\" through register \"decode:inst2\|I_Immediate\[8\]\" is 14.374 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 8.527 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to source register is 8.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.879 ns) 3.910 ns insttruction_memory:inst\|instruction\[1\] 2 REG LCFF_X30_Y18_N31 17 " "Info: 2: + IC(2.005 ns) + CELL(0.879 ns) = 3.910 ns; Loc. = LCFF_X30_Y18_N31; Fanout = 17; REG Node = 'insttruction_memory:inst\|instruction\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.884 ns" { clk1 insttruction_memory:inst|instruction[1] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.178 ns) 5.155 ns ALU:inst4\|Decoder0~0 3 COMB LCCOMB_X31_Y19_N8 3 " "Info: 3: + IC(1.067 ns) + CELL(0.178 ns) = 5.155 ns; Loc. = LCCOMB_X31_Y19_N8; Fanout = 3; COMB Node = 'ALU:inst4\|Decoder0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.000 ns) 6.968 ns ALU:inst4\|Decoder0~0clkctrl 4 COMB CLKCTRL_G11 9 " "Info: 4: + IC(1.813 ns) + CELL(0.000 ns) = 6.968 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'ALU:inst4\|Decoder0~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/altera/90/quartus/instruction_memory/ALU.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.178 ns) 8.527 ns decode:inst2\|I_Immediate\[8\] 5 REG LCCOMB_X30_Y19_N22 5 " "Info: 5: + IC(1.381 ns) + CELL(0.178 ns) = 8.527 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 5; REG Node = 'decode:inst2\|I_Immediate\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 26.52 % ) " "Info: Total cell delay = 2.261 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.266 ns ( 73.48 % ) " "Info: Total interconnect delay = 6.266 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Decoder0~0 {} ALU:inst4|Decoder0~0clkctrl {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.000ns 2.005ns 1.067ns 1.813ns 1.381ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.847 ns + Longest register pin " "Info: + Longest register to pin delay is 5.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns decode:inst2\|I_Immediate\[8\] 1 REG LCCOMB_X30_Y19_N22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 5; REG Node = 'decode:inst2\|I_Immediate\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "decode.v" "" { Text "C:/altera/90/quartus/instruction_memory/decode.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.851 ns) + CELL(2.996 ns) 5.847 ns immd\[8\] 2 PIN PIN_F8 0 " "Info: 2: + IC(2.851 ns) + CELL(2.996 ns) = 5.847 ns; Loc. = PIN_F8; Fanout = 0; PIN Node = 'immd\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { decode:inst2|I_Immediate[8] immd[8] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 224 1256 1272 400 "immd\[13..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 51.24 % ) " "Info: Total cell delay = 2.996 ns ( 51.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.851 ns ( 48.76 % ) " "Info: Total interconnect delay = 2.851 ns ( 48.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { decode:inst2|I_Immediate[8] immd[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { decode:inst2|I_Immediate[8] {} immd[8] {} } { 0.000ns 2.851ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.527 ns" { clk1 insttruction_memory:inst|instruction[1] ALU:inst4|Decoder0~0 ALU:inst4|Decoder0~0clkctrl decode:inst2|I_Immediate[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.527 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[1] {} ALU:inst4|Decoder0~0 {} ALU:inst4|Decoder0~0clkctrl {} decode:inst2|I_Immediate[8] {} } { 0.000ns 0.000ns 2.005ns 1.067ns 1.813ns 1.381ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.847 ns" { decode:inst2|I_Immediate[8] immd[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.847 ns" { decode:inst2|I_Immediate[8] {} immd[8] {} } { 0.000ns 2.851ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "insttruction_memory:inst\|instruction\[2\] reset clk1 -3.808 ns register " "Info: th for register \"insttruction_memory:inst\|instruction\[2\]\" (data pin = \"reset\", clock pin = \"clk1\") is -3.808 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 3.633 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 3.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk1 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 -16 0 288 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.005 ns) + CELL(0.602 ns) 3.633 ns insttruction_memory:inst\|instruction\[2\] 2 REG LCFF_X30_Y18_N1 23 " "Info: 2: + IC(2.005 ns) + CELL(0.602 ns) = 3.633 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 23; REG Node = 'insttruction_memory:inst\|instruction\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clk1 insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 44.81 % ) " "Info: Total cell delay = 1.628 ns ( 44.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.005 ns ( 55.19 % ) " "Info: Total interconnect delay = 2.005 ns ( 55.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.633 ns" { clk1 insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.633 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[2] {} } { 0.000ns 0.000ns 2.005ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.727 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns reset 1 PIN PIN_AB13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB13; Fanout = 22; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/altera/90/quartus/instruction_memory/Block2.bdf" { { 120 16 32 288 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.580 ns) 7.727 ns insttruction_memory:inst\|instruction\[2\] 2 REG LCFF_X30_Y18_N1 23 " "Info: 2: + IC(6.284 ns) + CELL(0.580 ns) = 7.727 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 23; REG Node = 'insttruction_memory:inst\|instruction\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { reset insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "insttruction_memory.v" "" { Text "C:/altera/90/quartus/instruction_memory/insttruction_memory.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 18.67 % ) " "Info: Total cell delay = 1.443 ns ( 18.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.284 ns ( 81.33 % ) " "Info: Total interconnect delay = 6.284 ns ( 81.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { reset insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { reset {} reset~combout {} insttruction_memory:inst|instruction[2] {} } { 0.000ns 0.000ns 6.284ns } { 0.000ns 0.863ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.633 ns" { clk1 insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.633 ns" { clk1 {} clk1~combout {} insttruction_memory:inst|instruction[2] {} } { 0.000ns 0.000ns 2.005ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { reset insttruction_memory:inst|instruction[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { reset {} reset~combout {} insttruction_memory:inst|instruction[2] {} } { 0.000ns 0.000ns 6.284ns } { 0.000ns 0.863ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 22:00:58 2023 " "Info: Processing ended: Mon Jun 26 22:00:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
