# Output products list for <ddr2_512M16_mig>
_xmsgs/pn_parser.xmsgs
ddr2_512M16_mig/docs/768c.pdf
ddr2_512M16_mig/docs/adr_cntrl_timing_0.csv
ddr2_512M16_mig/docs/read_data_timing_0.csv
ddr2_512M16_mig/docs/ug086.pdf
ddr2_512M16_mig/docs/write_data_timing_0.csv
ddr2_512M16_mig/docs/xapp454_sp3.url
ddr2_512M16_mig/example_design/datasheet.txt
ddr2_512M16_mig/example_design/log.txt
ddr2_512M16_mig/example_design/mig.prj
ddr2_512M16_mig/example_design/par/compatible_ucf/xc3s700a_fg484.ucf
ddr2_512M16_mig/example_design/par/create_ise.sh
ddr2_512M16_mig/example_design/par/ddr2_512M16_mig.ucf
ddr2_512M16_mig/example_design/par/icon_coregen.xco
ddr2_512M16_mig/example_design/par/ila_coregen.xco
ddr2_512M16_mig/example_design/par/ise_flow.sh
ddr2_512M16_mig/example_design/par/ise_run.txt
ddr2_512M16_mig/example_design/par/makeproj.sh
ddr2_512M16_mig/example_design/par/mem_interface_top.ut
ddr2_512M16_mig/example_design/par/readme.txt
ddr2_512M16_mig/example_design/par/rem_files.sh
ddr2_512M16_mig/example_design/par/set_ise_prop.tcl
ddr2_512M16_mig/example_design/par/vio_coregen.xco
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_addr_gen_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_cal_ctl.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_cal_top.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_clk_dcm.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_cmd_fsm_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_cmp_data_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_controller_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_controller_iobs_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_gen_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_path_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_read_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_read_controller_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_data_write_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_dqs_delay.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_infrastructure.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_infrastructure_top.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_iobs_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_main_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_parameters_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_ram8d_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_s3_dm_iob.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_s3_dq_iob.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_tap_dly.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_test_bench_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_top_0.v
ddr2_512M16_mig/example_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v
ddr2_512M16_mig/example_design/sim/ddr2_model.v
ddr2_512M16_mig/example_design/sim/ddr2_model_parameters.vh
ddr2_512M16_mig/example_design/sim/sim.do
ddr2_512M16_mig/example_design/sim/sim_tb_top.v
ddr2_512M16_mig/example_design/sim/wiredly.v
ddr2_512M16_mig/example_design/synth/ddr2_512M16_mig.lso
ddr2_512M16_mig/example_design/synth/ddr2_512M16_mig.prj
ddr2_512M16_mig/example_design/synth/mem_interface_top_synp.sdc
ddr2_512M16_mig/example_design/synth/script_synp.tcl
ddr2_512M16_mig/user_design/datasheet.txt
ddr2_512M16_mig/user_design/log.txt
ddr2_512M16_mig/user_design/mig.prj
ddr2_512M16_mig/user_design/par/compatible_ucf/xc3s700a_fg484.ucf
ddr2_512M16_mig/user_design/par/create_ise.sh
ddr2_512M16_mig/user_design/par/ddr2_512M16_mig.ucf
ddr2_512M16_mig/user_design/par/icon_coregen.xco
ddr2_512M16_mig/user_design/par/ila_coregen.xco
ddr2_512M16_mig/user_design/par/ise_flow.sh
ddr2_512M16_mig/user_design/par/ise_run.txt
ddr2_512M16_mig/user_design/par/makeproj.sh
ddr2_512M16_mig/user_design/par/mem_interface_top.ut
ddr2_512M16_mig/user_design/par/readme.txt
ddr2_512M16_mig/user_design/par/rem_files.sh
ddr2_512M16_mig/user_design/par/set_ise_prop.tcl
ddr2_512M16_mig/user_design/par/vio_coregen.xco
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_ctl.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_top.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_clk_dcm.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_iobs_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_controller_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_write_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_top.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_iobs_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dm_iob.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_tap_dly.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_top_0.v
ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v
ddr2_512M16_mig/user_design/sim/ddr2_512M16_mig_addr_gen_0.v
ddr2_512M16_mig/user_design/sim/ddr2_512M16_mig_cmd_fsm_0.v
ddr2_512M16_mig/user_design/sim/ddr2_512M16_mig_cmp_data_0.v
ddr2_512M16_mig/user_design/sim/ddr2_512M16_mig_data_gen_0.v
ddr2_512M16_mig/user_design/sim/ddr2_512M16_mig_test_bench_0.v
ddr2_512M16_mig/user_design/sim/ddr2_model.v
ddr2_512M16_mig/user_design/sim/ddr2_model_parameters.vh
ddr2_512M16_mig/user_design/sim/sim.do
ddr2_512M16_mig/user_design/sim/sim_tb_top.v
ddr2_512M16_mig/user_design/sim/wiredly.v
ddr2_512M16_mig/user_design/synth/ddr2_512M16_mig.lso
ddr2_512M16_mig/user_design/synth/ddr2_512M16_mig.prj
ddr2_512M16_mig/user_design/synth/mem_interface_top_synp.sdc
ddr2_512M16_mig/user_design/synth/script_synp.tcl
ddr2_512M16_mig.gise
ddr2_512M16_mig.veo
ddr2_512M16_mig.xco
ddr2_512M16_mig.xise
ddr2_512M16_mig_flist.txt
ddr2_512M16_mig_xmdf.tcl
