<TrID ver="2.00">
	<Info>
		<FileType>Altera Design Library System</FileType>
		<Ext>DLS</Ext>
		<Mime>application/octet-stream</Mime>
		<ExtraInfo>
			<Rem></Rem>
			<RefURL>https://en.wikipedia.org/wiki/Altera</RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>http://mark0.net</Home>
	</Info>
	<General>
		<FileNum>14</FileNum>
		<CheckStrings>True</CheckStrings>
		<Date>
			<Year>2018</Year>
			<Month>9</Month>
			<Day>10</Day>
		</Date>
		<Time>
			<Hour>16</Hour>
			<Min>51</Min>
			<Sec>9</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>444C5320</Bytes>
			<ASCII> D L S</ASCII>
			<Pos>0</Pos>
		</Pattern>
		<Pattern>
			<Bytes>454644</Bytes>
			<ASCII> E F D</ASCII>
			<Pos>27</Pos>
		</Pattern>
		<Pattern>
			<Bytes>444C535F</Bytes>
			<ASCII> D L S _</ASCII>
			<Pos>36</Pos>
		</Pattern>
	</FrontBlock>
	<GlobalStrings>
		<String>.VHD</String>
		<String>VERS</String>
		<String>VHDL</String>
	</GlobalStrings>
</TrID>