srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module design_1_pulse_formatter_0_0 (VERI-9002)
INFO: analyzing module design_1_pulse_formatter_0_0_inv_chain_v2 (VERI-9002)
INFO: analyzing module design_1_pulse_formatter_0_0_pulse_formatter (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
INFO: analyzing module inv_chain_v2 (VERI-9002)
INFO: analyzing module pulse_formatter (VERI-9002)
-- Analyzing VHDL file "c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_pulse_formatter_0_0_inv_chain_v2' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_pulse_formatter_0_0_inv_chain_v2' (VHDL-9006)
INFO: analyzing entity 'design_1_pulse_formatter_0_0_pulse_formatter' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_pulse_formatter_0_0_pulse_formatter' (VHDL-9006)
INFO: analyzing entity 'design_1_pulse_formatter_0_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_pulse_formatter_0_0' (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:design_1_pulse_formatter_0_0
VeriTop library:xil_defaultlib mod:glbl
VeriTop library:xil_defaultlib mod:pulse_formatter
VHDLTop: library:xil_defaultlib entity:design_1_pulse_formatter_0_0 arch:
VHDLTop: library:xil_defaultlib entity:design_1_pulse_formatter_0_0 arch:
END of tops
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.v(18): INFO: compiling module 'design_1_pulse_formatter_0_0_default' (VERI-1018)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.v(427): INFO: compiling module 'glbl_default' (VERI-1018)
C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/pulse_formatter.v(1): INFO: compiling module 'pulse_formatter_default' (VERI-1018)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.vhdl(623): INFO: executing 'design_1_pulse_formatter_0_0_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.vhdl(584): INFO: executing 'design_1_pulse_formatter_0_0_pulse_formatter_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_pulse_formatter_0_0/design_1_pulse_formatter_0_0_sim_netlist.vhdl(17): INFO: executing 'design_1_pulse_formatter_0_0_inv_chain_v2_default(STRUCTURE)' (VHDL-1067)
ModName: inv_chain_v2(N=5)
BaseName inv_chain_v2 has 1 entries
srcscan exits with return value 0
