$date
	Sun Oct 23 07:58:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#244817
b10011 !
1"
#244818
b10011 &
b10011 %
1$
#244819
0"
#244822
b111010 &
b111010 %
#244826
b11101 &
b11101 %
#244830
b1011000 &
b1011000 %
#244834
b101100 &
b101100 %
#244838
b10110 &
b10110 %
#244842
b1011 &
b1011 %
#244846
b100010 &
b100010 %
#244850
b10001 &
b10001 %
#244854
b110100 &
b110100 %
#244858
b11010 &
b11010 %
#244862
b1101 &
b1101 %
#244866
b101000 &
b101000 %
#244870
b10100 &
b10100 %
#244874
b1010 &
b1010 %
#244878
b101 &
b101 %
#244882
b10000 &
b10000 %
#244886
b1000 &
b1000 %
#244890
b100 &
b100 %
#244894
b10 &
b10 %
#244898
b1 &
b1 %
1#
#244902
b0 &
0#
b0 %
0$
#1248708
b1 !
1"
#1248710
b1 &
b1 %
1$
#1248711
0"
#1248714
1#
#1248718
b0 &
0#
b0 %
0$
#2198894
b100 &
b100 %
1$
b100 !
1"
#2198895
0"
#2198898
b10 &
b10 %
#2198902
b1 &
1#
b1 %
#2198906
b0 &
b0 %
0#
0$
#4500012
