Explicit reservation of cache memory in a predictable, preemptive multitasking real-time system