#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 14 03:24:13 2018
# Process ID: 7607
# Current directory: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.runs/synth_1
# Command line: vivado -log rvga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvga_top.tcl
# Log file: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.runs/synth_1/rvga_top.vds
# Journal file: /home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rvga_top.tcl -notrace
Command: synth_design -top rvga_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7630 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.250 ; gain = 65.898 ; free physical = 2006 ; free virtual = 6701
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvga_top' [/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ifetch_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ifetch_stage' (1#1) [/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (2#1) [/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rfetch_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rfetch_stage' (3#1) [/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (4#1) [/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'memory_stage' (5#1) [/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'writeback_stage' [/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'writeback_stage' (6#1) [/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv:3]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/parallels/Desktop/riscv/riscvga/verilog/icache.sv:3]
	Parameter total_size_bytes bound to: 1024 - type: integer 
	Parameter num_sets bound to: 4 - type: integer 
	Parameter line_size_bytes bound to: 16 - type: integer 
	Parameter word_size_bytes bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'icache_datapath' [/home/parallels/Desktop/riscv/riscvga/verilog/icache_datapath.sv:3]
	Parameter total_size_bytes bound to: 1024 - type: integer 
	Parameter num_sets bound to: 4 - type: integer 
	Parameter line_size_bytes bound to: 16 - type: integer 
	Parameter word_size_bytes bound to: 4 - type: integer 
	Parameter lines_per_set bound to: 16 - type: integer 
	Parameter index_bits bound to: 4 - type: integer 
	Parameter offset_bits bound to: 4 - type: integer 
	Parameter valid_bits bound to: 1 - type: integer 
	Parameter data_bits bound to: 32 - type: integer 
	Parameter tag_bits bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'array' [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
	Parameter width bound to: 1 - type: integer 
	Parameter height bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'array' (7#1) [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
INFO: [Synth 8-6157] synthesizing module 'array__parameterized0' [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
	Parameter width bound to: 32 - type: integer 
	Parameter height bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'array__parameterized0' (7#1) [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
INFO: [Synth 8-6157] synthesizing module 'array__parameterized1' [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
	Parameter width bound to: 24 - type: integer 
	Parameter height bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'array__parameterized1' (7#1) [/home/parallels/Desktop/riscv/riscvga/verilog/array.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'icache_datapath' (8#1) [/home/parallels/Desktop/riscv/riscvga/verilog/icache_datapath.sv:3]
INFO: [Synth 8-6157] synthesizing module 'icache_control' [/home/parallels/Desktop/riscv/riscvga/verilog/icache_control.sv:3]
	Parameter num_sets bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/parallels/Desktop/riscv/riscvga/verilog/icache_control.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'icache_control' (9#1) [/home/parallels/Desktop/riscv/riscvga/verilog/icache_control.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'icache' (10#1) [/home/parallels/Desktop/riscv/riscvga/verilog/icache.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dcache' [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:3]
	Parameter total_size_bytes bound to: 1024 - type: integer 
	Parameter num_sets bound to: 4 - type: integer 
	Parameter line_size_bytes bound to: 16 - type: integer 
	Parameter word_size_bytes bound to: 4 - type: integer 
WARNING: [Synth 8-3848] Net dcache_memory_rdata in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:14]
WARNING: [Synth 8-3848] Net dcache_memory_resp in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:17]
WARNING: [Synth 8-3848] Net dcache_dddr_addr in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:19]
WARNING: [Synth 8-3848] Net dcache_dddr_read in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:20]
WARNING: [Synth 8-3848] Net dcache_dddr_write in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:22]
WARNING: [Synth 8-3848] Net dcache_dddr_wdata in module/entity dcache does not have driver. [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (11#1) [/home/parallels/Desktop/riscv/riscvga/verilog/dcache.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rvga_top' (12#1) [/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv:3]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[31]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[30]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[29]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[28]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[27]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[26]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[25]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[24]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[23]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[22]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[21]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[20]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[19]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[18]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[17]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[16]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[15]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[14]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[13]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[12]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[11]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[10]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[9]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[8]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[7]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[6]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[5]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[4]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[3]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[2]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[1]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_rdata[0]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_memory_resp
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[31]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[30]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[29]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[28]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[27]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[26]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[25]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[24]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[23]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[22]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[21]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[20]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[19]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[18]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[17]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[16]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[15]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[14]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[13]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[12]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[11]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[10]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[9]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[8]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[7]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[6]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[5]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[4]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[3]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[2]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[1]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_addr[0]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_read
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_write
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[31]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[30]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[29]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[28]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[27]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[26]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[25]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[24]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[23]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[22]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[21]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[20]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[19]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[18]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[17]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[16]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[15]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[14]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[13]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[12]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[11]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[10]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[9]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[8]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[7]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[6]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[5]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[4]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[3]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[2]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[1]
WARNING: [Synth 8-3331] design dcache has unconnected port dcache_dddr_wdata[0]
WARNING: [Synth 8-3331] design dcache has unconnected port clk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.859 ; gain = 110.508 ; free physical = 2018 ; free virtual = 6713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.859 ; gain = 110.508 ; free physical = 2017 ; free virtual = 6712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.859 ; gain = 110.508 ; free physical = 2017 ; free virtual = 6712
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.srcs/constrs_1/new/zedboard_master.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.srcs/constrs_1/new/zedboard_master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.898 ; gain = 0.000 ; free physical = 1751 ; free virtual = 6446
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1820 ; free virtual = 6515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1820 ; free virtual = 6515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1822 ; free virtual = 6517
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icache_control'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 | 00000000000000000000000000000000
                    miss |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'icache_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1813 ; free virtual = 6509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ifetch_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module icache_datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module icache_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[0].data_array/data_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[1].data_array/data_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[2].data_array/data_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[3].data_array/data_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ifetch/instruction_reg was removed.  [/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv:22]
warning: Removed RAM ic/nolabel_line26/arrays[1].valid_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[1].valid_array/data_reg was removed. 
warning: Removed RAM ic/nolabel_line26/arrays[2].valid_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[2].valid_array/data_reg was removed. 
warning: Removed RAM ic/nolabel_line26/arrays[3].valid_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[3].valid_array/data_reg was removed. 
warning: Removed RAM ic/nolabel_line26/arrays[1].tag_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[1].tag_array/data_reg was removed. 
warning: Removed RAM ic/nolabel_line26/arrays[2].tag_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[2].tag_array/data_reg was removed. 
warning: Removed RAM ic/nolabel_line26/arrays[3].tag_array/data_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element ic/nolabel_line26/arrays[3].tag_array/data_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ifetch/pc_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1802 ; free virtual = 6499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|rvga_top    | ic/nolabel_line26/arrays[0].valid_array/data_reg | Implied   | 16 x 1               | RAM16X1S x 1    | 
|rvga_top    | ic/nolabel_line26/arrays[0].tag_array/data_reg   | Implied   | 16 x 24              | RAM16X1S x 24   | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1673 ; free virtual = 6370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1673 ; free virtual = 6370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                       | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+
|rvga_top    | ic/nolabel_line26/arrays[0].valid_array/data_reg | Implied   | 16 x 1               | RAM16X1S x 1    | 
|rvga_top    | ic/nolabel_line26/arrays[0].tag_array/data_reg   | Implied   | 16 x 24              | RAM16X1S x 24   | 
+------------+--------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1672 ; free virtual = 6369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    10|
|3     |LUT1     |     1|
|4     |LUT2     |     1|
|5     |LUT3     |     1|
|6     |LUT4     |     1|
|7     |LUT6     |     8|
|8     |RAM16X1S |    25|
|9     |FDRE     |    28|
|10    |FDSE     |     4|
|11    |IBUF     |     3|
|12    |OBUF     |    33|
|13    |OBUFT    |    66|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |   182|
|2     |  ic                          |icache                |    31|
|3     |    nolabel_line26            |icache_datapath       |    28|
|4     |      \arrays[0].tag_array    |array__parameterized1 |    24|
|5     |      \arrays[0].valid_array  |array                 |     2|
|6     |    nolabel_line28            |icache_control        |     3|
|7     |  ifetch                      |ifetch_stage          |    48|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1674 ; free virtual = 6371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.898 ; gain = 110.508 ; free physical = 1731 ; free virtual = 6428
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1662.898 ; gain = 482.547 ; free physical = 1740 ; free virtual = 6437
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1662.898 ; gain = 482.648 ; free physical = 1723 ; free virtual = 6420
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.runs/synth_1/rvga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rvga_top_utilization_synth.rpt -pb rvga_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1662.898 ; gain = 0.000 ; free physical = 1723 ; free virtual = 6420
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 03:25:09 2018...
