#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26c3f00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x267a870 .scope module, "tb" "tb" 3 111;
 .timescale -12 -12;
L_0x26c2020 .functor NOT 1, L_0x27063d0, C4<0>, C4<0>, C4<0>;
L_0x26c2a60 .functor XOR 1, L_0x2705ff0, L_0x2706120, C4<0>, C4<0>;
L_0x2676f60 .functor XOR 1, L_0x26c2a60, L_0x2706260, C4<0>, C4<0>;
v0x26f4d50_0 .net *"_ivl_10", 0 0, L_0x2706260;  1 drivers
v0x26f4e50_0 .net *"_ivl_12", 0 0, L_0x2676f60;  1 drivers
v0x26f4f30_0 .net *"_ivl_2", 0 0, L_0x2705f50;  1 drivers
v0x26f4ff0_0 .net *"_ivl_4", 0 0, L_0x2705ff0;  1 drivers
v0x26f50d0_0 .net *"_ivl_6", 0 0, L_0x2706120;  1 drivers
v0x26f5200_0 .net *"_ivl_8", 0 0, L_0x26c2a60;  1 drivers
v0x26f52e0_0 .net "areset", 0 0, L_0x26c22e0;  1 drivers
v0x26f5380_0 .var "clk", 0 0;
v0x26f5420_0 .net "in", 0 0, v0x26f3d00_0;  1 drivers
v0x26f5550_0 .net "out_dut", 0 0, v0x26f4880_0;  1 drivers
v0x26f55f0_0 .net "out_ref", 0 0, L_0x2705dc0;  1 drivers
v0x26f5690_0 .var/2u "stats1", 159 0;
v0x26f5730_0 .var/2u "strobe", 0 0;
v0x26f57f0_0 .net "tb_match", 0 0, L_0x27063d0;  1 drivers
v0x26f5890_0 .net "tb_mismatch", 0 0, L_0x26c2020;  1 drivers
v0x26f5930_0 .net "wavedrom_enable", 0 0, v0x26f3f90_0;  1 drivers
v0x26f5a00_0 .net "wavedrom_title", 511 0, v0x26f4030_0;  1 drivers
L_0x2705f50 .concat [ 1 0 0 0], L_0x2705dc0;
L_0x2705ff0 .concat [ 1 0 0 0], L_0x2705dc0;
L_0x2706120 .concat [ 1 0 0 0], v0x26f4880_0;
L_0x2706260 .concat [ 1 0 0 0], L_0x2705dc0;
L_0x27063d0 .cmp/eeq 1, L_0x2705f50, L_0x2676f60;
S_0x26aa020 .scope module, "good1" "reference_module" 3 152, 3 4 0, S_0x267a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x26d0e60 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x26d0ea0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x26d0ee0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x26d0f20 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x26c7fd0_0 .net *"_ivl_0", 31 0, L_0x26f5c30;  1 drivers
L_0x7f38775ff018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26c82c0_0 .net *"_ivl_3", 29 0, L_0x7f38775ff018;  1 drivers
L_0x7f38775ff060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x26c84b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f38775ff060;  1 drivers
v0x26c1e50_0 .net "areset", 0 0, L_0x26c22e0;  alias, 1 drivers
v0x26c20f0_0 .net "clk", 0 0, v0x26f5380_0;  1 drivers
v0x26c23b0_0 .net "in", 0 0, v0x26f3d00_0;  alias, 1 drivers
v0x26c2bb0_0 .var "next", 1 0;
v0x26f2bc0_0 .net "out", 0 0, L_0x2705dc0;  alias, 1 drivers
v0x26f2c80_0 .var "state", 1 0;
E_0x26a7ba0 .event posedge, v0x26c1e50_0, v0x26c20f0_0;
E_0x26a6ee0 .event anyedge, v0x26f2c80_0, v0x26c23b0_0;
L_0x26f5c30 .concat [ 2 30 0 0], v0x26f2c80_0, L_0x7f38775ff018;
L_0x2705dc0 .cmp/eq 32, L_0x26f5c30, L_0x7f38775ff060;
S_0x26f2e70 .scope module, "stim1" "stimulus_gen" 3 147, 3 33 0, S_0x267a870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x26c22e0 .functor BUFZ 1, v0x26f3e00_0, C4<0>, C4<0>, C4<0>;
v0x26f3b60_0 .net "areset", 0 0, L_0x26c22e0;  alias, 1 drivers
v0x26f3c30_0 .net "clk", 0 0, v0x26f5380_0;  alias, 1 drivers
v0x26f3d00_0 .var "in", 0 0;
v0x26f3e00_0 .var "reset", 0 0;
v0x26f3ea0_0 .net "tb_match", 0 0, L_0x27063d0;  alias, 1 drivers
v0x26f3f90_0 .var "wavedrom_enable", 0 0;
v0x26f4030_0 .var "wavedrom_title", 511 0;
E_0x268b9f0/0 .event negedge, v0x26c20f0_0;
E_0x268b9f0/1 .event posedge, v0x26c20f0_0;
E_0x268b9f0 .event/or E_0x268b9f0/0, E_0x268b9f0/1;
S_0x26f3110 .scope task, "reset_test" "reset_test" 3 43, 3 43 0, S_0x26f2e70;
 .timescale -12 -12;
v0x26f3370_0 .var/2u "arfail", 0 0;
v0x26f3450_0 .var "async", 0 0;
v0x26f3510_0 .var/2u "datafail", 0 0;
v0x26f35b0_0 .var/2u "srfail", 0 0;
E_0x26d5ef0 .event posedge, v0x26c20f0_0;
E_0x26d6210 .event negedge, v0x26c20f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26d5ef0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d5ef0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26d6210;
    %load/vec4 v0x26f3ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26f3510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %wait E_0x26d5ef0;
    %load/vec4 v0x26f3ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26f3370_0, 0, 1;
    %wait E_0x26d5ef0;
    %load/vec4 v0x26f3ea0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26f35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %load/vec4 v0x26f35b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 57 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x26f3370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x26f3450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x26f3510_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x26f3450_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 59 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x26f3670 .scope task, "wavedrom_start" "wavedrom_start" 3 70, 3 70 0, S_0x26f2e70;
 .timescale -12 -12;
v0x26f3870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26f3950 .scope task, "wavedrom_stop" "wavedrom_stop" 3 73, 3 73 0, S_0x26f2e70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26f41f0 .scope module, "top_module1" "top_module" 3 158, 4 1 0, S_0x267a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
enum0x268da20 .enum2/s (32)
   "A" 0,
   "B" 1,
   "C" 2,
   "D" 3
 ;
v0x26f44d0_0 .net "areset", 0 0, L_0x26c22e0;  alias, 1 drivers
v0x26f45e0_0 .net "clk", 0 0, v0x26f5380_0;  alias, 1 drivers
v0x26f46f0_0 .net "in", 0 0, v0x26f3d00_0;  alias, 1 drivers
v0x26f47e0_0 .var "next_state", 1 0;
v0x26f4880_0 .var "out", 0 0;
v0x26f4990_0 .var "state", 1 0;
E_0x26a7830 .event anyedge, v0x26c23b0_0, v0x26f4990_0;
S_0x26f4af0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 166, 3 166 0, S_0x267a870;
 .timescale -12 -12;
E_0x26f4cd0 .event anyedge, v0x26f5730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f5730_0;
    %nor/r;
    %assign/vec4 v0x26f5730_0, 0;
    %wait E_0x26f4cd0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26f2e70;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %wait E_0x26d6210;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3e00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d5ef0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %wait E_0x26d6210;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26f3950;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x268b9f0;
    %vpi_func 3 102 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x26f3d00_0, 0;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x26f3e00_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26aa020;
T_5 ;
Ewait_0 .event/or E_0x26a6ee0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x26f2c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x26c23b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x26c2bb0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x26c23b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0x26c2bb0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x26c23b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x26c2bb0_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x26c23b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0x26c2bb0_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26aa020;
T_6 ;
    %wait E_0x26a7ba0;
    %load/vec4 v0x26c1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26f2c80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x26c2bb0_0;
    %assign/vec4 v0x26f2c80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26f41f0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26f4990_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x26f41f0;
T_8 ;
    %wait E_0x26a7ba0;
    %load/vec4 v0x26f44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26f4990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x26f47e0_0;
    %assign/vec4 v0x26f4990_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26f41f0;
T_9 ;
    %wait E_0x26a7830;
    %load/vec4 v0x26f4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x26f46f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
T_9.6 ;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x26f46f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
T_9.8 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x26f46f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
T_9.10 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x26f46f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26f47e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26f4880_0, 0;
T_9.12 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x267a870;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f5380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f5730_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x267a870;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f5380_0;
    %inv;
    %store/vec4 v0x26f5380_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x267a870;
T_12 ;
    %vpi_call/w 3 139 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 140 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26f3c30_0, v0x26f5890_0, v0x26f5380_0, v0x26f5420_0, v0x26f52e0_0, v0x26f55f0_0, v0x26f5550_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x267a870;
T_13 ;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 176 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 179 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 180 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x267a870;
T_14 ;
    %wait E_0x268b9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f5690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f5690_0, 4, 32;
    %load/vec4 v0x26f57f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 191 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f5690_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f5690_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f5690_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x26f55f0_0;
    %load/vec4 v0x26f55f0_0;
    %load/vec4 v0x26f5550_0;
    %xor;
    %load/vec4 v0x26f55f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 195 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f5690_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x26f5690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f5690_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3/fsm3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/human/fsm3/iter1/response0/top_module.sv";
