<Qucs Library 2.1.0 "IHP_PDK_basic_components">

<Component ntap1>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_ntap1 P1 P2 w="0.78e-6" l="0.78e-6"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_ntap1  gnd P1 P2 w=0.78e-6 l=0.78e-6
X1 P1 P2 ntap1 w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -8 -18 16 36 #000080 2 1 #000080 1 0>
    <Line 0 -30 0 10 #000080 2 1>
    <Line 0 30 0 -10 #000080 2 1>
    <.PortSym 0 30 2 0>
    <.PortSym 0 -30 1 0>
    <.ID 25 -16 ntap1 "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component ptap1>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_ptap1 P1 P2 w="0.78e-6" l="0.78e-6"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_ptap1  gnd P1 P2 w=0.78e-6 l=0.78e-6
X1 P1 P2 ptap1 w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -8 -18 16 36 #000080 2 1 #000080 1 0>
    <Line 0 -30 0 10 #000080 2 1>
    <Line 0 30 0 -10 #000080 2 1>
    <.PortSym 0 30 2 0>
    <.PortSym 0 -30 1 0>
    <.ID 25 -16 ptap1 "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component rhigh>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rhigh P1 P2 bn w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rhigh  gnd P1 P2 bn w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 bn rhigh w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -8 -18 16 36 #000080 2 1 #000080 1 0>
    <Line 0 -30 0 10 #000080 2 1>
    <Line 0 30 0 -10 #000080 2 1>
    <Line -8 0 -22 0 #000080 2 1>
    <.PortSym 0 30 2 0>
    <.PortSym 0 -30 1 0>
    <.PortSym -30 0 3 0>
    <.ID 25 -16 rhigh "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
  </Symbol>
</Component>

<Component rppd>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rppd P1 P2 bn w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rppd  gnd P1 P2 bn w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 bn rppd  w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -8 -18 16 36 #000080 2 1 #000080 1 0>
    <Line 0 -30 0 10 #000080 2 1>
    <Line 0 30 0 -10 #000080 2 1>
    <Line -8 0 -22 0 #000080 2 1>
    <.PortSym 0 30 2 0>
    <.PortSym 0 -30 1 0>
    <.PortSym -30 0 3 0>
    <.ID 25 -1 rppd "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
  </Symbol>
</Component>

<Component rsil>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rsil P1 P2 bn w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rsil  gnd P1 P2 bn w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 bn rsil w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -8 -18 16 36 #000080 2 1 #000080 1 0>
    <Line 0 -30 0 10 #000080 2 1>
    <Line 0 30 0 -10 #000080 2 1>
    <Line -8 0 -22 0 #000080 2 1>
    <.PortSym 0 30 2 0>
    <.PortSym 0 -30 1 0>
    <.PortSym -30 0 3 0>
    <.ID 25 -16 rsil "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
  </Symbol>
</Component>


<Component cap_cmim>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_cap_cmim P1 P2 l="7.0u" w="7.0u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_cap_cmim  gnd P1 P2  l=7.0u w=7.0u
X1 P1 P2 cap_cmim l={l} w={w}
.ENDS
  </Spice>*
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line 0 -5 0 -25 #000080 2 1>
    <Line -11 5 22 0 #000080 4 1>
    <Line -11 -5 22 0 #000080 4 1>
    <Line 0 5 0 25 #000080 2 1>
    <.PortSym 0 -30 1 0>
    <.PortSym 0 30 2 0>
    <Text 10 -20 12 #000000 0 "+">
    <Text 10 0 12 #000000 0 "-">
    <.ID 30 -26 cap_cmim "1=l=7.0u=="  "1=w=7.0u==" > 
  </Symbol>
</Component>

<Component cap_rfcmim>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rfcmim PLUS MINUS bulk l="7.0u" w="7.0u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_cap_rfcmim  gnd PLUS MINUS bulk l=7.0u w=7.0u
X1 PLUS MINUS bulk cap_rfcmim l={l} w={w}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line 0 -5 0 -25 #000080 2 1>
    <Line -11 5 22 0 #000080 4 1>
    <Line -11 -5 22 0 #000080 4 1>
    <Line 0 5 0 25 #000080 2 1>
    <Line -30 0 10 0 #000080 2 1>
    <.PortSym 0 -30 1 0>
    <.PortSym 0 30 2 0>
    <.PortSym -30 0 3 0>
    <Text 10 -20 12 #000000 0 "+">
    <Text 10 0 12 #000000 0 "-">
    <Text -30 10 10 #000000 0 "bulk">
    <.ID 30 -26 cap_rfcmim "1=l=7.0u=="  "1=w=7.0u==" > 
  </Symbol>
</Component>
