{"data": [{"name": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "category": 5}, {"name": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "category": 1}, {"name": "Evaluating Bufferless Flow Control for On-chip Networks", "category": 0}, {"name": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "category": 2}, {"name": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "category": 0}, {"name": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "category": 2}, {"name": "An efficient dynamically reconfigurable on-chip network architecture.", "category": 2}, {"name": "Trace-driven optimization of networks-on-chip configurations.", "category": 1}, {"name": "SigNet - Network-on-chip filtering for coarse vector directories.", "category": 3}, {"name": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "category": 4}, {"name": "Towards scalable, energy-efficient, bus-based on-chip networks.", "category": 5}, {"name": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "category": 0}, {"name": "Evaluating Bufferless Flow Control for On-chip Networks.", "category": 0}, {"name": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "category": 6}, {"name": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "category": 1}, {"name": "Application-aware prioritization mechanisms for on-chip networks.", "category": 6}, {"name": "Low-cost router microarchitecture for on-chip networks.", "category": 4}, {"name": "Best of both worlds - A bus enhanced NoC (BENoC)", "category": 2}, {"name": "Latency criticality aware on-chip communication.", "category": 3}, {"name": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "category": 1}, {"name": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "category": 2}, {"name": "Exploring concentration and channel slicing in on-chip network router", "category": 0}], "links": [{"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Evaluating Bufferless Flow Control for On-chip Networks", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Physical-Aware Link Allocation and Route Assignment for Chip Multiprocessing", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Design of a High-Throughput Distributed Shared-Buffer NoC Router", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "An efficient dynamically reconfigurable on-chip network architecture.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "A multilayer nanophotonic interconnection network for on-chip many-core communications.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Trace-driven optimization of networks-on-chip configurations.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "An efficient dynamically reconfigurable on-chip network architecture.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "SigNet - Network-on-chip filtering for coarse vector directories.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Trace-driven optimization of networks-on-chip configurations.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "SigNet - Network-on-chip filtering for coarse vector directories.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Towards scalable, energy-efficient, bus-based on-chip networks.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Towards scalable, energy-efficient, bus-based on-chip networks.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "target": "Evaluating Bufferless Flow Control for On-chip Networks.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Back Suction - Service Guarantees for Latency-Sensitive On-chip Networks", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Outstanding Research Problems in NoC Design - System, Microarchitecture, and Circuit Perspectives.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Application-aware prioritization mechanisms for on-chip networks.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Low-cost router microarchitecture for on-chip networks.", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Latency criticality aware on-chip communication.", "value": ""}, {"source": "Best of both worlds - A bus enhanced NoC (BENoC)", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "Latency criticality aware on-chip communication.", "target": "Application-aware prioritization mechanisms for on-chip networks.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Asynchronous Bypass Channels - Improving Performance for Multi-synchronous NoCs", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Exploring concentration and channel slicing in on-chip network router", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Power-Efficient and High-Performance Multi-level Hybrid Nanophotonic Interconnect for Multicores", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Towards scalable, energy-efficient, bus-based on-chip networks.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}, {"source": "Exploring concentration and channel slicing in on-chip network router", "target": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "value": ""}, {"source": "Towards scalable, energy-efficient, bus-based on-chip networks.", "target": "Low-cost router microarchitecture for on-chip networks.", "value": ""}]}