{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504014361149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504014361154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:46:00 2017 " "Processing started: Tue Aug 29 15:46:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504014361154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014361154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DRFM -c DRFM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DRFM -c DRFM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014361154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504014361725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504014361725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scaler " "Found entity 1: Scaler" {  } { { "Scaler.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arbiter " "Found entity 1: Arbiter" {  } { { "Arbiter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/NCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Shifter " "Found entity 1: Frequency_Shifter" {  } { { "Frequency_Shifter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Frequency_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/myqsys/synthesis/myqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/myqsys/synthesis/myqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys " "Found entity 1: myQsys" {  } { { "Qsys/myQsys/synthesis/myQsys.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/myQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/myqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/myqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/myqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/myqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/myqsys/synthesis/submodules/myqsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/myqsys/synthesis/submodules/myqsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: myQsys_new_sdram_controller_0_input_efifo_module" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372614 ""} { "Info" "ISGN_ENTITY_NAME" "2 myQsys_new_sdram_controller_0 " "Found entity 2: myQsys_new_sdram_controller_0" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372614 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myQsys_new_sdram_controller_0_test_component.v(236) " "Verilog HDL warning at myQsys_new_sdram_controller_0_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504014372616 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "myQsys_new_sdram_controller_0_test_component.v(237) " "Verilog HDL warning at myQsys_new_sdram_controller_0_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1504014372616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/myqsys/synthesis/submodules/myqsys_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/myqsys/synthesis/submodules/myqsys_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys_new_sdram_controller_0_test_component_ram_module " "Found entity 1: myQsys_new_sdram_controller_0_test_component_ram_module" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372617 ""} { "Info" "ISGN_ENTITY_NAME" "2 myQsys_new_sdram_controller_0_test_component " "Found entity 2: myQsys_new_sdram_controller_0_test_component" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ramramam.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ramramam.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMRAMAM " "Found entity 1: RAMRAMAM" {  } { { "RAM/RAMRAMAM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/RAM/RAMRAMAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtualjtag_mm_write.v 1 1 " "Found 1 design units, including 1 entities, in source file virtualjtag_mm_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 VirtualJTAG_MM_Write " "Found entity 1: VirtualJTAG_MM_Write" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Seven_Seg_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file myqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 myQsys " "Found entity 1: myQsys" {  } { { "myQsys.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/myQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drfm.v 1 1 " "Found 1 design units, including 1 entities, in source file drfm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sine_LUT " "Found entity 1: Sine_LUT" {  } { { "ROM/Sine_LUT.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/ROM/Sine_LUT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready Arbiter.v(43) " "Verilog HDL Implicit Net warning at Arbiter.v(43): created implicit net for \"ready\"" {  } { { "Arbiter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Controller.v(153) " "Verilog HDL Implicit Net warning at Controller.v(153): created implicit net for \"reset\"" {  } { { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372637 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504014372638 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504014372639 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504014372639 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myQsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at myQsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504014372640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504014372695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:my_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:my_PLL\"" {  } { { "DRFM.v" "my_PLL" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:my_PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "altpll_component" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:my_PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:my_PLL\|altpll:altpll_component\"" {  } { { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:my_PLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:my_PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 64 " "Parameter \"clk2_divide_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372761 ""}  } { { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014372761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014372817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:my_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:my_Controller\"" {  } { { "DRFM.v" "my_Controller" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372825 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Read_WriteData Controller.v(53) " "Verilog HDL warning at Controller.v(53): object Read_WriteData used but never assigned" {  } { { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 53 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1504014372826 "|PWM|Controller:my_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Read_WriteData 0 Controller.v(53) " "Net \"Read_WriteData\" at Controller.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1504014372831 "|PWM|Controller:my_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualJTAG_MM_Write Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write " "Elaborating entity \"VirtualJTAG_MM_Write\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\"" {  } { { "Controller.v" "my_VirtualJTAG_MM_Write" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JTAG_Busy VirtualJTAG_MM_Write.v(159) " "Verilog HDL or VHDL warning at VirtualJTAG_MM_Write.v(159): object \"JTAG_Busy\" assigned a value but never read" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504014372849 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TDO VirtualJTAG_MM_Write.v(201) " "Verilog HDL Always Construct warning at VirtualJTAG_MM_Write.v(201): inferring latch(es) for variable \"TDO\", which holds its previous value in one or more paths through the always construct" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 201 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504014372851 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TDO VirtualJTAG_MM_Write.v(201) " "Inferred latch for \"TDO\" at VirtualJTAG_MM_Write.v(201)" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014372859 "|PWM|Controller:my_Controller|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "virtual_jtag_0" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 1 " "Parameter \"sld_ir_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014372899 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014372899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014372928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "altsyncram_component" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\"" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014373785 ""}  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 151 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014373785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgl1 " "Found entity 1: altsyncram_sgl1" {  } { { "db/altsyncram_sgl1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_sgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014373835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014373835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgl1 Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated " "Elaborating entity \"altsyncram_sgl1\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst " "Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|Seven_Seg_Driver:Seven_Seg_Driver_inst\"" {  } { { "VirtualJTAG_MM_Write.v" "Seven_Seg_Driver_inst" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys Controller:my_Controller\|myQsys:my_myQsys " "Elaborating entity \"myQsys\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\"" {  } { { "Controller.v" "my_myQsys" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys_new_sdram_controller_0 Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"myQsys_new_sdram_controller_0\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "myQsys.v" "new_sdram_controller_0" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/myQsys.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myQsys_new_sdram_controller_0_input_efifo_module Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"myQsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|myQsys_new_sdram_controller_0:new_sdram_controller_0\|myQsys_new_sdram_controller_0_input_efifo_module:the_myQsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "the_myQsys_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\"" {  } { { "myQsys.v" "rst_controller" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/myQsys.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Controller:my_Controller\|myQsys:my_myQsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMRAMAM Controller:my_Controller\|RAMRAMAM:my_RAM " "Elaborating entity \"RAMRAMAM\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\"" {  } { { "Controller.v" "my_RAM" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014373990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAMRAMAM.v" "altsyncram_component" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM/RAMRAMAM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374018 ""}  } { { "RAM/RAMRAMAM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/RAM/RAMRAMAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014374018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpn1 " "Found entity 1: altsyncram_tpn1" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_tpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpn1 Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\|altsyncram_tpn1:auto_generated " "Elaborating entity \"altsyncram_tpn1\" for hierarchy \"Controller:my_Controller\|RAMRAMAM:my_RAM\|altsyncram:altsyncram_component\|altsyncram_tpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arbiter Controller:my_Controller\|Arbiter:my_Arbiter " "Elaborating entity \"Arbiter\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\"" {  } { { "Controller.v" "my_Arbiter" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Arbiter.v(63) " "Verilog HDL assignment warning at Arbiter.v(63): truncated value with size 33 to match size of target (32)" {  } { { "Arbiter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504014374087 "|PWM|Controller:my_Controller|Arbiter:my_Arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO " "Elaborating entity \"NCO\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\"" {  } { { "Arbiter.v" "my_NCO" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sine_LUT Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT " "Elaborating entity \"Sine_LUT\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\"" {  } { { "NCO.v" "my_Sine_LUT" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/NCO.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\"" {  } { { "ROM/Sine_LUT.v" "altsyncram_component" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\"" {  } { { "ROM/Sine_LUT.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component " "Instantiated megafunction \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Matlab scripts/sin.mif " "Parameter \"init_file\" = \"./Matlab scripts/sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374147 ""}  } { { "ROM/Sine_LUT.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/ROM/Sine_LUT.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck22 " "Found entity 1: altsyncram_ck22" {  } { { "db/altsyncram_ck22.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_ck22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ck22 Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated " "Elaborating entity \"altsyncram_ck22\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Shifter Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter " "Elaborating entity \"Frequency_Shifter\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\"" {  } { { "Arbiter.v" "my_Frequency_Shifter" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Controller:my_Controller\|Arbiter:my_Arbiter\|Adder:my_Adder " "Elaborating entity \"Adder\" for hierarchy \"Controller:my_Controller\|Arbiter:my_Arbiter\|Adder:my_Adder\"" {  } { { "Arbiter.v" "my_Adder" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Arbiter.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scaler Controller:my_Controller\|Scaler:my_Scaler " "Elaborating entity \"Scaler\" for hierarchy \"Controller:my_Controller\|Scaler:my_Scaler\"" {  } { { "Controller.v" "my_Scaler" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO Controller:my_Controller\|FIFO:my_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\"" {  } { { "Controller.v" "my_FIFO" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO/FIFO.v" "scfifo_component" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014374563 ""}  } { { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014374563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d21 " "Found entity 1: scfifo_8d21" {  } { { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d21 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated " "Elaborating entity \"scfifo_8d21\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fj21 " "Found entity 1: a_dpfifo_fj21" {  } { { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fj21 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo " "Elaborating entity \"a_dpfifo_fj21\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\"" {  } { { "db/scfifo_8d21.tdf" "dpfifo" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7f " "Found entity 1: a_fefifo_t7f" {  } { { "db/a_fefifo_t7f.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_fefifo_t7f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7f Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state " "Elaborating entity \"a_fefifo_t7f\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\"" {  } { { "db/a_dpfifo_fj21.tdf" "fifo_state" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_437.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_437.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_437 " "Found entity 1: cntr_437" {  } { { "db/cntr_437.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_437.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_437 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_437:count_usedw " "Elaborating entity \"cntr_437\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|a_fefifo_t7f:fifo_state\|cntr_437:count_usedw\"" {  } { { "db/a_fefifo_t7f.tdf" "count_usedw" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_fefifo_t7f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2m1 " "Found entity 1: altsyncram_g2m1" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2m1 Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram " "Elaborating entity \"altsyncram_g2m1\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\"" {  } { { "db/a_dpfifo_fj21.tdf" "FIFOram" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2b " "Found entity 1: cntr_o2b" {  } { { "db/cntr_o2b.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_o2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014374843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014374843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2b Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|cntr_o2b:rd_ptr_count " "Elaborating entity \"cntr_o2b\" for hierarchy \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|cntr_o2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_fj21.tdf" "rd_ptr_count" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014374843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6o14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6o14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6o14 " "Found entity 1: altsyncram_6o14" {  } { { "db/altsyncram_6o14.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_6o14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kth " "Found entity 1: cntr_kth" {  } { { "db/cntr_kth.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_kth.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014377976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014377976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014378032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014378032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014378102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014378102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014378159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014378159 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014378540 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504014378722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.29.15:46:23 Progress: Loading sld6e24906c/alt_sld_fab_wrapper_hw.tcl " "2017.08.29.15:46:23 Progress: Loading sld6e24906c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014383624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014385993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014386143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014387903 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504014388749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6e24906c/alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/ip/sld6e24906c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014389451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014389451 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[0\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 40 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[1\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 70 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[2\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 100 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[3\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 130 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[4\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 160 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[5\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 190 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[6\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 220 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[7\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 250 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[8\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 280 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[9\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 310 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[10\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 340 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[11\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 370 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[12\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 400 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[13\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 430 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[14\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 460 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[15\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 490 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[16\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 520 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[17\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 550 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[18\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 580 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[19\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 610 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[20\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 640 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[21\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 670 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[22\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 700 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[23\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 730 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[32\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1000 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[33\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1030 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[34\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1060 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[35\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1090 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[36\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1120 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[37\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1150 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[38\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1180 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[39\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1210 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[40\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1240 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[41\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1270 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[42\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1300 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[43\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1330 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[44\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1360 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[45\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1390 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[46\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1420 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[47\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1450 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[48\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1480 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[49\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1510 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[50\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1540 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[51\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1570 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[52\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1600 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[53\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1630 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[54\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1660 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[55\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1690 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[56\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1720 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[57\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1750 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[58\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1780 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[59\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1810 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[60\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1840 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[61\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1870 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[62\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1900 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[63\] " "Synthesized away node \"Controller:my_Controller\|FIFO:my_FIFO\|scfifo:scfifo_component\|scfifo_8d21:auto_generated\|a_dpfifo_fj21:dpfifo\|altsyncram_g2m1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_g2m1.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/altsyncram_g2m1.tdf" 1930 2 0 } } { "db/a_dpfifo_fj21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/a_dpfifo_fj21.tdf" 43 2 0 } } { "db/scfifo_8d21.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/scfifo_8d21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO/FIFO.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/FIFO/FIFO.v" 81 0 0 } } { "Controller.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Controller.v" 161 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 72 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014390703 "|PWM|Controller:my_Controller|FIFO:my_FIFO|scfifo:scfifo_component|scfifo_8d21:auto_generated|a_dpfifo_fj21:dpfifo|altsyncram_g2m1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1504014390703 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1504014390703 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult0\"" {  } { { "Frequency_Shifter.v" "Mult0" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Frequency_Shifter.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014391990 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|Mult1\"" {  } { { "Frequency_Shifter.v" "Mult1" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Frequency_Shifter.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014391990 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Controller:my_Controller\|Scaler:my_Scaler\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Controller:my_Controller\|Scaler:my_Scaler\|Mult2\"" {  } { { "Scaler.v" "Mult2" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Scaler.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014391990 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1504014391990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0\"" {  } { { "Frequency_Shifter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Frequency_Shifter.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014392040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0 " "Instantiated megafunction \"Controller:my_Controller\|Arbiter:my_Arbiter\|Frequency_Shifter:my_Frequency_Shifter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392041 ""}  } { { "Frequency_Shifter.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Frequency_Shifter.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014392041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgs " "Found entity 1: mult_rgs" {  } { { "db/mult_rgs.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/mult_rgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014392088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014392088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2\"" {  } { { "Scaler.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Scaler.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014392116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2 " "Instantiated megafunction \"Controller:my_Controller\|Scaler:my_Scaler\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 48 " "Parameter \"LPM_WIDTHA\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504014392116 ""}  } { { "Scaler.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Scaler.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504014392116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6os " "Found entity 1: mult_6os" {  } { { "db/mult_6os.tdf" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/mult_6os.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504014392167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014392167 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1504014392543 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "78 " "Ignored 78 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "78 " "Ignored 78 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1504014392658 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1504014392658 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 442 -1 0 } } { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 356 -1 0 } } { "Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys/synthesis/submodules/myQsys_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1504014392668 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1504014392668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Clock_Enable VCC " "Pin \"OP_DRAM_Clock_Enable\" is stuck at VCC" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504014392973 "|PWM|OP_DRAM_Clock_Enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[0\] GND " "Pin \"OP_DRAM_Data_Mask\[0\]\" is stuck at GND" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504014392973 "|PWM|OP_DRAM_Data_Mask[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OP_DRAM_Data_Mask\[1\] GND " "Pin \"OP_DRAM_Data_Mask\[1\]\" is stuck at GND" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504014392973 "|PWM|OP_DRAM_Data_Mask[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504014392973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014393126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1504014394022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/output_files/DRFM.map.smsg " "Generated suppressed messages file C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/output_files/DRFM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014394410 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 443 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 443 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1504014395858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504014395989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504014395989 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504014396620 "|PWM|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1504014396620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4973 " "Implemented 4973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4597 " "Implemented 4597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_RAMS" "246 " "Implemented 246 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1504014396620 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1504014396620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504014396620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504014396682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:46:36 2017 " "Processing ended: Tue Aug 29 15:46:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504014396682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504014396682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504014396682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504014396682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1504014398451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504014398456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:46:37 2017 " "Processing started: Tue Aug 29 15:46:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504014398456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504014398456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DRFM -c DRFM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DRFM -c DRFM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504014398456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504014398576 ""}
{ "Info" "0" "" "Project  = DRFM" {  } {  } 0 0 "Project  = DRFM" 0 0 "Fitter" 0 0 1504014398577 ""}
{ "Info" "0" "" "Revision = DRFM" {  } {  } 0 0 "Revision = DRFM" 0 0 "Fitter" 0 0 1504014398577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1504014398773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504014398774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DRFM 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DRFM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504014398831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504014398878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504014398878 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1504014398952 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 1826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1504014398952 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 64 0 0 " "Implementing clock multiplication of 1, clock division of 64, and phase shift of 0 degrees (0 ps) for PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 1827 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1504014398952 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1504014398952 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated\|ram_block1a0 " "Atom \"Controller:my_Controller\|Arbiter:my_Arbiter\|NCO:my_NCO\|Sine_LUT:my_Sine_LUT\|altsyncram:altsyncram_component\|altsyncram_ck22:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1504014398954 "|PWM|Controller:my_Controller|Arbiter:my_Arbiter|NCO:my_NCO|Sine_LUT:my_Sine_LUT|altsyncram:altsyncram_component|altsyncram_ck22:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1504014398954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504014399202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504014399209 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504014399439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504014399439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 15870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504014399454 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 15872 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504014399454 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 15874 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504014399454 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 15876 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504014399454 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504014399454 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1504014399455 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1504014399455 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1504014399455 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1504014399455 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504014399460 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504014399905 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 114 " "No exact pin location assignment(s) for 1 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1504014400383 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1504014401945 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504014401952 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504014401952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504014401952 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1504014401952 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/myQsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/myQsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504014401990 ""}
{ "Info" "ISTA_SDC_FOUND" "DRFM.sdc " "Reading SDC File: 'DRFM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1504014402007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DRFM.sdc 3 Switch* port " "Ignored filter at DRFM.sdc(3): Switch* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504014402009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DRFM.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at DRFM.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Switch*\] " "set_false_path -to * -from \[get_ports Switch*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504014402009 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504014402009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DRFM.sdc 4 Button* port " "Ignored filter at DRFM.sdc(4): Button* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504014402009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DRFM.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at DRFM.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Button*\] " "set_false_path -to * -from \[get_ports Button*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504014402009 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504014402009 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014402015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014402015 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014402015 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1504014402015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1504014402015 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:my_Controller\|MasterSelect " "Node: Controller:my_Controller\|MasterSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO Controller:my_Controller\|MasterSelect " "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO is being clocked by Controller:my_Controller\|MasterSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504014402039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1504014402039 "|PWM|Controller:my_Controller|MasterSelect"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504014402051 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1504014402051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1504014402108 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1504014402110 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     DRAM_CLK " "  10.000     DRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " "  10.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " "  10.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1280.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] " "1280.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1504014402110 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1504014402110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504014402538 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 81 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504014402538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504014402538 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 81 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504014402538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504014402538 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 81 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504014402538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504014402538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TCK_Sync\[0\] " "Destination node Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TCK_Sync\[0\]" {  } { { "VirtualJTAG_MM_Write.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/VirtualJTAG_MM_Write.v" 219 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 1679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1504014402538 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1504014402538 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 4560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504014402538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504014402539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 10065 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1504014402539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 10089 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1504014402539 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 5455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1504014402539 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1504014402539 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 7597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504014402539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1504014403685 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504014403697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504014403697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504014403711 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504014403750 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1504014403750 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1504014403750 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504014403751 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1504014403773 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1504014404917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504014404928 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "66 Embedded multiplier output " "Packed 66 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504014404928 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504014404928 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1504014404928 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1504014404928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504014404928 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1504014405021 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1504014405021 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1504014405021 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 4 44 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 47 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 39 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 39 13 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504014405022 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1504014405022 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1504014405022 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] Arduino_IO\[2\]~output " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"Arduino_IO\[2\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 43 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1504014405151 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] Arduino_IO\[1\]~output " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Arduino_IO\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 43 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1504014405153 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] SDRAM_Clock~output " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_Clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 43 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1504014405153 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] Arduino_IO\[0\]~output " "PLL \"PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"Arduino_IO\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/db/pll_altpll.v" 46 0 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/PLL/PLL.v" 103 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 43 0 0 } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1504014405153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "osc " "Node \"osc\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "osc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1504014405630 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1504014405630 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504014405630 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1504014405641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504014407854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504014408990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504014409077 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504014416243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504014416243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504014417993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X45_Y11 X55_Y21 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } { { "loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21"} { { 12 { 0 ""} 45 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1504014423179 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504014423179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1504014425158 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1504014425158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504014425158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504014425162 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.97 " "Total time spent on timing analysis during the Fitter is 4.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504014425528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504014425585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504014427386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504014427389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504014429731 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504014432920 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1504014433979 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "28 MAX 10 " "28 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3 V Schmitt Trigger B8 " "Pin reset_n uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[0\] 3.3-V LVTTL Y21 " "Pin BP_DRAM_Data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[0\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[1\] 3.3-V LVTTL Y20 " "Pin BP_DRAM_Data\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[1\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[2\] 3.3-V LVTTL AA22 " "Pin BP_DRAM_Data\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[2\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[3\] 3.3-V LVTTL AA21 " "Pin BP_DRAM_Data\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[3\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[4\] 3.3-V LVTTL Y22 " "Pin BP_DRAM_Data\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[4\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[5\] 3.3-V LVTTL W22 " "Pin BP_DRAM_Data\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[5\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[6\] 3.3-V LVTTL W20 " "Pin BP_DRAM_Data\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[6\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[7\] 3.3-V LVTTL V21 " "Pin BP_DRAM_Data\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[7\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[8\] 3.3-V LVTTL P21 " "Pin BP_DRAM_Data\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[8\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[9\] 3.3-V LVTTL J22 " "Pin BP_DRAM_Data\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[9\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[10\] 3.3-V LVTTL H21 " "Pin BP_DRAM_Data\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[10\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[11\] 3.3-V LVTTL H22 " "Pin BP_DRAM_Data\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[11\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[12\] 3.3-V LVTTL G22 " "Pin BP_DRAM_Data\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[12\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[13\] 3.3-V LVTTL G20 " "Pin BP_DRAM_Data\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[13\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[14\] 3.3-V LVTTL G19 " "Pin BP_DRAM_Data\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[14\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BP_DRAM_Data\[15\] 3.3-V LVTTL F22 " "Pin BP_DRAM_Data\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BP_DRAM_Data[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP_DRAM_Data\[15\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL P11 " "Pin CLK uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "DRFM.v" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/" { { 0 { 0 ""} 0 384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1504014434047 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1504014434047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/output_files/DRFM.fit.smsg " "Generated suppressed messages file C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/output_files/DRFM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504014434616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1515 " "Peak virtual memory: 1515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504014436488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:47:16 2017 " "Processing ended: Tue Aug 29 15:47:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504014436488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504014436488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504014436488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504014436488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504014437938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504014437943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:47:17 2017 " "Processing started: Tue Aug 29 15:47:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504014437943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504014437943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DRFM -c DRFM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DRFM -c DRFM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504014437943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1504014438419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504014441373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504014441522 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys.sopcinfo " "The file, C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/Qsys/myQsys.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1504014441529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504014442623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:47:22 2017 " "Processing ended: Tue Aug 29 15:47:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504014442623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504014442623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504014442623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504014442623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504014443298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504014444171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504014444176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 15:47:23 2017 " "Processing started: Tue Aug 29 15:47:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504014444176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DRFM -c DRFM " "Command: quartus_sta DRFM -c DRFM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1504014444294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014444693 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445126 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504014445256 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1504014445256 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1504014445256 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445256 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/myQsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/myQsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445296 ""}
{ "Info" "ISTA_SDC_FOUND" "DRFM.sdc " "Reading SDC File: 'DRFM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DRFM.sdc 3 Switch* port " "Ignored filter at DRFM.sdc(3): Switch* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DRFM.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at DRFM.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Switch*\] " "set_false_path -to * -from \[get_ports Switch*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504014445318 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DRFM.sdc 4 Button* port " "Ignored filter at DRFM.sdc(4): Button* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DRFM.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at DRFM.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Button*\] " "set_false_path -to * -from \[get_ports Button*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1504014445318 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/DRFM-master/DRFM.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445318 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014445320 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014445320 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{my_PLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -duty_cycle 50.00 -name \{PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\]\} \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1504014445320 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:my_Controller\|MasterSelect " "Node: Controller:my_Controller\|MasterSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO Controller:my_Controller\|MasterSelect " "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO is being clocked by Controller:my_Controller\|MasterSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504014445340 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445340 "|PWM|Controller:my_Controller|MasterSelect"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504014445351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445367 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1504014445370 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504014445387 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1504014445436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.495 " "Worst-case setup slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.495               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740               0.000 DRAM_CLK  " "    3.740               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.156               0.000 altera_reserved_tck  " "   17.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 altera_reserved_tck  " "    0.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.341               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288               0.000 DRAM_CLK  " "    2.288               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.554 " "Worst-case recovery slack is 5.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.554               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    5.554               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.428               0.000 altera_reserved_tck  " "   94.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.967               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altera_reserved_tck  " "    1.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.586 " "Worst-case minimum pulse width slack is 4.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.586               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.586               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 DRAM_CLK  " "    4.918               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    4.918               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.801               0.000 CLK  " "    9.801               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517               0.000 altera_reserved_tck  " "   49.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014445509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445509 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504014445552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014445591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448162 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:my_Controller\|MasterSelect " "Node: Controller:my_Controller\|MasterSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO Controller:my_Controller\|MasterSelect " "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO is being clocked by Controller:my_Controller\|MasterSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504014448437 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448437 "|PWM|Controller:my_Controller|MasterSelect"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504014448446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.230 " "Worst-case setup slack is 1.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    1.230               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.894               0.000 DRAM_CLK  " "    3.894               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.017               0.000 altera_reserved_tck  " "   18.017               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 altera_reserved_tck  " "    0.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.306               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153               0.000 DRAM_CLK  " "    2.153               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.878 " "Worst-case recovery slack is 5.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.878               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    5.878               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.859               0.000 altera_reserved_tck  " "   94.859               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.892 " "Worst-case removal slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.892               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 altera_reserved_tck  " "    1.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.599 " "Worst-case minimum pulse width slack is 4.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.599               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.599               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.882               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    4.882               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 DRAM_CLK  " "    4.918               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 CLK  " "    9.736               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.536               0.000 altera_reserved_tck  " "   49.536               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448564 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504014448606 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:my_Controller\|MasterSelect " "Node: Controller:my_Controller\|MasterSelect was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO Controller:my_Controller\|MasterSelect " "Latch Controller:my_Controller\|VirtualJTAG_MM_Write:my_VirtualJTAG_MM_Write\|TDO is being clocked by Controller:my_Controller\|MasterSelect" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1504014448898 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448898 "|PWM|Controller:my_Controller|MasterSelect"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504014448907 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.861 " "Worst-case setup slack is 3.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.861               0.000 DRAM_CLK  " "    3.861               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.919               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.919               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.468               0.000 altera_reserved_tck  " "   23.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 altera_reserved_tck  " "    0.093               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.149               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832               0.000 DRAM_CLK  " "    1.832               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.975 " "Worst-case recovery slack is 7.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.975               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    7.975               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.206               0.000 altera_reserved_tck  " "   97.206               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.421               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 altera_reserved_tck  " "    0.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.156 " "Worst-case minimum pulse width slack is 1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 DRAM_CLK  " "    1.156               0.000 DRAM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\]  " "    1.156               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.713               0.000 PLL:my_PLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.523               0.000 CLK  " "    9.523               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.377               0.000 altera_reserved_tck  " "   49.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504014448979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014448979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014450416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014450417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504014450515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 15:47:30 2017 " "Processing ended: Tue Aug 29 15:47:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504014450515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504014450515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504014450515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014450515 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus Prime Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504014451256 ""}
