Project Information             e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/21/2002 14:26:32

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


HARDLOGIC


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

hardlogic
      EPF10K70RC240-4      18     25     0    0         0  %    159      4  %

User Pins:                 18     25     0  



Project Information             e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt

** FILE HIERARCHY **



|lpm_add_sub:383|
|lpm_add_sub:383|addcore:adder|
|lpm_add_sub:383|altshift:result_ext_latency_ffs|
|lpm_add_sub:383|altshift:carry_ext_latency_ffs|
|lpm_add_sub:383|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:714|
|lpm_add_sub:714|addcore:adder|
|lpm_add_sub:714|altshift:result_ext_latency_ffs|
|lpm_add_sub:714|altshift:carry_ext_latency_ffs|
|lpm_add_sub:714|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:826|
|lpm_add_sub:826|addcore:adder|
|lpm_add_sub:826|altshift:result_ext_latency_ffs|
|lpm_add_sub:826|altshift:carry_ext_latency_ffs|
|lpm_add_sub:826|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:851|
|lpm_add_sub:851|addcore:adder|
|lpm_add_sub:851|altshift:result_ext_latency_ffs|
|lpm_add_sub:851|altshift:carry_ext_latency_ffs|
|lpm_add_sub:851|altshift:oflow_ext_latency_ffs|


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

***** Logic for device 'hardlogic' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                                d   d                                             d      
                R R R R R R R R   R R R R R R R   R R R R R R R   R R R d d d R a R a   R R R R R R R   R R R R R R     d R R R d a R R  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E a a a E t E t   E E E E E E E   E E E E E E     a E E E a t E E  
                S S S S S S S S G S S S S S S S V S S S S S S S G S S S t t t S a S a V S S S S S S S G S S S S S S   V t S S S t a S S  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E a a a E _ E _ C E E E E E E E N E E E E E E   C a E E E a _ E E  
                R R R R R R R R D R R R R R R R C R R R R R R R D R R R _ _ _ R i R i C R R R R R R R D R R R R R R s C _ R R R _ i R R  
                V V V V V V V V I V V V V V V V I V V V V V V V I V V V i i i V n V n I V V V V V V V I V V V V V V u I i V V V i n V V  
                E E E E E E E E N E E E E E E E N E E E E E E E N E E E n n n E 1 E 1 N E E E E E E E N E E E E E E m N n E E E n 1 E E  
                D D D D D D D D T D D D D D D D T D D D D D D D T D D D 2 3 1 D 1 D 2 T D D D D D D D T D D D D D D 5 T 9 D D D 7 5 D D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
  RESERVED |  6                                                                                                                         175 | RESERVED 
  RESERVED |  7                                                                                                                         174 | sum0 
  RESERVED |  8                                                                                                                         173 | RESERVED 
  RESERVED |  9                                                                                                                         172 | RESERVED 
    GNDINT | 10                                                                                                                         171 | RESERVED 
  RESERVED | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | RESERVED 
  RESERVED | 13                                                                                                                         168 | RESERVED 
  RESERVED | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | RESERVED 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | RESERVED 
  RESERVED | 18                                                                                                                         163 | RESERVED 
  RESERVED | 19                                                                                                                         162 | RESERVED 
  RESERVED | 20                                                                                                                         161 | RESERVED 
  RESERVED | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | RESERVED 
  RESERVED | 23                                                                                                                         158 | RESERVED 
  RESERVED | 24                                                                                                                         157 | sum13 
  RESERVED | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | sum12 
  RESERVED | 28                                                                                                                         153 | sum7 
  RESERVED | 29                                                                                                                         152 | sum11 
      sum8 | 30                                                                                                                         151 | sum15 
     sum14 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | sum1 
      sum2 | 33                                                                                                                         148 | RESERVED 
      sum9 | 34                                                                                                                         147 | RESERVED 
     sum10 | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | done 
  RESERVED | 38                                                                                                                         143 | RESERVED 
  RESERVED | 39                                                                                                                         142 | RESERVED 
  RESERVED | 40                                                                                                                         141 | RESERVED 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | RESERVED 
  RESERVED | 43                                                                                                                         138 | RESERVED 
  RESERVED | 44                                                                                                                         137 | addr0 
  RESERVED | 45                                                                                                                         136 | sum3 
  data_in4 | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | addr4 
      sum6 | 48                                                                                                                         133 | addr1 
     addr3 | 49                                                                                                                         132 | addr2 
      sum4 | 50                                                                                                                         131 | addr7 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | RESERVED 
  RESERVED | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | RESERVED 
  RESERVED | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R R R R R G R R R V s c d G R d V R R R d a d R G d R R R R d R V R R a R R R d R  
                E E E E E E E E N E E E E E E E C E E E E E E E N E E E C t l a N E a C E E E a d a E N a E E E E a E C E E d E E E a E  
                S S S S S S S S D S S S S S S S C S S S S S S S D S S S C a o t D S t C S S S t d t S D t S S S S t S C S S d S S S t S  
                E E E E E E E E I E E E E E E E I E E E E E E E I E E E I r c a I E a I E E E a r a E I a E E E E a E I E E r E E E a E  
                R R R R R R R R N R R R R R R R N R R R R R R R N R R R N t k _ N R _ N R R R _ 5 _ R N _ R R R R _ R N R R 6 R R R _ R  
                V V V V V V V V T V V V V V V V T V V V V V V V T V V V T     i T V i T V V V i   i V T i V V V V i V T V V   V V V i V  
                E E E E E E E E   E E E E E E E   E E E E E E E   E E E       n   E n   E E E n   n E   n E E E E n E   E E   E E E n E  
                D D D D D D D D   D D D D D D D   D D D D D D D   D D D       1   D 0   D D D 1   8 D   6 D D D D 5 D   D D   D D D 1 D  
                                                                              3               4                                     0    
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
E3       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       8/26( 30%)   
E15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
E16      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
E20      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
E22      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       9/26( 34%)   
E24      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
E26      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
F16      5/ 8( 62%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
H1       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
H3       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H5       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       5/26( 19%)   
H6       8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       5/26( 19%)   
H8       8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H10      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H12      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H17      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H18      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
H19      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H20      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H23      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
H24      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
H25      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/26( 30%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            37/183    ( 20%)
Total logic cells used:                        159/3744   (  4%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.36/4    ( 84%)
Total fan-in:                                 535/14976   (  3%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     25
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    159
Total flipflops required:                       59
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                4

Synthesized logic cells:                        18/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   8   0   0   0   0   0   0   0   0   0   0   0   8   8   0   0   0   1   0   8   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     49/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   5   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      5/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      8   0   8   0   8   8   0   8   0   8   0   8   0   0   0   0   8   8   8   8   0   0   1   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    105/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   8   0  16   0   8   8   0   8   0   8   0   8   0   0   8  13   8   8   8   9   0   8   1  16   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    159/0  



Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
  95      -     -    -    25      INPUT                0    0    0    4  data_in0
 210      -     -    -    --      INPUT                0    0    0    3  data_in1
 212      -     -    -    --      INPUT                0    0    0    3  data_in2
 211      -     -    -    --      INPUT                0    0    0    3  data_in3
  46      -     -    H    --      INPUT                0    0    0    3  data_in4
 110      -     -    -    10      INPUT                0    0    0    3  data_in5
 105      -     -    -    15      INPUT                0    0    0    3  data_in6
 184      -     -    -    06      INPUT                0    0    0    3  data_in7
 102      -     -    -    17      INPUT                0    0    0    3  data_in8
 188      -     -    -    10      INPUT                0    0    0    3  data_in9
 119      -     -    -    02      INPUT                0    0    0    3  data_in10
 208      -     -    -    25      INPUT                0    0    0    3  data_in11
 206      -     -    -    24      INPUT                0    0    0    3  data_in12
  92      -     -    -    --      INPUT                0    0    0    3  data_in13
 100      -     -    -    18      INPUT                0    0    0    3  data_in14
 183      -     -    -    05      INPUT                0    0    0    2  data_in15
  90      -     -    -    --      INPUT                0    0    0   21  start


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 137      -     -    H    --     OUTPUT                0    1    0    0  addr0
 133      -     -    H    --     OUTPUT                0    1    0    0  addr1
 132      -     -    H    --     OUTPUT                0    1    0    0  addr2
  49      -     -    H    --     OUTPUT                0    1    0    0  addr3
 134      -     -    H    --     OUTPUT                0    1    0    0  addr4
 101      -     -    -    17     OUTPUT                0    1    0    0  addr5
 115      -     -    -    06     OUTPUT                0    1    0    0  addr6
 131      -     -    H    --     OUTPUT                0    1    0    0  addr7
 144      -     -    F    --     OUTPUT                0    1    0    0  done
 174      -     -    A    --     OUTPUT                0    1    0    0  sum0
 149      -     -    E    --     OUTPUT                0    1    0    0  sum1
  33      -     -    E    --     OUTPUT                0    1    0    0  sum2
 136      -     -    H    --     OUTPUT                0    1    0    0  sum3
  50      -     -    H    --     OUTPUT                0    1    0    0  sum4
 190      -     -    -    11     OUTPUT                0    1    0    0  sum5
  48      -     -    H    --     OUTPUT                0    1    0    0  sum6
 153      -     -    E    --     OUTPUT                0    1    0    0  sum7
  30      -     -    E    --     OUTPUT                0    1    0    0  sum8
  34      -     -    E    --     OUTPUT                0    1    0    0  sum9
  35      -     -    E    --     OUTPUT                0    1    0    0  sum10
 152      -     -    E    --     OUTPUT                0    1    0    0  sum11
 154      -     -    E    --     OUTPUT                0    1    0    0  sum12
 157      -     -    D    --     OUTPUT                0    1    0    0  sum13
  31      -     -    E    --     OUTPUT                0    1    0    0  sum14
 151      -     -    E    --     OUTPUT                0    1    0    0  sum15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      7     -    H    06       AND2                0    3    0    3  |LPM_ADD_SUB:383|addcore:adder|:125
   -      3     -    H    18       AND2                0    2    0    3  |LPM_ADD_SUB:383|addcore:adder|:129
   -      1     -    H    18       AND2                0    4    0    3  |LPM_ADD_SUB:383|addcore:adder|:137
   -      3     -    E    03        OR2                2    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry1
   -      1     -    E    22        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry2
   -      5     -    H    01        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry3
   -      3     -    H    01        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry4
   -      4     -    H    12        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry5
   -      2     -    H    12        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry6
   -      6     -    E    16        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry7
   -      5     -    E    16        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry8
   -      4     -    E    24        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry9
   -      2     -    E    24        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry10
   -      6     -    E    26        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry11
   -      5     -    E    26        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry12
   -      1     -    E    15        OR2                1    2    0    2  |LPM_ADD_SUB:714|addcore:adder|pcarry13
   -      5     -    E    15        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|pcarry14
   -      8     -    E    03        OR2    s           2    1    0    1  |LPM_ADD_SUB:714|addcore:adder|~178~1
   -      5     -    E    22        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:179
   -      1     -    H    01        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:180
   -      6     -    H    01        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:181
   -      1     -    H    12        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:182
   -      5     -    H    12        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:183
   -      3     -    E    16        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:184
   -      7     -    E    16        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:185
   -      1     -    E    24        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:186
   -      5     -    E    24        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:187
   -      2     -    E    26        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:188
   -      7     -    E    26        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:189
   -      8     -    E    22        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:190
   -      3     -    E    15        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:191
   -      7     -    E    15        OR2                1    2    0    1  |LPM_ADD_SUB:714|addcore:adder|:192
   -      1     -    H    03        OR2                0    2    0    1  |LPM_ADD_SUB:851|addcore:adder|pcarry1
   -      2     -    H    03        OR2                0    3    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry2
   -      1     -    H    08        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry3
   -      2     -    H    08        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry4
   -      1     -    H    19        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry5
   -      4     -    H    19        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry6
   -      1     -    H    24        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry7
   -      2     -    H    24        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry8
   -      1     -    H    20        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry9
   -      2     -    H    20        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry10
   -      1     -    H    17        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry11
   -      8     -    H    17        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry12
   -      1     -    H    10        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry13
   -      4     -    H    10        OR2                0    2    0    2  |LPM_ADD_SUB:851|addcore:adder|pcarry14
   -      6     -    F    16       DFFE   +            1    2    1    0  :27
   -      6     -    E    15       DFFE   +            0    3    1    0  :29
   -      2     -    E    15       DFFE   +            0    3    1    0  :31
   -      6     -    E    22       DFFE   +            0    3    1    0  :33
   -      1     -    E    26       DFFE   +            0    3    1    0  :35
   -      3     -    E    26       DFFE   +            0    3    1    0  :37
   -      6     -    E    24       DFFE   +            0    3    1    0  :39
   -      8     -    E    24       DFFE   +            0    3    1    0  :41
   -      1     -    E    16       DFFE   +            0    3    1    0  :43
   -      2     -    E    16       DFFE   +            0    3    1    0  :45
   -      8     -    H    12       DFFE   +            0    3    1    0  :47
   -      6     -    H    12       DFFE   +            0    3    1    0  :49
   -      8     -    H    01       DFFE   +            0    3    1    0  :51
   -      2     -    H    01       DFFE   +            0    3    1    0  :53
   -      2     -    E    22       DFFE   +            0    3    1    0  :55
   -      8     -    E    20       DFFE   +            0    3    1    0  :57
   -      2     -    E    03       DFFE   +            0    3    1    0  :59
   -      2     -    F    16       SOFT    s    r      0    1    0   24  state1~fit~out1 (:61)
   -      1     -    F    16       SOFT    s    r      0    1    0   24  state1~fit~out2 (:61)
   -      4     -    F    16       DFFE   +            1    2    0    2  state1 (:61)
   -      1     -    H    05       SOFT    s    r      0    1    0   24  state0~fit~out1 (:62)
   -      1     -    H    23       SOFT    s    r      0    1    0   23  state0~fit~out2 (:62)
   -      3     -    H    05       DFFE   +            0    2    0    2  state0 (:62)
   -      8     -    E    15       DFFE   +            0    3    0    2  AC15 (:63)
   -      4     -    E    15       DFFE   +            0    3    0    3  AC14 (:64)
   -      4     -    E    22       DFFE   +            0    3    0    3  AC13 (:65)
   -      8     -    E    26       DFFE   +            0    3    0    3  AC12 (:66)
   -      4     -    E    26       DFFE   +            0    3    0    3  AC11 (:67)
   -      7     -    E    24       DFFE   +            0    3    0    3  AC10 (:68)
   -      3     -    E    24       DFFE   +            0    3    0    3  AC9 (:69)
   -      8     -    E    16       DFFE   +            0    3    0    3  AC8 (:70)
   -      4     -    E    16       DFFE   +            0    3    0    3  AC7 (:71)
   -      7     -    H    12       DFFE   +            0    3    0    3  AC6 (:72)
   -      3     -    H    12       DFFE   +            0    3    0    3  AC5 (:73)
   -      7     -    H    01       DFFE   +            0    3    0    3  AC4 (:74)
   -      4     -    H    01       DFFE   +            0    3    0    3  AC3 (:75)
   -      7     -    E    22       DFFE   +            0    3    0    3  AC2 (:76)
   -      1     -    E    03       DFFE   +            0    3    0    2  AC1 (:77)
   -      7     -    E    03       DFFE   +            1    2    0    3  AC0 (:78)
   -      5     -    H    25       DFFE   +            0    4    0    3  COUNT15 (:79)
   -      8     -    H    10       DFFE   +            0    4    0    3  COUNT14 (:80)
   -      5     -    H    10       DFFE   +            0    4    0    3  COUNT13 (:81)
   -      7     -    H    17       DFFE   +            0    4    0    3  COUNT12 (:82)
   -      4     -    H    17       DFFE   +            0    4    0    3  COUNT11 (:83)
   -      8     -    H    20       DFFE   +            0    4    0    3  COUNT10 (:84)
   -      5     -    H    20       DFFE   +            0    4    0    3  COUNT9 (:85)
   -      8     -    H    24       DFFE   +            0    4    0    3  COUNT8 (:86)
   -      5     -    H    24       DFFE   +            0    4    0    3  COUNT7 (:87)
   -      8     -    H    19       DFFE   +            0    4    0    3  COUNT6 (:88)
   -      5     -    H    19       DFFE   +            0    4    0    3  COUNT5 (:89)
   -      8     -    H    08       DFFE   +            0    4    0    3  COUNT4 (:90)
   -      5     -    H    08       DFFE   +            0    4    0    3  COUNT3 (:91)
   -      5     -    H    03       DFFE   +            0    4    0    3  COUNT2 (:92)
   -      8     -    H    03       DFFE   +            0    4    0    4  COUNT1 (:93)
   -      4     -    E    03       DFFE   +            0    4    0    5  COUNT0 (:94)
   -      8     -    H    05       DFFE   +            0    4    1    2  MAR7 (:95)
   -      5     -    H    05       DFFE   +            0    3    1    3  MAR6 (:96)
   -      5     -    H    18       DFFE   +            0    4    1    3  MAR5 (:97)
   -      2     -    H    18       DFFE   +            0    3    1    4  MAR4 (:98)
   -      6     -    H    06       DFFE   +            0    3    1    3  MAR3 (:99)
   -      5     -    H    06       DFFE   +            0    4    1    3  MAR2 (:100)
   -      4     -    H    06       DFFE   +            0    3    1    4  MAR1 (:101)
   -      1     -    H    25       DFFE   +            0    4    1    6  MAR0 (:102)
   -      4     -    H    25        OR2                2    1    0    1  :431
   -      7     -    H    10        OR2                2    1    0    1  :437
   -      3     -    H    10        OR2                2    1    0    1  :443
   -      6     -    H    17        OR2                2    1    0    1  :449
   -      3     -    H    17        OR2                2    1    0    1  :455
   -      7     -    H    20        OR2                2    1    0    1  :461
   -      4     -    H    20        OR2                2    1    0    1  :467
   -      7     -    H    24        OR2                2    1    0    1  :473
   -      4     -    H    24        OR2                2    1    0    1  :479
   -      7     -    H    19        OR2                2    1    0    1  :485
   -      3     -    H    19        OR2                2    1    0    1  :491
   -      7     -    H    08        OR2                2    1    0    1  :497
   -      4     -    H    08        OR2                2    1    0    1  :503
   -      4     -    H    03        OR2                2    1    0    1  :509
   -      7     -    H    03        OR2                2    1    0    1  :515
   -      6     -    E    03        OR2                2    1    0    1  :521
   -      2     -    H    25        OR2        !       0    2    0    2  :747
   -      3     -    E    22        OR2        !       0    2    0   34  :1171
   -      3     -    F    16       AND2    s   !       0    1    0   16  ~1187~1
   -      3     -    H    25        OR2                0    4    0    1  :1568
   -      6     -    H    10        OR2                0    4    0    1  :1580
   -      2     -    H    10        OR2                0    4    0    1  :1592
   -      5     -    H    17        OR2                0    4    0    1  :1604
   -      2     -    H    17        OR2                0    4    0    1  :1616
   -      6     -    H    20        OR2                0    4    0    1  :1628
   -      3     -    H    20        OR2                0    4    0    1  :1640
   -      6     -    H    24        OR2                0    4    0    1  :1652
   -      3     -    H    24        OR2                0    4    0    1  :1664
   -      6     -    H    19        OR2                0    4    0    1  :1676
   -      2     -    H    19        OR2                0    4    0    1  :1688
   -      6     -    H    08        OR2                0    4    0    1  :1700
   -      3     -    H    08        OR2                0    4    0    1  :1712
   -      3     -    H    03        OR2                0    4    0    1  :1724
   -      6     -    H    03        OR2                0    4    0    1  :1736
   -      5     -    E    03        OR2                0    3    0    1  :1748
   -      6     -    H    05        OR2    s           0    4    0    1  ~1768~1
   -      7     -    H    05       AND2    s           0    4    0    1  ~1768~2
   -      4     -    H    05        OR2    s           0    4    0    1  ~1780~1
   -      6     -    H    18        OR2    s           0    4    0    1  ~1792~1
   -      7     -    H    18       AND2    s           0    4    0    1  ~1792~2
   -      4     -    H    18        OR2    s           0    4    0    1  ~1804~1
   -      8     -    H    06        OR2    s           0    4    0    1  ~1816~1
   -      2     -    H    06        OR2    s           0    4    0    1  ~1828~1
   -      3     -    H    06       AND2    s           0    4    0    1  ~1828~2
   -      8     -    H    18        OR2    s           1    3    0    7  ~1840~1
   -      1     -    H    06        OR2    s           0    4    0    1  ~1840~2
   -      8     -    H    25        OR2                1    3    0    1  :1848
   -      7     -    H    25        OR2                0    4    0    1  :1849
   -      6     -    H    25       AND2        !       0    2    0   18  :1880
   -      2     -    H    05        OR2    s           1    3    0    8  ~1886~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
B:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
E:       9/208(  4%)    24/104( 23%)     0/104(  0%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
F:       0/208(  0%)     3/104(  2%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:      10/208(  4%)    33/104( 31%)     0/104(  0%)    1/16(  6%)      9/16( 56%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
16:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
25:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       59         clock


Device-Specific Information:    e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt
hardlogic

** EQUATIONS **

clock    : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
start    : INPUT;

-- Node name is ':78' = 'AC0' 
-- Equation name is 'AC0', location is LC7_E3, type is buried.
AC0      = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ001 =  AC0 & !data_in0 &  _LC1_F16
         # !AC0 &  data_in0 &  _LC1_F16 & !_LC1_H23
         #  AC0 &  _LC1_H23;

-- Node name is ':77' = 'AC1' 
-- Equation name is 'AC1', location is LC1_E3, type is buried.
AC1      = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ002 =  AC1 &  _LC1_F16 & !_LC8_E3
         # !AC1 &  _LC1_F16 & !_LC1_H23 &  _LC8_E3
         #  AC1 &  _LC1_H23;

-- Node name is ':76' = 'AC2' 
-- Equation name is 'AC2', location is LC7_E22, type is buried.
AC2      = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ003 =  _LC1_F16 & !_LC1_H23 &  _LC5_E22
         #  AC2 &  _LC1_H23;

-- Node name is ':75' = 'AC3' 
-- Equation name is 'AC3', location is LC4_H1, type is buried.
AC3      = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ004 =  _LC1_F16 &  _LC1_H1 & !_LC1_H23
         #  AC3 &  _LC1_H23;

-- Node name is ':74' = 'AC4' 
-- Equation name is 'AC4', location is LC7_H1, type is buried.
AC4      = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ005 =  _LC1_F16 & !_LC1_H23 &  _LC6_H1
         #  AC4 &  _LC1_H23;

-- Node name is ':73' = 'AC5' 
-- Equation name is 'AC5', location is LC3_H12, type is buried.
AC5      = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ006 =  _LC1_F16 &  _LC1_H12 & !_LC1_H23
         #  AC5 &  _LC1_H23;

-- Node name is ':72' = 'AC6' 
-- Equation name is 'AC6', location is LC7_H12, type is buried.
AC6      = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_F16 & !_LC1_H5 &  _LC5_H12
         #  AC6 &  _LC1_H5;

-- Node name is ':71' = 'AC7' 
-- Equation name is 'AC7', location is LC4_E16, type is buried.
AC7      = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ008 = !_LC1_H5 &  _LC2_F16 &  _LC3_E16
         #  AC7 &  _LC1_H5;

-- Node name is ':70' = 'AC8' 
-- Equation name is 'AC8', location is LC8_E16, type is buried.
AC8      = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ009 = !_LC1_H5 &  _LC2_F16 &  _LC7_E16
         #  AC8 &  _LC1_H5;

-- Node name is ':69' = 'AC9' 
-- Equation name is 'AC9', location is LC3_E24, type is buried.
AC9      = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_E24 & !_LC1_H5 &  _LC2_F16
         #  AC9 &  _LC1_H5;

-- Node name is ':68' = 'AC10' 
-- Equation name is 'AC10', location is LC7_E24, type is buried.
AC10     = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ011 = !_LC1_H5 &  _LC2_F16 &  _LC5_E24
         #  AC10 &  _LC1_H5;

-- Node name is ':67' = 'AC11' 
-- Equation name is 'AC11', location is LC4_E26, type is buried.
AC11     = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ012 = !_LC1_H5 &  _LC2_E26 &  _LC2_F16
         #  AC11 &  _LC1_H5;

-- Node name is ':66' = 'AC12' 
-- Equation name is 'AC12', location is LC8_E26, type is buried.
AC12     = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ013 = !_LC1_H5 &  _LC2_F16 &  _LC7_E26
         #  AC12 &  _LC1_H5;

-- Node name is ':65' = 'AC13' 
-- Equation name is 'AC13', location is LC4_E22, type is buried.
AC13     = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ014 = !_LC1_H5 &  _LC2_F16 &  _LC8_E22
         #  AC13 &  _LC1_H5;

-- Node name is ':64' = 'AC14' 
-- Equation name is 'AC14', location is LC4_E15, type is buried.
AC14     = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ015 = !_LC1_H5 &  _LC2_F16 &  _LC3_E15
         #  AC14 &  _LC1_H5;

-- Node name is ':63' = 'AC15' 
-- Equation name is 'AC15', location is LC8_E15, type is buried.
AC15     = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ016 = !_LC1_H5 &  _LC2_F16 &  _LC7_E15
         #  AC15 &  _LC1_H5;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is ':94' = 'COUNT0' 
-- Equation name is 'COUNT0', location is LC4_E3, type is buried.
COUNT0   = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ017 =  _LC1_F16 &  _LC5_E3
         # !_LC1_F16 &  _LC1_H23 &  _LC6_E3;

-- Node name is ':93' = 'COUNT1' 
-- Equation name is 'COUNT1', location is LC8_H3, type is buried.
COUNT1   = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ018 =  _LC1_F16 &  _LC6_H3
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H3;

-- Node name is ':92' = 'COUNT2' 
-- Equation name is 'COUNT2', location is LC5_H3, type is buried.
COUNT2   = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ019 =  _LC1_F16 &  _LC3_H3
         # !_LC1_F16 &  _LC1_H23 &  _LC4_H3;

-- Node name is ':91' = 'COUNT3' 
-- Equation name is 'COUNT3', location is LC5_H8, type is buried.
COUNT3   = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ020 =  _LC1_F16 &  _LC3_H8
         # !_LC1_F16 &  _LC1_H23 &  _LC4_H8;

-- Node name is ':90' = 'COUNT4' 
-- Equation name is 'COUNT4', location is LC8_H8, type is buried.
COUNT4   = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ021 =  _LC1_F16 &  _LC6_H8
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H8;

-- Node name is ':89' = 'COUNT5' 
-- Equation name is 'COUNT5', location is LC5_H19, type is buried.
COUNT5   = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ022 =  _LC1_F16 &  _LC2_H19
         # !_LC1_F16 &  _LC1_H23 &  _LC3_H19;

-- Node name is ':88' = 'COUNT6' 
-- Equation name is 'COUNT6', location is LC8_H19, type is buried.
COUNT6   = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ023 =  _LC1_F16 &  _LC6_H19
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H19;

-- Node name is ':87' = 'COUNT7' 
-- Equation name is 'COUNT7', location is LC5_H24, type is buried.
COUNT7   = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ024 =  _LC1_F16 &  _LC3_H24
         # !_LC1_F16 &  _LC1_H23 &  _LC4_H24;

-- Node name is ':86' = 'COUNT8' 
-- Equation name is 'COUNT8', location is LC8_H24, type is buried.
COUNT8   = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ025 =  _LC1_F16 &  _LC6_H24
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H24;

-- Node name is ':85' = 'COUNT9' 
-- Equation name is 'COUNT9', location is LC5_H20, type is buried.
COUNT9   = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ026 =  _LC1_F16 &  _LC3_H20
         # !_LC1_F16 &  _LC1_H23 &  _LC4_H20;

-- Node name is ':84' = 'COUNT10' 
-- Equation name is 'COUNT10', location is LC8_H20, type is buried.
COUNT10  = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ027 =  _LC1_F16 &  _LC6_H20
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H20;

-- Node name is ':83' = 'COUNT11' 
-- Equation name is 'COUNT11', location is LC4_H17, type is buried.
COUNT11  = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ028 =  _LC1_F16 &  _LC2_H17
         # !_LC1_F16 &  _LC1_H23 &  _LC3_H17;

-- Node name is ':82' = 'COUNT12' 
-- Equation name is 'COUNT12', location is LC7_H17, type is buried.
COUNT12  = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ029 =  _LC1_F16 &  _LC5_H17
         # !_LC1_F16 &  _LC1_H23 &  _LC6_H17;

-- Node name is ':81' = 'COUNT13' 
-- Equation name is 'COUNT13', location is LC5_H10, type is buried.
COUNT13  = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ030 =  _LC1_F16 &  _LC2_H10
         # !_LC1_F16 &  _LC1_H23 &  _LC3_H10;

-- Node name is ':80' = 'COUNT14' 
-- Equation name is 'COUNT14', location is LC8_H10, type is buried.
COUNT14  = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ031 =  _LC1_F16 &  _LC6_H10
         # !_LC1_F16 &  _LC1_H23 &  _LC7_H10;

-- Node name is ':79' = 'COUNT15' 
-- Equation name is 'COUNT15', location is LC5_H25, type is buried.
COUNT15  = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ032 =  _LC1_F16 &  _LC3_H25
         # !_LC1_F16 &  _LC1_H23 &  _LC4_H25;

-- Node name is 'done' 
-- Equation name is 'done', type is output 
done     =  _LC6_F16;

-- Node name is ':102' = 'MAR0' 
-- Equation name is 'MAR0', location is LC1_H25, type is buried.
MAR0     = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ033 =  _LC2_F16 &  _LC7_H25
         #  _LC1_H5 &  _LC7_H25
         #  _LC2_F16 &  _LC8_H25
         #  _LC1_H5 &  _LC8_H25;

-- Node name is ':101' = 'MAR1' 
-- Equation name is 'MAR1', location is LC4_H6, type is buried.
MAR1     = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ034 =  _LC1_H6 &  _LC2_F16
         #  _LC1_H5 &  _LC1_H6;

-- Node name is ':100' = 'MAR2' 
-- Equation name is 'MAR2', location is LC5_H6, type is buried.
MAR2     = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ035 =  _LC2_F16 &  _LC2_H6
         #  _LC1_H5 &  _LC2_H6
         #  _LC2_F16 &  _LC3_H6
         #  _LC1_H5 &  _LC3_H6;

-- Node name is ':99' = 'MAR3' 
-- Equation name is 'MAR3', location is LC6_H6, type is buried.
MAR3     = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ036 =  _LC2_F16 &  _LC8_H6
         #  _LC1_H5 &  _LC8_H6;

-- Node name is ':98' = 'MAR4' 
-- Equation name is 'MAR4', location is LC2_H18, type is buried.
MAR4     = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ037 =  _LC2_F16 &  _LC4_H18
         #  _LC1_H5 &  _LC4_H18;

-- Node name is ':97' = 'MAR5' 
-- Equation name is 'MAR5', location is LC5_H18, type is buried.
MAR5     = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ038 =  _LC2_F16 &  _LC6_H18
         #  _LC1_H5 &  _LC6_H18
         #  _LC2_F16 &  _LC7_H18
         #  _LC1_H5 &  _LC7_H18;

-- Node name is ':96' = 'MAR6' 
-- Equation name is 'MAR6', location is LC5_H5, type is buried.
MAR6     = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ039 =  _LC2_F16 &  _LC4_H5
         #  _LC1_H5 &  _LC4_H5;

-- Node name is ':95' = 'MAR7' 
-- Equation name is 'MAR7', location is LC8_H5, type is buried.
MAR7     = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ040 =  _LC2_F16 &  _LC6_H5
         #  _LC1_H5 &  _LC6_H5
         #  _LC2_F16 &  _LC7_H5
         #  _LC1_H5 &  _LC7_H5;

-- Node name is '~62~fit~out1' = 'state0~fit~out1' 
-- Equation name is '~62~fit~out1', location is LC1_H5, type is buried.
-- synthesized logic cell 
_LC1_H5  = LCELL( state0);

-- Node name is '~62~fit~out2' = 'state0~fit~out2' 
-- Equation name is '~62~fit~out2', location is LC1_H23, type is buried.
-- synthesized logic cell 
_LC1_H23 = LCELL( state0);

-- Node name is ':62' = 'state0' 
-- Equation name is 'state0', location is LC3_H5, type is buried.
state0   = DFFE( _EQ041, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ041 = !_LC2_F16 & !state0
         #  _LC2_H5;

-- Node name is '~61~fit~out1' = 'state1~fit~out1' 
-- Equation name is '~61~fit~out1', location is LC2_F16, type is buried.
-- synthesized logic cell 
_LC2_F16 = LCELL( state1);

-- Node name is '~61~fit~out2' = 'state1~fit~out2' 
-- Equation name is '~61~fit~out2', location is LC1_F16, type is buried.
-- synthesized logic cell 
_LC1_F16 = LCELL( state1);

-- Node name is ':61' = 'state1' 
-- Equation name is 'state1', location is LC4_F16, type is buried.
state1   = DFFE( _EQ042, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ042 =  _LC1_H5 &  start & !state1
         #  _LC3_E22 &  state1
         #  _LC1_H5 &  _LC3_E22;

-- Node name is 'sum0' 
-- Equation name is 'sum0', type is output 
sum0     =  _LC2_E3;

-- Node name is 'sum1' 
-- Equation name is 'sum1', type is output 
sum1     =  _LC8_E20;

-- Node name is 'sum2' 
-- Equation name is 'sum2', type is output 
sum2     =  _LC2_E22;

-- Node name is 'sum3' 
-- Equation name is 'sum3', type is output 
sum3     =  _LC2_H1;

-- Node name is 'sum4' 
-- Equation name is 'sum4', type is output 
sum4     =  _LC8_H1;

-- Node name is 'sum5' 
-- Equation name is 'sum5', type is output 
sum5     =  _LC6_H12;

-- Node name is 'sum6' 
-- Equation name is 'sum6', type is output 
sum6     =  _LC8_H12;

-- Node name is 'sum7' 
-- Equation name is 'sum7', type is output 
sum7     =  _LC2_E16;

-- Node name is 'sum8' 
-- Equation name is 'sum8', type is output 
sum8     =  _LC1_E16;

-- Node name is 'sum9' 
-- Equation name is 'sum9', type is output 
sum9     =  _LC8_E24;

-- Node name is 'sum10' 
-- Equation name is 'sum10', type is output 
sum10    =  _LC6_E24;

-- Node name is 'sum11' 
-- Equation name is 'sum11', type is output 
sum11    =  _LC3_E26;

-- Node name is 'sum12' 
-- Equation name is 'sum12', type is output 
sum12    =  _LC1_E26;

-- Node name is 'sum13' 
-- Equation name is 'sum13', type is output 
sum13    =  _LC6_E22;

-- Node name is 'sum14' 
-- Equation name is 'sum14', type is output 
sum14    =  _LC2_E15;

-- Node name is 'sum15' 
-- Equation name is 'sum15', type is output 
sum15    =  _LC6_E15;

-- Node name is '|LPM_ADD_SUB:383|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_H6', type is buried 
_LC7_H6  = LCELL( _EQ043);
  _EQ043 =  MAR0 &  MAR1 &  MAR2;

-- Node name is '|LPM_ADD_SUB:383|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_H18', type is buried 
_LC3_H18 = LCELL( _EQ044);
  _EQ044 =  _LC7_H6 &  MAR3;

-- Node name is '|LPM_ADD_SUB:383|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_H18', type is buried 
_LC1_H18 = LCELL( _EQ045);
  _EQ045 =  _LC7_H6 &  MAR3 &  MAR4 &  MAR5;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = LCELL( _EQ046);
  _EQ046 =  AC1 &  data_in1
         #  AC0 &  AC1 &  data_in0
         #  AC0 &  data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E22', type is buried 
_LC1_E22 = LCELL( _EQ047);
  _EQ047 =  AC2 &  _LC3_E3
         #  data_in2 &  _LC3_E3
         #  AC2 &  data_in2;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_H1', type is buried 
_LC5_H1  = LCELL( _EQ048);
  _EQ048 =  AC3 &  _LC1_E22
         #  data_in3 &  _LC1_E22
         #  AC3 &  data_in3;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_H1', type is buried 
_LC3_H1  = LCELL( _EQ049);
  _EQ049 =  AC4 &  _LC5_H1
         #  data_in4 &  _LC5_H1
         #  AC4 &  data_in4;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_H12', type is buried 
_LC4_H12 = LCELL( _EQ050);
  _EQ050 =  AC5 &  _LC3_H1
         #  data_in5 &  _LC3_H1
         #  AC5 &  data_in5;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H12', type is buried 
_LC2_H12 = LCELL( _EQ051);
  _EQ051 =  AC6 &  _LC4_H12
         #  data_in6 &  _LC4_H12
         #  AC6 &  data_in6;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_E16', type is buried 
_LC6_E16 = LCELL( _EQ052);
  _EQ052 =  AC7 &  _LC2_H12
         #  data_in7 &  _LC2_H12
         #  AC7 &  data_in7;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_E16', type is buried 
_LC5_E16 = LCELL( _EQ053);
  _EQ053 =  AC8 &  _LC6_E16
         #  data_in8 &  _LC6_E16
         #  AC8 &  data_in8;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_E24', type is buried 
_LC4_E24 = LCELL( _EQ054);
  _EQ054 =  AC9 &  _LC5_E16
         #  data_in9 &  _LC5_E16
         #  AC9 &  data_in9;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_E24', type is buried 
_LC2_E24 = LCELL( _EQ055);
  _EQ055 =  AC10 &  _LC4_E24
         #  data_in10 &  _LC4_E24
         #  AC10 &  data_in10;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_E26', type is buried 
_LC6_E26 = LCELL( _EQ056);
  _EQ056 =  AC11 &  _LC2_E24
         #  data_in11 &  _LC2_E24
         #  AC11 &  data_in11;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_E26', type is buried 
_LC5_E26 = LCELL( _EQ057);
  _EQ057 =  AC12 &  _LC6_E26
         #  data_in12 &  _LC6_E26
         #  AC12 &  data_in12;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_E15', type is buried 
_LC1_E15 = LCELL( _EQ058);
  _EQ058 =  AC13 &  _LC5_E26
         #  data_in13 &  _LC5_E26
         #  AC13 &  data_in13;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_E15', type is buried 
_LC5_E15 = LCELL( _EQ059);
  _EQ059 =  AC14 &  _LC1_E15
         #  data_in14 &  _LC1_E15
         #  AC14 &  data_in14;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_E3', type is buried 
-- synthesized logic cell 
_LC8_E3  = LCELL( _EQ060);
  _EQ060 =  AC0 &  data_in0 & !data_in1
         # !AC0 &  data_in1
         # !data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_E22', type is buried 
_LC5_E22 = LCELL( _EQ061);
  _EQ061 =  AC2 &  data_in2 &  _LC3_E3
         # !AC2 & !data_in2 &  _LC3_E3
         #  AC2 & !data_in2 & !_LC3_E3
         # !AC2 &  data_in2 & !_LC3_E3;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_H1', type is buried 
_LC1_H1  = LCELL( _EQ062);
  _EQ062 =  AC3 &  data_in3 &  _LC1_E22
         # !AC3 & !data_in3 &  _LC1_E22
         #  AC3 & !data_in3 & !_LC1_E22
         # !AC3 &  data_in3 & !_LC1_E22;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_H1', type is buried 
_LC6_H1  = LCELL( _EQ063);
  _EQ063 =  AC4 &  data_in4 &  _LC5_H1
         # !AC4 & !data_in4 &  _LC5_H1
         #  AC4 & !data_in4 & !_LC5_H1
         # !AC4 &  data_in4 & !_LC5_H1;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_H12', type is buried 
_LC1_H12 = LCELL( _EQ064);
  _EQ064 =  AC5 &  data_in5 &  _LC3_H1
         # !AC5 & !data_in5 &  _LC3_H1
         #  AC5 & !data_in5 & !_LC3_H1
         # !AC5 &  data_in5 & !_LC3_H1;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_H12', type is buried 
_LC5_H12 = LCELL( _EQ065);
  _EQ065 =  AC6 &  data_in6 &  _LC4_H12
         # !AC6 & !data_in6 &  _LC4_H12
         #  AC6 & !data_in6 & !_LC4_H12
         # !AC6 &  data_in6 & !_LC4_H12;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E16', type is buried 
_LC3_E16 = LCELL( _EQ066);
  _EQ066 =  AC7 &  data_in7 &  _LC2_H12
         # !AC7 & !data_in7 &  _LC2_H12
         #  AC7 & !data_in7 & !_LC2_H12
         # !AC7 &  data_in7 & !_LC2_H12;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_E16', type is buried 
_LC7_E16 = LCELL( _EQ067);
  _EQ067 =  AC8 &  data_in8 &  _LC6_E16
         # !AC8 & !data_in8 &  _LC6_E16
         #  AC8 & !data_in8 & !_LC6_E16
         # !AC8 &  data_in8 & !_LC6_E16;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC1_E24', type is buried 
_LC1_E24 = LCELL( _EQ068);
  _EQ068 =  AC9 &  data_in9 &  _LC5_E16
         # !AC9 & !data_in9 &  _LC5_E16
         #  AC9 & !data_in9 & !_LC5_E16
         # !AC9 &  data_in9 & !_LC5_E16;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC5_E24', type is buried 
_LC5_E24 = LCELL( _EQ069);
  _EQ069 =  AC10 &  data_in10 &  _LC4_E24
         # !AC10 & !data_in10 &  _LC4_E24
         #  AC10 & !data_in10 & !_LC4_E24
         # !AC10 &  data_in10 & !_LC4_E24;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_E26', type is buried 
_LC2_E26 = LCELL( _EQ070);
  _EQ070 =  AC11 &  data_in11 &  _LC2_E24
         # !AC11 & !data_in11 &  _LC2_E24
         #  AC11 & !data_in11 & !_LC2_E24
         # !AC11 &  data_in11 & !_LC2_E24;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_E26', type is buried 
_LC7_E26 = LCELL( _EQ071);
  _EQ071 =  AC12 &  data_in12 &  _LC6_E26
         # !AC12 & !data_in12 &  _LC6_E26
         #  AC12 & !data_in12 & !_LC6_E26
         # !AC12 &  data_in12 & !_LC6_E26;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC8_E22', type is buried 
_LC8_E22 = LCELL( _EQ072);
  _EQ072 =  AC13 &  data_in13 &  _LC5_E26
         # !AC13 & !data_in13 &  _LC5_E26
         #  AC13 & !data_in13 & !_LC5_E26
         # !AC13 &  data_in13 & !_LC5_E26;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_E15', type is buried 
_LC3_E15 = LCELL( _EQ073);
  _EQ073 =  AC14 &  data_in14 &  _LC1_E15
         # !AC14 & !data_in14 &  _LC1_E15
         #  AC14 & !data_in14 & !_LC1_E15
         # !AC14 &  data_in14 & !_LC1_E15;

-- Node name is '|LPM_ADD_SUB:714|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC7_E15', type is buried 
_LC7_E15 = LCELL( _EQ074);
  _EQ074 =  AC15 &  data_in15 &  _LC5_E15
         # !AC15 & !data_in15 &  _LC5_E15
         #  AC15 & !data_in15 & !_LC5_E15
         # !AC15 &  data_in15 & !_LC5_E15;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H3', type is buried 
_LC1_H3  = LCELL( _EQ075);
  _EQ075 =  COUNT0
         #  COUNT1;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H3', type is buried 
_LC2_H3  = LCELL( _EQ076);
  _EQ076 =  COUNT2
         #  COUNT0
         #  COUNT1;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H8', type is buried 
_LC1_H8  = LCELL( _EQ077);
  _EQ077 =  COUNT3
         #  _LC2_H3;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H8', type is buried 
_LC2_H8  = LCELL( _EQ078);
  _EQ078 =  COUNT4
         #  _LC1_H8;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H19', type is buried 
_LC1_H19 = LCELL( _EQ079);
  _EQ079 =  COUNT5
         #  _LC2_H8;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_H19', type is buried 
_LC4_H19 = LCELL( _EQ080);
  _EQ080 =  COUNT6
         #  _LC1_H19;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H24', type is buried 
_LC1_H24 = LCELL( _EQ081);
  _EQ081 =  COUNT7
         #  _LC4_H19;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H24', type is buried 
_LC2_H24 = LCELL( _EQ082);
  _EQ082 =  COUNT8
         #  _LC1_H24;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H20', type is buried 
_LC1_H20 = LCELL( _EQ083);
  _EQ083 =  COUNT9
         #  _LC2_H24;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_H20', type is buried 
_LC2_H20 = LCELL( _EQ084);
  _EQ084 =  COUNT10
         #  _LC1_H20;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H17', type is buried 
_LC1_H17 = LCELL( _EQ085);
  _EQ085 =  COUNT11
         #  _LC2_H20;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_H17', type is buried 
_LC8_H17 = LCELL( _EQ086);
  _EQ086 =  COUNT12
         #  _LC1_H17;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_H10', type is buried 
_LC1_H10 = LCELL( _EQ087);
  _EQ087 =  COUNT13
         #  _LC8_H17;

-- Node name is '|LPM_ADD_SUB:851|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_H10', type is buried 
_LC4_H10 = LCELL( _EQ088);
  _EQ088 =  COUNT14
         #  _LC1_H10;

-- Node name is ':27' 
-- Equation name is '_LC6_F16', type is buried 
_LC6_F16 = DFFE( _EQ089, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ089 =  _LC2_F16 &  _LC6_F16
         #  _LC1_H5 &  _LC2_F16
         #  _LC1_H5 &  _LC6_F16 & !start;

-- Node name is ':29' 
-- Equation name is '_LC6_E15', type is buried 
_LC6_E15 = DFFE( _EQ090, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ090 = !_LC3_F16 &  _LC6_E15
         #  _LC3_E22 &  _LC6_E15
         #  AC15 & !_LC3_E22 &  _LC3_F16;

-- Node name is ':31' 
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = DFFE( _EQ091, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ091 =  AC14 & !_LC3_E22 &  _LC3_F16
         #  _LC2_E15 & !_LC3_F16
         #  _LC2_E15 &  _LC3_E22;

-- Node name is ':33' 
-- Equation name is '_LC6_E22', type is buried 
_LC6_E22 = DFFE( _EQ092, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ092 =  AC13 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC6_E22
         #  _LC3_E22 &  _LC6_E22;

-- Node name is ':35' 
-- Equation name is '_LC1_E26', type is buried 
_LC1_E26 = DFFE( _EQ093, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ093 =  AC12 & !_LC3_E22 &  _LC3_F16
         #  _LC1_E26 & !_LC3_F16
         #  _LC1_E26 &  _LC3_E22;

-- Node name is ':37' 
-- Equation name is '_LC3_E26', type is buried 
_LC3_E26 = DFFE( _EQ094, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ094 =  AC11 & !_LC3_E22 &  _LC3_F16
         #  _LC3_E26 & !_LC3_F16
         #  _LC3_E22 &  _LC3_E26;

-- Node name is ':39' 
-- Equation name is '_LC6_E24', type is buried 
_LC6_E24 = DFFE( _EQ095, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ095 =  AC10 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC6_E24
         #  _LC3_E22 &  _LC6_E24;

-- Node name is ':41' 
-- Equation name is '_LC8_E24', type is buried 
_LC8_E24 = DFFE( _EQ096, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ096 =  AC9 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC8_E24
         #  _LC3_E22 &  _LC8_E24;

-- Node name is ':43' 
-- Equation name is '_LC1_E16', type is buried 
_LC1_E16 = DFFE( _EQ097, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ097 =  AC8 & !_LC3_E22 &  _LC3_F16
         #  _LC1_E16 & !_LC3_F16
         #  _LC1_E16 &  _LC3_E22;

-- Node name is ':45' 
-- Equation name is '_LC2_E16', type is buried 
_LC2_E16 = DFFE( _EQ098, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ098 =  AC7 & !_LC3_E22 &  _LC3_F16
         #  _LC2_E16 & !_LC3_F16
         #  _LC2_E16 &  _LC3_E22;

-- Node name is ':47' 
-- Equation name is '_LC8_H12', type is buried 
_LC8_H12 = DFFE( _EQ099, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ099 =  AC6 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC8_H12
         #  _LC3_E22 &  _LC8_H12;

-- Node name is ':49' 
-- Equation name is '_LC6_H12', type is buried 
_LC6_H12 = DFFE( _EQ100, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ100 =  AC5 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC6_H12
         #  _LC3_E22 &  _LC6_H12;

-- Node name is ':51' 
-- Equation name is '_LC8_H1', type is buried 
_LC8_H1  = DFFE( _EQ101, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ101 =  AC4 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC8_H1
         #  _LC3_E22 &  _LC8_H1;

-- Node name is ':53' 
-- Equation name is '_LC2_H1', type is buried 
_LC2_H1  = DFFE( _EQ102, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ102 =  AC3 & !_LC3_E22 &  _LC3_F16
         #  _LC2_H1 & !_LC3_F16
         #  _LC2_H1 &  _LC3_E22;

-- Node name is ':55' 
-- Equation name is '_LC2_E22', type is buried 
_LC2_E22 = DFFE( _EQ103, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ103 =  AC2 & !_LC3_E22 &  _LC3_F16
         #  _LC2_E22 & !_LC3_F16
         #  _LC2_E22 &  _LC3_E22;

-- Node name is ':57' 
-- Equation name is '_LC8_E20', type is buried 
_LC8_E20 = DFFE( _EQ104, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ104 =  AC1 & !_LC3_E22 &  _LC3_F16
         # !_LC3_F16 &  _LC8_E20
         #  _LC3_E22 &  _LC8_E20;

-- Node name is ':59' 
-- Equation name is '_LC2_E3', type is buried 
_LC2_E3  = DFFE( _EQ105, GLOBAL( clock),  VCC,  VCC,  VCC);
  _EQ105 =  AC0 & !_LC3_E22 &  _LC3_F16
         #  _LC2_E3 & !_LC3_F16
         #  _LC2_E3 &  _LC3_E22;

-- Node name is ':431' 
-- Equation name is '_LC4_H25', type is buried 
_LC4_H25 = LCELL( _EQ106);
  _EQ106 =  COUNT15 & !start
         #  data_in15 &  start;

-- Node name is ':437' 
-- Equation name is '_LC7_H10', type is buried 
_LC7_H10 = LCELL( _EQ107);
  _EQ107 =  COUNT14 & !start
         #  data_in14 &  start;

-- Node name is ':443' 
-- Equation name is '_LC3_H10', type is buried 
_LC3_H10 = LCELL( _EQ108);
  _EQ108 =  COUNT13 & !start
         #  data_in13 &  start;

-- Node name is ':449' 
-- Equation name is '_LC6_H17', type is buried 
_LC6_H17 = LCELL( _EQ109);
  _EQ109 =  COUNT12 & !start
         #  data_in12 &  start;

-- Node name is ':455' 
-- Equation name is '_LC3_H17', type is buried 
_LC3_H17 = LCELL( _EQ110);
  _EQ110 =  COUNT11 & !start
         #  data_in11 &  start;

-- Node name is ':461' 
-- Equation name is '_LC7_H20', type is buried 
_LC7_H20 = LCELL( _EQ111);
  _EQ111 =  COUNT10 & !start
         #  data_in10 &  start;

-- Node name is ':467' 
-- Equation name is '_LC4_H20', type is buried 
_LC4_H20 = LCELL( _EQ112);
  _EQ112 =  COUNT9 & !start
         #  data_in9 &  start;

-- Node name is ':473' 
-- Equation name is '_LC7_H24', type is buried 
_LC7_H24 = LCELL( _EQ113);
  _EQ113 =  COUNT8 & !start
         #  data_in8 &  start;

-- Node name is ':479' 
-- Equation name is '_LC4_H24', type is buried 
_LC4_H24 = LCELL( _EQ114);
  _EQ114 =  COUNT7 & !start
         #  data_in7 &  start;

-- Node name is ':485' 
-- Equation name is '_LC7_H19', type is buried 
_LC7_H19 = LCELL( _EQ115);
  _EQ115 =  COUNT6 & !start
         #  data_in6 &  start;

-- Node name is ':491' 
-- Equation name is '_LC3_H19', type is buried 
_LC3_H19 = LCELL( _EQ116);
  _EQ116 =  COUNT5 & !start
         #  data_in5 &  start;

-- Node name is ':497' 
-- Equation name is '_LC7_H8', type is buried 
_LC7_H8  = LCELL( _EQ117);
  _EQ117 =  COUNT4 & !start
         #  data_in4 &  start;

-- Node name is ':503' 
-- Equation name is '_LC4_H8', type is buried 
_LC4_H8  = LCELL( _EQ118);
  _EQ118 =  COUNT3 & !start
         #  data_in3 &  start;

-- Node name is ':509' 
-- Equation name is '_LC4_H3', type is buried 
_LC4_H3  = LCELL( _EQ119);
  _EQ119 =  COUNT2 & !start
         #  data_in2 &  start;

-- Node name is ':515' 
-- Equation name is '_LC7_H3', type is buried 
_LC7_H3  = LCELL( _EQ120);
  _EQ120 =  COUNT1 & !start
         #  data_in1 &  start;

-- Node name is ':521' 
-- Equation name is '_LC6_E3', type is buried 
_LC6_E3  = LCELL( _EQ121);
  _EQ121 =  COUNT0 & !start
         #  data_in0 &  start;

-- Node name is ':747' 
-- Equation name is '_LC2_H25', type is buried 
!_LC2_H25 = _LC2_H25~NOT;
_LC2_H25~NOT = LCELL( _EQ122);
  _EQ122 =  COUNT15
         #  _LC4_H10;

-- Node name is ':1171' 
-- Equation name is '_LC3_E22', type is buried 
!_LC3_E22 = _LC3_E22~NOT;
_LC3_E22~NOT = LCELL( _EQ123);
  _EQ123 = !_LC1_F16
         #  _LC1_H23;

-- Node name is '~1187~1' 
-- Equation name is '~1187~1', location is LC3_F16, type is buried.
-- synthesized logic cell 
!_LC3_F16 = _LC3_F16~NOT;
_LC3_F16~NOT = LCELL(!_LC2_F16);

-- Node name is ':1568' 
-- Equation name is '_LC3_H25', type is buried 
_LC3_H25 = LCELL( _EQ124);
  _EQ124 =  COUNT15 &  _LC4_H10 & !_LC6_H25
         # !COUNT15 & !_LC4_H10 & !_LC6_H25
         #  COUNT15 & !_LC3_E22;

-- Node name is ':1580' 
-- Equation name is '_LC6_H10', type is buried 
_LC6_H10 = LCELL( _EQ125);
  _EQ125 =  COUNT14 &  _LC1_H10 & !_LC6_H25
         # !COUNT14 & !_LC1_H10 & !_LC6_H25
         #  COUNT14 & !_LC3_E22;

-- Node name is ':1592' 
-- Equation name is '_LC2_H10', type is buried 
_LC2_H10 = LCELL( _EQ126);
  _EQ126 =  COUNT13 & !_LC6_H25 &  _LC8_H17
         # !COUNT13 & !_LC6_H25 & !_LC8_H17
         #  COUNT13 & !_LC3_E22;

-- Node name is ':1604' 
-- Equation name is '_LC5_H17', type is buried 
_LC5_H17 = LCELL( _EQ127);
  _EQ127 =  COUNT12 &  _LC1_H17 & !_LC6_H25
         # !COUNT12 & !_LC1_H17 & !_LC6_H25
         #  COUNT12 & !_LC3_E22;

-- Node name is ':1616' 
-- Equation name is '_LC2_H17', type is buried 
_LC2_H17 = LCELL( _EQ128);
  _EQ128 =  COUNT11 &  _LC2_H20 & !_LC6_H25
         # !COUNT11 & !_LC2_H20 & !_LC6_H25
         #  COUNT11 & !_LC3_E22;

-- Node name is ':1628' 
-- Equation name is '_LC6_H20', type is buried 
_LC6_H20 = LCELL( _EQ129);
  _EQ129 =  COUNT10 &  _LC1_H20 & !_LC6_H25
         # !COUNT10 & !_LC1_H20 & !_LC6_H25
         #  COUNT10 & !_LC3_E22;

-- Node name is ':1640' 
-- Equation name is '_LC3_H20', type is buried 
_LC3_H20 = LCELL( _EQ130);
  _EQ130 =  COUNT9 &  _LC2_H24 & !_LC6_H25
         # !COUNT9 & !_LC2_H24 & !_LC6_H25
         #  COUNT9 & !_LC3_E22;

-- Node name is ':1652' 
-- Equation name is '_LC6_H24', type is buried 
_LC6_H24 = LCELL( _EQ131);
  _EQ131 =  COUNT8 &  _LC1_H24 & !_LC6_H25
         # !COUNT8 & !_LC1_H24 & !_LC6_H25
         #  COUNT8 & !_LC3_E22;

-- Node name is ':1664' 
-- Equation name is '_LC3_H24', type is buried 
_LC3_H24 = LCELL( _EQ132);
  _EQ132 =  COUNT7 &  _LC4_H19 & !_LC6_H25
         # !COUNT7 & !_LC4_H19 & !_LC6_H25
         #  COUNT7 & !_LC3_E22;

-- Node name is ':1676' 
-- Equation name is '_LC6_H19', type is buried 
_LC6_H19 = LCELL( _EQ133);
  _EQ133 =  COUNT6 &  _LC1_H19 & !_LC6_H25
         # !COUNT6 & !_LC1_H19 & !_LC6_H25
         #  COUNT6 & !_LC3_E22;

-- Node name is ':1688' 
-- Equation name is '_LC2_H19', type is buried 
_LC2_H19 = LCELL( _EQ134);
  _EQ134 =  COUNT5 &  _LC2_H8 & !_LC6_H25
         # !COUNT5 & !_LC2_H8 & !_LC6_H25
         #  COUNT5 & !_LC3_E22;

-- Node name is ':1700' 
-- Equation name is '_LC6_H8', type is buried 
_LC6_H8  = LCELL( _EQ135);
  _EQ135 =  COUNT4 &  _LC1_H8 & !_LC6_H25
         # !COUNT4 & !_LC1_H8 & !_LC6_H25
         #  COUNT4 & !_LC3_E22;

-- Node name is ':1712' 
-- Equation name is '_LC3_H8', type is buried 
_LC3_H8  = LCELL( _EQ136);
  _EQ136 =  COUNT3 &  _LC2_H3 & !_LC6_H25
         # !COUNT3 & !_LC2_H3 & !_LC6_H25
         #  COUNT3 & !_LC3_E22;

-- Node name is ':1724' 
-- Equation name is '_LC3_H3', type is buried 
_LC3_H3  = LCELL( _EQ137);
  _EQ137 =  COUNT2 &  _LC1_H3 & !_LC6_H25
         # !COUNT2 & !_LC1_H3 & !_LC6_H25
         #  COUNT2 & !_LC3_E22;

-- Node name is ':1736' 
-- Equation name is '_LC6_H3', type is buried 
_LC6_H3  = LCELL( _EQ138);
  _EQ138 =  COUNT0 &  COUNT1 & !_LC6_H25
         # !COUNT0 & !COUNT1 & !_LC6_H25
         #  COUNT1 & !_LC3_E22;

-- Node name is ':1748' 
-- Equation name is '_LC5_E3', type is buried 
_LC5_E3  = LCELL( _EQ139);
  _EQ139 = !COUNT0 & !_LC6_H25
         #  COUNT0 & !_LC3_E22;

-- Node name is '~1768~1' 
-- Equation name is '~1768~1', location is LC6_H5, type is buried.
-- synthesized logic cell 
_LC6_H5  = LCELL( _EQ140);
  _EQ140 = !MAR6 &  MAR7
         # !_LC1_H18 &  MAR7
         #  _LC2_H5 &  MAR7;

-- Node name is '~1768~2' 
-- Equation name is '~1768~2', location is LC7_H5, type is buried.
-- synthesized logic cell 
_LC7_H5  = LCELL( _EQ141);
  _EQ141 =  _LC1_H18 &  _LC8_H18 &  MAR6 & !MAR7;

-- Node name is '~1780~1' 
-- Equation name is '~1780~1', location is LC4_H5, type is buried.
-- synthesized logic cell 
_LC4_H5  = LCELL( _EQ142);
  _EQ142 = !_LC1_H18 &  MAR6
         #  _LC2_H5 &  MAR6
         #  _LC1_H18 &  _LC8_H18 & !MAR6;

-- Node name is '~1792~1' 
-- Equation name is '~1792~1', location is LC6_H18, type is buried.
-- synthesized logic cell 
_LC6_H18 = LCELL( _EQ143);
  _EQ143 = !MAR4 &  MAR5
         # !_LC3_H18 &  MAR5
         #  _LC2_H5 &  MAR5;

-- Node name is '~1792~2' 
-- Equation name is '~1792~2', location is LC7_H18, type is buried.
-- synthesized logic cell 
_LC7_H18 = LCELL( _EQ144);
  _EQ144 =  _LC3_H18 &  _LC8_H18 &  MAR4 & !MAR5;

-- Node name is '~1804~1' 
-- Equation name is '~1804~1', location is LC4_H18, type is buried.
-- synthesized logic cell 
_LC4_H18 = LCELL( _EQ145);
  _EQ145 = !_LC3_H18 &  MAR4
         #  _LC2_H5 &  MAR4
         #  _LC3_H18 &  _LC8_H18 & !MAR4;

-- Node name is '~1816~1' 
-- Equation name is '~1816~1', location is LC8_H6, type is buried.
-- synthesized logic cell 
_LC8_H6  = LCELL( _EQ146);
  _EQ146 = !_LC7_H6 &  MAR3
         #  _LC2_H5 &  MAR3
         #  _LC7_H6 &  _LC8_H18 & !MAR3;

-- Node name is '~1828~1' 
-- Equation name is '~1828~1', location is LC2_H6, type is buried.
-- synthesized logic cell 
_LC2_H6  = LCELL( _EQ147);
  _EQ147 = !MAR1 &  MAR2
         # !MAR0 &  MAR2
         #  _LC2_H5 &  MAR2;

-- Node name is '~1828~2' 
-- Equation name is '~1828~2', location is LC3_H6, type is buried.
-- synthesized logic cell 
_LC3_H6  = LCELL( _EQ148);
  _EQ148 =  _LC8_H18 &  MAR0 &  MAR1 & !MAR2;

-- Node name is '~1840~1' 
-- Equation name is '~1840~1', location is LC8_H18, type is buried.
-- synthesized logic cell 
_LC8_H18 = LCELL( _EQ149);
  _EQ149 =  _LC1_H5 & !_LC2_F16 &  start
         #  _LC2_F16 & !_LC6_H25
         # !_LC1_H5 & !_LC6_H25;

-- Node name is '~1840~2' 
-- Equation name is '~1840~2', location is LC1_H6, type is buried.
-- synthesized logic cell 
_LC1_H6  = LCELL( _EQ150);
  _EQ150 = !MAR0 &  MAR1
         #  _LC2_H5 &  MAR1
         #  _LC8_H18 &  MAR0 & !MAR1;

-- Node name is ':1848' 
-- Equation name is '_LC8_H25', type is buried 
_LC8_H25 = LCELL( _EQ151);
  _EQ151 =  _LC1_H5 & !_LC2_F16 &  MAR0 & !start
         #  _LC1_H5 & !_LC2_F16 & !MAR0 &  start;

-- Node name is ':1849' 
-- Equation name is '_LC7_H25', type is buried 
_LC7_H25 = LCELL( _EQ152);
  _EQ152 = !_LC1_H5 &  _LC2_F16 & !_LC2_H25 & !MAR0
         # !_LC1_H5 &  _LC2_H25 &  MAR0
         # !_LC1_H5 & !_LC2_F16 &  MAR0
         #  _LC1_H5 &  _LC2_F16 &  MAR0;

-- Node name is ':1880' 
-- Equation name is '_LC6_H25', type is buried 
!_LC6_H25 = _LC6_H25~NOT;
_LC6_H25~NOT = LCELL( _EQ153);
  _EQ153 = !_LC2_H25 &  _LC3_E22;

-- Node name is '~1886~1' 
-- Equation name is '~1886~1', location is LC2_H5, type is buried.
-- synthesized logic cell 
_LC2_H5  = LCELL( _EQ154);
  _EQ154 =  _LC2_F16 &  _LC6_H25
         # !_LC1_H5 &  _LC6_H25
         #  _LC1_H5 & !_LC2_F16 & !start;



Project Information             e:\vhdldesigns\ee231\13hardlogic\hardlogic.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:00
   Fitter                                 00:00:12
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:19


Memory Allocated
-----------------

Peak memory allocated during compilation  = 35,258K
