# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/ALU32Bit/ALU32Bit.srcs/sources_1/new/ALU32Bit.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/Adder/Adder.srcs/sources_1/new/Adder.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/Controller/Controller.srcs/sources_1/new/Controller.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/InstructionMemory/InstructionMemory.srcs/sources_1/new/InstructionMemory.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/Mux32Bit2to1/Mux32Bit2to1.srcs/sources_1/new/Mux32Bit2to1.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/new/Mux5Bit2to1.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/PCAdder/PCAdder.srcs/sources_1/new/PCAdder.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/ShiftLeft2/ShiftLeft2.srcs/sources_1/new/ShiftLeft2.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/SignExtension/SignExtension.srcs/sources_1/new/SignExtension.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/new/Top_Level_Datapath.vhd" \
"../../../../Top_Level_Datapath.srcs/sources_1/imports/Digital_Design_Project/RegisterFile/RegisterFile.srcs/sources_1/new/register_file.vhd" \
"../../../../Top_Level_Datapath.srcs/sim_1/new/Top_Level_Datapath_tb.vhd" \

# Do not sort compile order
nosort
