

================================================================
== Vivado HLS Report for 'hls4ml_hcal'
================================================================
* Date:           Wed Aug 12 00:45:12 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1             |       ?|       ?|    524823|          -|          -|  inf  |    no    |
        | + Loop 1.1          |  400384|  400384|       782|          -|          -|    512|    no    |
        |  ++ Loop 1.1.1      |     780|     780|        26|          -|          -|     30|    no    |
        |   +++ Loop 1.1.1.1  |      24|      24|         4|          -|          -|      6|    no    |
        | + Loop 1.2          |   92178|   92178|        25|          6|          1|  15360|    yes   |
        | + Loop 1.3          |   32256|   32256|        63|          -|          -|    512|    no    |
        |  ++ Loop 1.3.1      |      60|      60|         2|          -|          -|     30|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 6, D = 25, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
	9  / (exitcond1)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (tmp_3)
	4  / (!tmp_3)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	34  / (exitcond_flatten)
	10  / (!exitcond_flatten)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	9  / true
34 --> 
	35  / true
35 --> 
	36  / (!exitcond4)
	2  / (exitcond4)
36 --> 
	37  / true
37 --> 
	38  / (!exitcond)
	35  / (exitcond)
38 --> 
	37  / true

* FSM state operations: 

 <State 1> : 1.28ns
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i8"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %id), !map !127"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_V_data_V), !map !133"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_dest_V), !map !137"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !141"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_id_V), !map !145"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_keep_V), !map !149"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_data_V), !map !153"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_dest_V), !map !157"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !161"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_id_V), !map !165"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_keep_V), !map !169"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @hls4ml_hcal_str) nounwind"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%id_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %id)"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_buf_0_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_buf_1_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_buf_2_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_buf_3_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_buf_4_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_buf_5_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_buf_6_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_buf_7_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_buf_8_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_buf_9_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_buf_10_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_buf_11_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_buf_12_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_buf_13_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_buf_14_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_buf_15_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_buf_16_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_buf_17_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_buf_18_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%in_buf_19_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%in_buf_20_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%in_buf_21_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%in_buf_22_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%in_buf_23_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%in_buf_24_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%in_buf_25_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%in_buf_26_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_buf_27_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%in_buf_28_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%in_buf_29_V = alloca [5632 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_buf_0_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out_buf_1_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_buf_2_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_buf_3_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_buf_4_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_buf_5_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_buf_6_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_buf_7_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_buf_8_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_buf_9_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_buf_10_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_buf_11_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%out_buf_12_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%out_buf_13_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%out_buf_14_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%out_buf_15_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%out_buf_16_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%out_buf_17_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%out_buf_18_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%out_buf_19_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%out_buf_20_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%out_buf_21_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%out_buf_22_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%out_buf_23_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%out_buf_24_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%out_buf_25_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%out_buf_26_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%out_buf_27_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%out_buf_28_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%out_buf_29_V = alloca [512 x i32], align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:128]
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i8* %out_V_keep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:129]
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i8* %in_V_keep_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:130]
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%gp_id_V = trunc i16 %id_read to i8" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:213]
ST_1 : Operation 117 [1/1] (1.28ns)   --->   "%gp_dest_V = add i8 -1, %gp_id_V" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:213]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "br label %.loopexit" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:148]

 <State 2> : 0.83ns
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 120 [1/1] (0.83ns)   --->   "br label %.loopexit36" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158]

 <State 3> : 1.37ns
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %.loopexit ], [ %i_1, %.loopexit36.loopexit ]"
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %.loopexit ], [ %next_mul, %.loopexit36.loopexit ]"
ST_3 : Operation 123 [1/1] (1.36ns)   --->   "%next_mul = add i13 %phi_mul, 11"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.86ns)   --->   "%exitcond1 = icmp eq i10 %i, -512" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_3 : Operation 126 [1/1] (1.31ns)   --->   "%i_1 = add i10 %i, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader230.preheader, label %.preheader232.preheader" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158]
ST_3 : Operation 128 [1/1] (0.83ns)   --->   "br label %.preheader232" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:159]
ST_3 : Operation 129 [1/1] (0.83ns)   --->   "br label %.preheader230" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:187]

 <State 4> : 1.21ns
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_2, %.preheader232.loopexit ], [ 0, %.preheader232.preheader ]"
ST_4 : Operation 131 [1/1] (0.87ns)   --->   "%exitcond3 = icmp eq i5 %j, -2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:159]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"
ST_4 : Operation 133 [1/1] (1.03ns)   --->   "%j_2 = add i5 %j, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:159]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit36.loopexit, label %.preheader231.preheader" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:159]
ST_4 : Operation 135 [1/1] (0.83ns)   --->   "br label %.preheader231" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160]
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit36"

 <State 5> : 1.25ns
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%k = phi i4 [ %k_1, %._crit_edge ], [ 0, %.preheader231.preheader ]"
ST_5 : Operation 138 [1/1] (0.90ns)   --->   "%tmp_3 = icmp ult i4 %k, -4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %0, label %.preheader232.loopexit" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160]
ST_5 : Operation 141 [2/2] (0.00ns)   --->   "%empty_37 = call { i64, i8, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P.i8P.i8P(i64* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i8* %in_V_keep_V)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader232"

 <State 6> : 3.14ns
ST_6 : Operation 143 [1/2] (0.00ns)   --->   "%empty_37 = call { i64, i8, i1, i8, i8 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P.i8P.i8P(i64* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i8* %in_V_keep_V)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i64, i8, i1, i8, i8 } %empty_37, 0" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_keep_V_3 = extractvalue { i64, i8, i1, i8, i8 } %empty_37, 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i4 %k to i13" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 147 [1/1] (1.36ns)   --->   "%tmp_s = add i13 %tmp_5_cast, %phi_mul" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i13 %tmp_s to i64" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%in_buf_0_V_addr = getelementptr [5632 x i32]* %in_buf_0_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%in_buf_1_V_addr = getelementptr [5632 x i32]* %in_buf_1_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%in_buf_2_V_addr = getelementptr [5632 x i32]* %in_buf_2_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%in_buf_3_V_addr = getelementptr [5632 x i32]* %in_buf_3_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%in_buf_4_V_addr = getelementptr [5632 x i32]* %in_buf_4_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%in_buf_5_V_addr = getelementptr [5632 x i32]* %in_buf_5_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%in_buf_6_V_addr = getelementptr [5632 x i32]* %in_buf_6_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%in_buf_7_V_addr = getelementptr [5632 x i32]* %in_buf_7_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%in_buf_8_V_addr = getelementptr [5632 x i32]* %in_buf_8_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%in_buf_9_V_addr = getelementptr [5632 x i32]* %in_buf_9_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%in_buf_10_V_addr = getelementptr [5632 x i32]* %in_buf_10_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%in_buf_11_V_addr = getelementptr [5632 x i32]* %in_buf_11_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%in_buf_12_V_addr = getelementptr [5632 x i32]* %in_buf_12_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%in_buf_13_V_addr = getelementptr [5632 x i32]* %in_buf_13_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%in_buf_14_V_addr = getelementptr [5632 x i32]* %in_buf_14_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%in_buf_15_V_addr = getelementptr [5632 x i32]* %in_buf_15_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%in_buf_16_V_addr = getelementptr [5632 x i32]* %in_buf_16_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%in_buf_17_V_addr = getelementptr [5632 x i32]* %in_buf_17_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%in_buf_18_V_addr = getelementptr [5632 x i32]* %in_buf_18_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%in_buf_19_V_addr = getelementptr [5632 x i32]* %in_buf_19_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%in_buf_20_V_addr = getelementptr [5632 x i32]* %in_buf_20_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%in_buf_21_V_addr = getelementptr [5632 x i32]* %in_buf_21_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%in_buf_22_V_addr = getelementptr [5632 x i32]* %in_buf_22_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%in_buf_23_V_addr = getelementptr [5632 x i32]* %in_buf_23_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%in_buf_24_V_addr = getelementptr [5632 x i32]* %in_buf_24_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%in_buf_25_V_addr = getelementptr [5632 x i32]* %in_buf_25_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%in_buf_26_V_addr = getelementptr [5632 x i32]* %in_buf_26_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%in_buf_27_V_addr = getelementptr [5632 x i32]* %in_buf_27_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%in_buf_28_V_addr = getelementptr [5632 x i32]* %in_buf_28_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%in_buf_29_V_addr = getelementptr [5632 x i32]* %in_buf_29_V, i64 0, i64 %tmp_11_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %tmp_data_V_1 to i14" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_5, i18 0)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 181 [1/1] (0.84ns)   --->   "switch i5 %j, label %branch29 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
  ]" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 182 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_28_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 184 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_27_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 186 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_26_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 188 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_25_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 190 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_24_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 192 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_23_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 194 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_22_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 196 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_21_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 198 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_20_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 200 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_19_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 202 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_18_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 204 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_17_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 206 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_16_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 208 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_15_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 210 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_14_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 212 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_13_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 214 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_12_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 216 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_11_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 218 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_10_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 220 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_9_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 222 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_8_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 224 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_7_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 226 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_6_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 228 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_5_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 230 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_4_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 232 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_3_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 234 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_2_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 236 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_1_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 238 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_0_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]
ST_6 : Operation 240 [1/1] (1.77ns)   --->   "store i32 %tmp_6, i32* %in_buf_29_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "br label %1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165]

 <State 7> : 3.14ns
ST_7 : Operation 242 [1/1] (0.90ns)   --->   "%tmp_8 = icmp ult i4 %k, -6" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:166]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %._crit_edge" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:166]
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_9 = or i4 %k, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_7_cast = zext i4 %tmp_9 to i13" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 246 [1/1] (1.36ns) (out node of the LUT)   --->   "%tmp_11 = add i13 %phi_mul, %tmp_7_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i13 %tmp_11 to i64" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%in_buf_0_V_addr_1 = getelementptr [5632 x i32]* %in_buf_0_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%in_buf_1_V_addr_1 = getelementptr [5632 x i32]* %in_buf_1_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%in_buf_2_V_addr_1 = getelementptr [5632 x i32]* %in_buf_2_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%in_buf_3_V_addr_1 = getelementptr [5632 x i32]* %in_buf_3_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%in_buf_4_V_addr_1 = getelementptr [5632 x i32]* %in_buf_4_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%in_buf_5_V_addr_1 = getelementptr [5632 x i32]* %in_buf_5_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%in_buf_6_V_addr_1 = getelementptr [5632 x i32]* %in_buf_6_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%in_buf_7_V_addr_1 = getelementptr [5632 x i32]* %in_buf_7_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%in_buf_8_V_addr_1 = getelementptr [5632 x i32]* %in_buf_8_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%in_buf_9_V_addr_1 = getelementptr [5632 x i32]* %in_buf_9_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%in_buf_10_V_addr_1 = getelementptr [5632 x i32]* %in_buf_10_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%in_buf_11_V_addr_1 = getelementptr [5632 x i32]* %in_buf_11_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%in_buf_12_V_addr_1 = getelementptr [5632 x i32]* %in_buf_12_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%in_buf_13_V_addr_1 = getelementptr [5632 x i32]* %in_buf_13_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%in_buf_14_V_addr_1 = getelementptr [5632 x i32]* %in_buf_14_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%in_buf_15_V_addr_1 = getelementptr [5632 x i32]* %in_buf_15_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%in_buf_16_V_addr_1 = getelementptr [5632 x i32]* %in_buf_16_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%in_buf_17_V_addr_1 = getelementptr [5632 x i32]* %in_buf_17_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%in_buf_18_V_addr_1 = getelementptr [5632 x i32]* %in_buf_18_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%in_buf_19_V_addr_1 = getelementptr [5632 x i32]* %in_buf_19_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%in_buf_20_V_addr_1 = getelementptr [5632 x i32]* %in_buf_20_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%in_buf_21_V_addr_1 = getelementptr [5632 x i32]* %in_buf_21_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%in_buf_22_V_addr_1 = getelementptr [5632 x i32]* %in_buf_22_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%in_buf_23_V_addr_1 = getelementptr [5632 x i32]* %in_buf_23_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%in_buf_24_V_addr_1 = getelementptr [5632 x i32]* %in_buf_24_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%in_buf_25_V_addr_1 = getelementptr [5632 x i32]* %in_buf_25_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%in_buf_26_V_addr_1 = getelementptr [5632 x i32]* %in_buf_26_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%in_buf_27_V_addr_1 = getelementptr [5632 x i32]* %in_buf_27_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%in_buf_28_V_addr_1 = getelementptr [5632 x i32]* %in_buf_28_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%in_buf_29_V_addr_1 = getelementptr [5632 x i32]* %in_buf_29_V, i64 0, i64 %tmp_14_cast" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 45)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %tmp_12, i18 0)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 280 [1/1] (0.84ns)   --->   "switch i5 %j, label %branch59 [
    i5 0, label %branch30
    i5 1, label %branch31
    i5 2, label %branch32
    i5 3, label %branch33
    i5 4, label %branch34
    i5 5, label %branch35
    i5 6, label %branch36
    i5 7, label %branch37
    i5 8, label %branch38
    i5 9, label %branch39
    i5 10, label %branch40
    i5 11, label %branch41
    i5 12, label %branch42
    i5 13, label %branch43
    i5 14, label %branch44
    i5 15, label %branch45
    i5 -16, label %branch46
    i5 -15, label %branch47
    i5 -14, label %branch48
    i5 -13, label %branch49
    i5 -12, label %branch50
    i5 -11, label %branch51
    i5 -10, label %branch52
    i5 -9, label %branch53
    i5 -8, label %branch54
    i5 -7, label %branch55
    i5 -6, label %branch56
    i5 -5, label %branch57
    i5 -4, label %branch58
  ]" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 281 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_28_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 283 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_27_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 285 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_26_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 287 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_25_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 289 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_24_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 291 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_23_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 293 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_22_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 295 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_21_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 297 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_20_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 299 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_19_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 301 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_18_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 303 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_17_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 305 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_16_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 307 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_15_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 309 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_14_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 311 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_13_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 313 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_12_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 315 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_11_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 317 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_10_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 319 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_9_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 321 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_8_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 323 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_7_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 325 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_6_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 327 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_5_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 329 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_4_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 331 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_3_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 333 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_2_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 335 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_1_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 337 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_0_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]
ST_7 : Operation 339 [1/1] (1.77ns)   --->   "store i32 %tmp_10, i32* %in_buf_29_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "br label %3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167]

 <State 8> : 0.95ns
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:168]
ST_8 : Operation 342 [1/1] (0.94ns)   --->   "%k_1 = add i4 %k, 2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "store i8 %tmp_keep_V_3, i8* %tmp_keep_V" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:161]
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader231" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160]

 <State 9> : 1.62ns
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ %indvar_flatten_next, %4 ], [ 0, %.preheader230.preheader ]"
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ %tmp_1_mid2_v, %4 ], [ 0, %.preheader230.preheader ]" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%j1 = phi i5 [ %j_1, %4 ], [ 0, %.preheader230.preheader ]"
ST_9 : Operation 348 [1/1] (1.01ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, -1024"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 349 [1/1] (1.38ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader229.preheader, label %.preheader"
ST_9 : Operation 351 [1/1] (1.31ns)   --->   "%i_2 = add i10 %i1, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:187]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.87ns)   --->   "%exitcond2 = icmp eq i5 %j1, -2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:188]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 353 [1/1] (0.29ns)   --->   "%j1_mid2 = select i1 %exitcond2, i5 0, i5 %j1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:188]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.30ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond2, i10 %i_2, i10 %i1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 10> : 0.00ns
ST_10 : Operation 355 [24/24] (0.00ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 3.33ns
ST_11 : Operation 356 [23/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 3.33ns
ST_12 : Operation 357 [22/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 3.33ns
ST_13 : Operation 358 [21/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 363 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 366 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "br label %4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]

 <State 14> : 3.33ns
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:188]
ST_14 : Operation 390 [20/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 391 [1/1] (0.84ns)   --->   "switch i5 %j1_mid2, label %branch89 [
    i5 0, label %branch60
    i5 1, label %branch61
    i5 2, label %branch62
    i5 3, label %branch63
    i5 4, label %branch64
    i5 5, label %branch65
    i5 6, label %branch66
    i5 7, label %branch67
    i5 8, label %branch68
    i5 9, label %branch69
    i5 10, label %branch70
    i5 11, label %branch71
    i5 12, label %branch72
    i5 13, label %branch73
    i5 14, label %branch74
    i5 15, label %branch75
    i5 -16, label %branch76
    i5 -15, label %branch77
    i5 -14, label %branch78
    i5 -13, label %branch79
    i5 -12, label %branch80
    i5 -11, label %branch81
    i5 -10, label %branch82
    i5 -9, label %branch83
    i5 -8, label %branch84
    i5 -7, label %branch85
    i5 -6, label %branch86
    i5 -5, label %branch87
    i5 -4, label %branch88
  ]" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:191]
ST_14 : Operation 393 [1/1] (1.03ns)   --->   "%j_1 = add i5 %j1_mid2, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:188]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "br label %.preheader230" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:188]

 <State 15> : 3.33ns
ST_15 : Operation 395 [19/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 16> : 3.33ns
ST_16 : Operation 396 [18/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 17> : 3.33ns
ST_17 : Operation 397 [17/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 18> : 3.33ns
ST_18 : Operation 398 [16/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 19> : 3.33ns
ST_19 : Operation 399 [15/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 20> : 3.33ns
ST_20 : Operation 400 [14/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 21> : 3.33ns
ST_21 : Operation 401 [13/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 22> : 3.33ns
ST_22 : Operation 402 [12/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 23> : 3.33ns
ST_23 : Operation 403 [11/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 24> : 3.33ns
ST_24 : Operation 404 [10/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 25> : 3.33ns
ST_25 : Operation 405 [9/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 26> : 3.33ns
ST_26 : Operation 406 [8/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 27> : 3.33ns
ST_27 : Operation 407 [7/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 28> : 3.33ns
ST_28 : Operation 408 [6/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 29> : 3.33ns
ST_29 : Operation 409 [5/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 30> : 3.33ns
ST_30 : Operation 410 [4/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 31> : 3.33ns
ST_31 : Operation 411 [3/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 32> : 3.33ns
ST_32 : Operation 412 [2/24] (3.33ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 33> : 2.84ns
ST_33 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_1_mid2 = zext i10 %tmp_1_mid2_v to i64" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%out_buf_0_V_addr = getelementptr [512 x i32]* %out_buf_0_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%out_buf_1_V_addr = getelementptr [512 x i32]* %out_buf_1_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 416 [1/1] (0.00ns)   --->   "%out_buf_2_V_addr = getelementptr [512 x i32]* %out_buf_2_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 417 [1/1] (0.00ns)   --->   "%out_buf_3_V_addr = getelementptr [512 x i32]* %out_buf_3_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 418 [1/1] (0.00ns)   --->   "%out_buf_4_V_addr = getelementptr [512 x i32]* %out_buf_4_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 419 [1/1] (0.00ns)   --->   "%out_buf_5_V_addr = getelementptr [512 x i32]* %out_buf_5_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%out_buf_6_V_addr = getelementptr [512 x i32]* %out_buf_6_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%out_buf_7_V_addr = getelementptr [512 x i32]* %out_buf_7_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%out_buf_8_V_addr = getelementptr [512 x i32]* %out_buf_8_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 423 [1/1] (0.00ns)   --->   "%out_buf_9_V_addr = getelementptr [512 x i32]* %out_buf_9_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%out_buf_10_V_addr = getelementptr [512 x i32]* %out_buf_10_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "%out_buf_11_V_addr = getelementptr [512 x i32]* %out_buf_11_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 426 [1/1] (0.00ns)   --->   "%out_buf_12_V_addr = getelementptr [512 x i32]* %out_buf_12_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 427 [1/1] (0.00ns)   --->   "%out_buf_13_V_addr = getelementptr [512 x i32]* %out_buf_13_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 428 [1/1] (0.00ns)   --->   "%out_buf_14_V_addr = getelementptr [512 x i32]* %out_buf_14_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 429 [1/1] (0.00ns)   --->   "%out_buf_15_V_addr = getelementptr [512 x i32]* %out_buf_15_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 430 [1/1] (0.00ns)   --->   "%out_buf_16_V_addr = getelementptr [512 x i32]* %out_buf_16_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%out_buf_17_V_addr = getelementptr [512 x i32]* %out_buf_17_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 432 [1/1] (0.00ns)   --->   "%out_buf_18_V_addr = getelementptr [512 x i32]* %out_buf_18_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%out_buf_19_V_addr = getelementptr [512 x i32]* %out_buf_19_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%out_buf_20_V_addr = getelementptr [512 x i32]* %out_buf_20_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%out_buf_21_V_addr = getelementptr [512 x i32]* %out_buf_21_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%out_buf_22_V_addr = getelementptr [512 x i32]* %out_buf_22_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 437 [1/1] (0.00ns)   --->   "%out_buf_23_V_addr = getelementptr [512 x i32]* %out_buf_23_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 438 [1/1] (0.00ns)   --->   "%out_buf_24_V_addr = getelementptr [512 x i32]* %out_buf_24_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 439 [1/1] (0.00ns)   --->   "%out_buf_25_V_addr = getelementptr [512 x i32]* %out_buf_25_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 440 [1/1] (0.00ns)   --->   "%out_buf_26_V_addr = getelementptr [512 x i32]* %out_buf_26_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 441 [1/1] (0.00ns)   --->   "%out_buf_27_V_addr = getelementptr [512 x i32]* %out_buf_27_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 442 [1/1] (0.00ns)   --->   "%out_buf_28_V_addr = getelementptr [512 x i32]* %out_buf_28_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 443 [1/1] (0.00ns)   --->   "%out_buf_29_V_addr = getelementptr [512 x i32]* %out_buf_29_V, i64 0, i64 %tmp_1_mid2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]
ST_33 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:189]
ST_33 : Operation 445 [1/24] (1.06ns)   --->   "%tmp_4 = call fastcc i32 @ereg_v1([5632 x i32]* %in_buf_0_V, [5632 x i32]* %in_buf_1_V, [5632 x i32]* %in_buf_2_V, [5632 x i32]* %in_buf_3_V, [5632 x i32]* %in_buf_4_V, [5632 x i32]* %in_buf_5_V, [5632 x i32]* %in_buf_6_V, [5632 x i32]* %in_buf_7_V, [5632 x i32]* %in_buf_8_V, [5632 x i32]* %in_buf_9_V, [5632 x i32]* %in_buf_10_V, [5632 x i32]* %in_buf_11_V, [5632 x i32]* %in_buf_12_V, [5632 x i32]* %in_buf_13_V, [5632 x i32]* %in_buf_14_V, [5632 x i32]* %in_buf_15_V, [5632 x i32]* %in_buf_16_V, [5632 x i32]* %in_buf_17_V, [5632 x i32]* %in_buf_18_V, [5632 x i32]* %in_buf_19_V, [5632 x i32]* %in_buf_20_V, [5632 x i32]* %in_buf_21_V, [5632 x i32]* %in_buf_22_V, [5632 x i32]* %in_buf_23_V, [5632 x i32]* %in_buf_24_V, [5632 x i32]* %in_buf_25_V, [5632 x i32]* %in_buf_26_V, [5632 x i32]* %in_buf_27_V, [5632 x i32]* %in_buf_28_V, [5632 x i32]* %in_buf_29_V, i10 %tmp_1_mid2_v, i5 %j1_mid2)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 446 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_28_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 447 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_27_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 448 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_26_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 449 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_25_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 450 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_24_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 451 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_23_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 452 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_22_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 453 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_21_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 454 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_20_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 455 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_19_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 456 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_18_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 457 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_17_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 458 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_16_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 459 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_15_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 460 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_14_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 461 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_13_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 462 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_12_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 463 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_11_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 464 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_10_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 465 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_9_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 466 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_8_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 467 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_7_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 468 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_6_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 469 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_5_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 470 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_4_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 471 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_3_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 472 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_2_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 473 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_1_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 474 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_0_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 475 [1/1] (1.77ns)   --->   "store i32 %tmp_4, i32* %out_buf_29_V_addr, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

 <State 34> : 0.83ns
ST_34 : Operation 476 [1/1] (0.83ns)   --->   "br label %.preheader229" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200]

 <State 35> : 1.77ns
ST_35 : Operation 477 [1/1] (0.00ns)   --->   "%i2 = phi i10 [ %i_3, %.preheader229.loopexit ], [ 0, %.preheader229.preheader ]"
ST_35 : Operation 478 [1/1] (0.86ns)   --->   "%exitcond4 = icmp eq i10 %i2, -512" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 479 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_35 : Operation 480 [1/1] (1.31ns)   --->   "%i_3 = add i10 %i2, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 481 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader228.preheader" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200]
ST_35 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %i2 to i64" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 483 [1/1] (0.00ns)   --->   "%out_buf_0_V_addr_1 = getelementptr [512 x i32]* %out_buf_0_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 484 [1/1] (0.00ns)   --->   "%out_buf_1_V_addr_1 = getelementptr [512 x i32]* %out_buf_1_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 485 [1/1] (0.00ns)   --->   "%out_buf_2_V_addr_1 = getelementptr [512 x i32]* %out_buf_2_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 486 [1/1] (0.00ns)   --->   "%out_buf_3_V_addr_1 = getelementptr [512 x i32]* %out_buf_3_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 487 [1/1] (0.00ns)   --->   "%out_buf_4_V_addr_1 = getelementptr [512 x i32]* %out_buf_4_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 488 [1/1] (0.00ns)   --->   "%out_buf_5_V_addr_1 = getelementptr [512 x i32]* %out_buf_5_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 489 [1/1] (0.00ns)   --->   "%out_buf_6_V_addr_1 = getelementptr [512 x i32]* %out_buf_6_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 490 [1/1] (0.00ns)   --->   "%out_buf_7_V_addr_1 = getelementptr [512 x i32]* %out_buf_7_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 491 [1/1] (0.00ns)   --->   "%out_buf_8_V_addr_1 = getelementptr [512 x i32]* %out_buf_8_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 492 [1/1] (0.00ns)   --->   "%out_buf_9_V_addr_1 = getelementptr [512 x i32]* %out_buf_9_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 493 [1/1] (0.00ns)   --->   "%out_buf_10_V_addr_1 = getelementptr [512 x i32]* %out_buf_10_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 494 [1/1] (0.00ns)   --->   "%out_buf_11_V_addr_1 = getelementptr [512 x i32]* %out_buf_11_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 495 [1/1] (0.00ns)   --->   "%out_buf_12_V_addr_1 = getelementptr [512 x i32]* %out_buf_12_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 496 [1/1] (0.00ns)   --->   "%out_buf_13_V_addr_1 = getelementptr [512 x i32]* %out_buf_13_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 497 [1/1] (0.00ns)   --->   "%out_buf_14_V_addr_1 = getelementptr [512 x i32]* %out_buf_14_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 498 [1/1] (0.00ns)   --->   "%out_buf_15_V_addr_1 = getelementptr [512 x i32]* %out_buf_15_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 499 [1/1] (0.00ns)   --->   "%out_buf_16_V_addr_1 = getelementptr [512 x i32]* %out_buf_16_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 500 [1/1] (0.00ns)   --->   "%out_buf_17_V_addr_1 = getelementptr [512 x i32]* %out_buf_17_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%out_buf_18_V_addr_1 = getelementptr [512 x i32]* %out_buf_18_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%out_buf_19_V_addr_1 = getelementptr [512 x i32]* %out_buf_19_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%out_buf_20_V_addr_1 = getelementptr [512 x i32]* %out_buf_20_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 504 [1/1] (0.00ns)   --->   "%out_buf_21_V_addr_1 = getelementptr [512 x i32]* %out_buf_21_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 505 [1/1] (0.00ns)   --->   "%out_buf_22_V_addr_1 = getelementptr [512 x i32]* %out_buf_22_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "%out_buf_23_V_addr_1 = getelementptr [512 x i32]* %out_buf_23_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "%out_buf_24_V_addr_1 = getelementptr [512 x i32]* %out_buf_24_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 508 [1/1] (0.00ns)   --->   "%out_buf_25_V_addr_1 = getelementptr [512 x i32]* %out_buf_25_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 509 [1/1] (0.00ns)   --->   "%out_buf_26_V_addr_1 = getelementptr [512 x i32]* %out_buf_26_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 510 [1/1] (0.00ns)   --->   "%out_buf_27_V_addr_1 = getelementptr [512 x i32]* %out_buf_27_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 511 [1/1] (0.00ns)   --->   "%out_buf_28_V_addr_1 = getelementptr [512 x i32]* %out_buf_28_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 512 [1/1] (0.00ns)   --->   "%out_buf_29_V_addr_1 = getelementptr [512 x i32]* %out_buf_29_V, i64 0, i64 %tmp_2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_35 : Operation 513 [2/2] (1.77ns)   --->   "%out_buf_0_V_load = load i32* %out_buf_0_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 514 [2/2] (1.77ns)   --->   "%out_buf_1_V_load = load i32* %out_buf_1_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 515 [2/2] (1.77ns)   --->   "%out_buf_2_V_load = load i32* %out_buf_2_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 516 [2/2] (1.77ns)   --->   "%out_buf_3_V_load = load i32* %out_buf_3_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 517 [2/2] (1.77ns)   --->   "%out_buf_4_V_load = load i32* %out_buf_4_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 518 [2/2] (1.77ns)   --->   "%out_buf_5_V_load = load i32* %out_buf_5_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 519 [2/2] (1.77ns)   --->   "%out_buf_6_V_load = load i32* %out_buf_6_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 520 [2/2] (1.77ns)   --->   "%out_buf_7_V_load = load i32* %out_buf_7_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 521 [2/2] (1.77ns)   --->   "%out_buf_8_V_load = load i32* %out_buf_8_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 522 [2/2] (1.77ns)   --->   "%out_buf_9_V_load = load i32* %out_buf_9_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 523 [2/2] (1.77ns)   --->   "%out_buf_10_V_load = load i32* %out_buf_10_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 524 [2/2] (1.77ns)   --->   "%out_buf_11_V_load = load i32* %out_buf_11_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 525 [2/2] (1.77ns)   --->   "%out_buf_12_V_load = load i32* %out_buf_12_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 526 [2/2] (1.77ns)   --->   "%out_buf_13_V_load = load i32* %out_buf_13_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 527 [2/2] (1.77ns)   --->   "%out_buf_14_V_load = load i32* %out_buf_14_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 528 [2/2] (1.77ns)   --->   "%out_buf_15_V_load = load i32* %out_buf_15_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 529 [2/2] (1.77ns)   --->   "%out_buf_16_V_load = load i32* %out_buf_16_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 530 [2/2] (1.77ns)   --->   "%out_buf_17_V_load = load i32* %out_buf_17_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 531 [2/2] (1.77ns)   --->   "%out_buf_18_V_load = load i32* %out_buf_18_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 532 [2/2] (1.77ns)   --->   "%out_buf_19_V_load = load i32* %out_buf_19_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 533 [2/2] (1.77ns)   --->   "%out_buf_20_V_load = load i32* %out_buf_20_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 534 [2/2] (1.77ns)   --->   "%out_buf_21_V_load = load i32* %out_buf_21_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 535 [2/2] (1.77ns)   --->   "%out_buf_22_V_load = load i32* %out_buf_22_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 536 [2/2] (1.77ns)   --->   "%out_buf_23_V_load = load i32* %out_buf_23_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 537 [2/2] (1.77ns)   --->   "%out_buf_24_V_load = load i32* %out_buf_24_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 538 [2/2] (1.77ns)   --->   "%out_buf_25_V_load = load i32* %out_buf_25_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 539 [2/2] (1.77ns)   --->   "%out_buf_26_V_load = load i32* %out_buf_26_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 540 [2/2] (1.77ns)   --->   "%out_buf_27_V_load = load i32* %out_buf_27_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 541 [2/2] (1.77ns)   --->   "%out_buf_28_V_load = load i32* %out_buf_28_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 542 [2/2] (1.77ns)   --->   "%out_buf_29_V_load = load i32* %out_buf_29_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 543 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 36> : 1.77ns
ST_36 : Operation 544 [1/2] (1.77ns)   --->   "%out_buf_0_V_load = load i32* %out_buf_0_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 545 [1/2] (1.77ns)   --->   "%out_buf_1_V_load = load i32* %out_buf_1_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 546 [1/2] (1.77ns)   --->   "%out_buf_2_V_load = load i32* %out_buf_2_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 547 [1/2] (1.77ns)   --->   "%out_buf_3_V_load = load i32* %out_buf_3_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 548 [1/2] (1.77ns)   --->   "%out_buf_4_V_load = load i32* %out_buf_4_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 549 [1/2] (1.77ns)   --->   "%out_buf_5_V_load = load i32* %out_buf_5_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 550 [1/2] (1.77ns)   --->   "%out_buf_6_V_load = load i32* %out_buf_6_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 551 [1/2] (1.77ns)   --->   "%out_buf_7_V_load = load i32* %out_buf_7_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 552 [1/2] (1.77ns)   --->   "%out_buf_8_V_load = load i32* %out_buf_8_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 553 [1/2] (1.77ns)   --->   "%out_buf_9_V_load = load i32* %out_buf_9_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 554 [1/2] (1.77ns)   --->   "%out_buf_10_V_load = load i32* %out_buf_10_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 555 [1/2] (1.77ns)   --->   "%out_buf_11_V_load = load i32* %out_buf_11_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 556 [1/2] (1.77ns)   --->   "%out_buf_12_V_load = load i32* %out_buf_12_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 557 [1/2] (1.77ns)   --->   "%out_buf_13_V_load = load i32* %out_buf_13_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 558 [1/2] (1.77ns)   --->   "%out_buf_14_V_load = load i32* %out_buf_14_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 559 [1/2] (1.77ns)   --->   "%out_buf_15_V_load = load i32* %out_buf_15_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 560 [1/2] (1.77ns)   --->   "%out_buf_16_V_load = load i32* %out_buf_16_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 561 [1/2] (1.77ns)   --->   "%out_buf_17_V_load = load i32* %out_buf_17_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 562 [1/2] (1.77ns)   --->   "%out_buf_18_V_load = load i32* %out_buf_18_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 563 [1/2] (1.77ns)   --->   "%out_buf_19_V_load = load i32* %out_buf_19_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 564 [1/2] (1.77ns)   --->   "%out_buf_20_V_load = load i32* %out_buf_20_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 565 [1/2] (1.77ns)   --->   "%out_buf_21_V_load = load i32* %out_buf_21_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 566 [1/2] (1.77ns)   --->   "%out_buf_22_V_load = load i32* %out_buf_22_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 567 [1/2] (1.77ns)   --->   "%out_buf_23_V_load = load i32* %out_buf_23_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 568 [1/2] (1.77ns)   --->   "%out_buf_24_V_load = load i32* %out_buf_24_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 569 [1/2] (1.77ns)   --->   "%out_buf_25_V_load = load i32* %out_buf_25_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 570 [1/2] (1.77ns)   --->   "%out_buf_26_V_load = load i32* %out_buf_26_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 571 [1/2] (1.77ns)   --->   "%out_buf_27_V_load = load i32* %out_buf_27_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 572 [1/2] (1.77ns)   --->   "%out_buf_28_V_load = load i32* %out_buf_28_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 573 [1/2] (1.77ns)   --->   "%out_buf_29_V_load = load i32* %out_buf_29_V_addr_1, align 4" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 574 [1/1] (0.83ns)   --->   "br label %.preheader228" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201]

 <State 37> : 1.03ns
ST_37 : Operation 575 [1/1] (0.00ns)   --->   "%j3 = phi i5 [ 0, %.preheader228.preheader ], [ %j_3, %.preheader.preheader ]"
ST_37 : Operation 576 [1/1] (0.87ns)   --->   "%exitcond = icmp eq i5 %j3, -2" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 577 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"
ST_37 : Operation 578 [1/1] (1.03ns)   --->   "%j_3 = add i5 %j3, 1" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 579 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader229.loopexit, label %.preheader.preheader" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201]
ST_37 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i8* %tmp_keep_V" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:215]
ST_37 : Operation 581 [1/1] (0.87ns)   --->   "%tmp_last_V = icmp eq i5 %j3, -3" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:208]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 582 [1/1] (0.95ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.30i32.i5(i32 %out_buf_0_V_load, i32 %out_buf_1_V_load, i32 %out_buf_2_V_load, i32 %out_buf_3_V_load, i32 %out_buf_4_V_load, i32 %out_buf_5_V_load, i32 %out_buf_6_V_load, i32 %out_buf_7_V_load, i32 %out_buf_8_V_load, i32 %out_buf_9_V_load, i32 %out_buf_10_V_load, i32 %out_buf_11_V_load, i32 %out_buf_12_V_load, i32 %out_buf_13_V_load, i32 %out_buf_14_V_load, i32 %out_buf_15_V_load, i32 %out_buf_16_V_load, i32 %out_buf_17_V_load, i32 %out_buf_18_V_load, i32 %out_buf_19_V_load, i32 %out_buf_20_V_load, i32 %out_buf_21_V_load, i32 %out_buf_22_V_load, i32 %out_buf_23_V_load, i32 %out_buf_24_V_load, i32 %out_buf_25_V_load, i32 %out_buf_26_V_load, i32 %out_buf_27_V_load, i32 %out_buf_28_V_load, i32 %out_buf_29_V_load, i5 %j3)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_data_V = zext i32 %tmp_7 to i64" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204]
ST_37 : Operation 584 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i8P.i8P(i64* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i8* %out_V_keep_V, i64 %tmp_data_V, i8 %gp_dest_V, i1 %tmp_last_V, i8 %gp_id_V, i8 %tmp_keep_V_load)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:215]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_37 : Operation 585 [1/1] (0.00ns)   --->   "br label %.preheader229"

 <State 38> : 0.00ns
ST_38 : Operation 586 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i8P.i8P(i64* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i8* %out_V_keep_V, i64 %tmp_data_V, i8 %gp_dest_V, i1 %tmp_last_V, i8 %gp_id_V, i8 %tmp_keep_V_load)" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:215]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "br label %.preheader228" [/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	wire read on port 'id' [25]  (0 ns)
	'add' operation ('gp.dest.V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:213) [90]  (1.28 ns)

 <State 2>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:158) [96]  (0.835 ns)

 <State 3>: 1.37ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [97]  (0 ns)
	'add' operation ('next_mul') [98]  (1.37 ns)

 <State 4>: 1.21ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:159) [107]  (0.877 ns)
	blocking operation 0.337 ns on control path)

 <State 5>: 1.25ns
The critical path consists of the following:
	'icmp' operation ('tmp_3', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160) [115]  (0.909 ns)
	blocking operation 0.337 ns on control path)

 <State 6>: 3.14ns
The critical path consists of the following:
	'add' operation ('tmp_s', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165) [123]  (1.37 ns)
	'getelementptr' operation ('in_buf_26_V_addr', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165) [151]  (0 ns)
	'store' operation (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165) of variable 'tmp_6', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:165 on array 'in_buf[26].V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136 [165]  (1.77 ns)

 <State 7>: 3.14ns
The critical path consists of the following:
	'or' operation ('tmp_9', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167) [252]  (0 ns)
	'add' operation ('tmp_11', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167) [254]  (1.37 ns)
	'getelementptr' operation ('in_buf_9_V_addr_1', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167) [265]  (0 ns)
	'store' operation (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167) of variable 'tmp_10', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:167 on array 'in_buf[9].V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:136 [347]  (1.77 ns)

 <State 8>: 0.946ns
The critical path consists of the following:
	'add' operation ('k', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:160) [382]  (0.946 ns)

 <State 9>: 1.62ns
The critical path consists of the following:
	'phi' operation ('i1', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) with incoming values : ('tmp_1_mid2_v', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) [393]  (0 ns)
	'add' operation ('i', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:187) [399]  (1.32 ns)
	'select' operation ('tmp_1_mid2_v', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) [402]  (0.303 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 18>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 26>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 27>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 28>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 29>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 30>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 31>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 32>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (3.33 ns)

 <State 33>: 2.84ns
The critical path consists of the following:
	'call' operation ('tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) to 'ereg_v1' [436]  (1.06 ns)
	'store' operation (/home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190) of variable 'tmp_4', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:190 on array 'out_buf[28].V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137 [439]  (1.77 ns)

 <State 34>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200) [535]  (0.835 ns)

 <State 35>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:200) [535]  (0 ns)
	'getelementptr' operation ('out_buf_0_V_addr_1', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204) [542]  (0 ns)
	'load' operation ('out_buf_0_V_load', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204) on array 'out_buf[0].V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137 [572]  (1.77 ns)

 <State 36>: 1.77ns
The critical path consists of the following:
	'load' operation ('out_buf_0_V_load', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:204) on array 'out_buf[0].V', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:137 [572]  (1.77 ns)

 <State 37>: 1.03ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201) [604]  (0 ns)
	'add' operation ('j', /home/user/HCAL_HLS4ML/hls4ml_hcal.cpp:201) [607]  (1.03 ns)

 <State 38>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
