Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Sep 19 23:29:03 2023
| Host         : DESKTOP-FFCQFA0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                        Enable Signal                                       |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                            |                                                                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                               | processor/flag_enable                                                                      | processor/internal_reset                                                                      |                2 |              2 |         1.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                            | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                               |                                                                                            | processor/internal_reset                                                                      |                3 |              6 |         2.00 |
|  Energy_Modules/output_data_AN_reg[3]_i_2_n_0                |                                                                                            |                                                                                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                               |                                                                                            | program_rom/instr[7]                                                                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | processor/E[0]                                                                             |                                                                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | processor/E[1]                                                                             |                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | processor/spm_enable                                                                       |                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                               | processor/write_strobe_flop_3[0]                                                           |                                                                                               |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                               | processor/write_strobe_flop_2[0]                                                           |                                                                                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                               | processor/WE                                                                               | processor/internal_reset                                                                      |                3 |             12 |         4.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/shift                                    |                                                                                               |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG                                               | processor/WE                                                                               |                                                                                               |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                               | processor/register_enable                                                                  |                                                                                               |                2 |             16 |         8.00 |
|  program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0 |                                                                                               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                               |                                                                                            |                                                                                               |               18 |             60 |         3.33 |
+--------------------------------------------------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


