// Seed: 4239269484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  assign module_1.id_40 = 0;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_35 = 32'd81,
    parameter id_40 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    _id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    _id_40,
    id_41,
    id_42
);
  input wire id_42;
  input wire id_41;
  inout wire _id_40;
  output wire id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire _id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_43 = 1;
  assign id_9 = id_38;
  logic [{  1  ,  1  &  {  1  {  1  }  }  } : id_40] id_44, id_45;
  assign id_17[id_35] = id_28 != id_11;
  wire id_46;
  wire id_47;
  wire id_48;
  module_0 modCall_1 (
      id_42,
      id_24,
      id_21,
      id_13,
      id_22,
      id_22,
      id_26,
      id_37,
      id_2,
      id_43,
      id_42,
      id_48,
      id_2,
      id_28,
      id_12
  );
  assign id_32 = -1;
  always disable id_49;
  wire id_50;
endmodule
