{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527381255991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527381256007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 21:34:15 2018 " "Processing started: Sat May 26 21:34:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527381256007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527381256007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527381256007 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527381257288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relogio.vhd 2 1 " "Using design file relogio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-hardware " "Found design unit 1: relogio-hardware" {  } { { "relogio.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/relogio.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259366 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/relogio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527381259366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527381259382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cont_df.vhd 2 1 " "Using design file cont_df.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_df-hardware " "Found design unit 1: cont_df-hardware" {  } { { "cont_df.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/cont_df.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259507 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_df " "Found entity 1: cont_df" {  } { { "cont_df.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/cont_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527381259507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_df cont_df:CONT " "Elaborating entity \"cont_df\" for hierarchy \"cont_df:CONT\"" {  } { { "relogio.vhd" "CONT" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/relogio.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527381259507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ffjk.vhd 2 1 " "Using design file ffjk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffjk-ffjk " "Found design unit 1: ffjk-ffjk" {  } { { "ffjk.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/ffjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffjk " "Found entity 1: ffjk" {  } { { "ffjk.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527381259554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffjk cont_df:CONT\|ffjk:FF0 " "Elaborating entity \"ffjk\" for hierarchy \"cont_df:CONT\|ffjk:FF0\"" {  } { { "cont_df.vhd" "FF0" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/cont_df.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527381259569 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ffjk.vhd(15) " "VHDL Process Statement warning at ffjk.vhd(15): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ffjk.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/ffjk.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527381259569 "|relogio|cont_df:CONT|ffjk:FF0"}
{ "Warning" "WSGN_SEARCH_FILE" "converte_7seg.vhd 2 1 " "Using design file converte_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converte_7seg-hardware " "Found design unit 1: converte_7seg-hardware" {  } { { "converte_7seg.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/converte_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259616 ""} { "Info" "ISGN_ENTITY_NAME" "1 converte_7seg " "Found entity 1: converte_7seg" {  } { { "converte_7seg.vhd" "" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/converte_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527381259616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1527381259616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converte_7seg cont_df:CONT\|converte_7seg:CC7 " "Elaborating entity \"converte_7seg\" for hierarchy \"cont_df:CONT\|converte_7seg:CC7\"" {  } { { "cont_df.vhd" "CC7" { Text "C:/Users/carva/Desktop/ProjetoRelogio_CD/ProjetoRelogio/relogio/cont_df.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527381259632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1527381262335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527381263741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527381263741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527381263913 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527381263913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527381263913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527381263913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527381264444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 21:34:24 2018 " "Processing ended: Sat May 26 21:34:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527381264444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527381264444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527381264444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527381264444 ""}
