/home/developer/aoc/aoc18/target/debug/deps/memchr-ae9693a388f76f95.rmeta: /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/lib.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/cow.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/iter.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/naive.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/sse2.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/byte_frequencies.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/sse.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rabinkarp.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rarebytes.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/twoway.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/util.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/vector.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/sse.rs

/home/developer/aoc/aoc18/target/debug/deps/libmemchr-ae9693a388f76f95.rlib: /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/lib.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/cow.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/iter.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/naive.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/sse2.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/byte_frequencies.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/sse.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rabinkarp.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rarebytes.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/twoway.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/util.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/vector.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/sse.rs

/home/developer/aoc/aoc18/target/debug/deps/memchr-ae9693a388f76f95.d: /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/lib.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/cow.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/iter.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/naive.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/sse2.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/byte_frequencies.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/fallback.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/genericsimd.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/sse.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rabinkarp.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rarebytes.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/twoway.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/util.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/vector.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/mod.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/avx.rs /opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/sse.rs

/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/lib.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/cow.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/fallback.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/iter.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/naive.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/avx.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memchr/x86/sse2.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/byte_frequencies.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/genericsimd.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/fallback.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/genericsimd.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/avx.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/prefilter/x86/sse.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rabinkarp.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/rarebytes.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/twoway.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/util.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/vector.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/mod.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/avx.rs:
/opt/rust/registry/src/git.datcon.co.uk-91de7a0a7768d16b/memchr-2.4.1/src/memmem/x86/sse.rs:
