;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -61, <-223
	SUB @-127, 100
	DJN -1, @-20
	SLT 0, -0
	SUB -61, <-223
	SUB @0, @2
	CMP @-127, 100
	JMZ -3, @-1
	ADD 1, 10
	SLT 10, 20
	JMZ -3, @-1
	JMP 10, 20
	DAT #-7, #-20
	SLT 121, 311
	SUB @121, 106
	JMZ -3, @-1
	SUB #72, @207
	DJN -3, @-1
	SPL @6, -36
	JMZ 100, 201
	ADD <0, 363
	DAT #121, #101
	SUB #612, @231
	SLT 123, 104
	JMZ @72, #207
	JMZ @72, #207
	SUB #0, -36
	JMZ 0, -36
	DAT #-0, #39
	SPL 0, 363
	JMZ -3, @-1
	DAT #-7, #-20
	SUB -7, <-20
	JMP 0
	SLT 210, 30
	MOV 12, @10
	SUB @141, 805
	MOV 12, @310
	JMP 10, 20
	SPL 0, <367
	SPL 0, <367
	CMP -207, <-120
	SPL 0, <367
	MOV -1, <-20
	SPL 0, <367
	SLT 123, 104
