{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': "// The game Lemmings involves critters with fairly simple brains. So simple that we are going to model it using a finite state machine. In the Lemmings' 2D world, Lemmings can be in one of two states: walking left (walk_left is 1) or walking right (walk_right is 1). It will switch directions if it hits an obstacle. In particular, if a Lemming is bumped on the left (by receiving a 1 on bump_left), it will walk right. If it's bumped on the right (by receiving a 1 on bump_right), it will walk left. If it's bumped on both sides at the same time, it will still switch directions. Implement a Moore state machine with two states, two inputs, and one output (internal to the module) that models this behaviour. areset is positive edge triggered asynchronous reseting the Lemming machine to walk left.\n\nmodule top_module (\n\tinput clk,\n\tinput areset,\n\tinput bump_left,\n\tinput bump_right,\n\toutput walk_left,\n\toutput walk_right\n);"}
{'assistant': 'module top_module (
    input clk,
    input areset,
    input bump_left,
    input bump_right,
    output walk_left,
    output walk_right
);
    
// Define state enum
typedef enum logic [1:0] {
    STATE_WALK_LEFT,
    STATE_WALK_RIGHT
} state_t;

// Define state register and next state variables
reg [1:0] state_reg;
reg [1:0] state_next;

// Define output register
reg walk_left_reg;
reg walk_right_reg;

// Define state transition and output next variables
always @(posedge clk or posedge areset) begin
    if (areset) begin
        state_reg <= STATE_WALK_LEFT;
    end else begin
        state_reg <= state_next;
    end
end

// Define state machine logic
always @* begin
    case (state_reg)
        STATE_WALK_LEFT: begin
            if (bump_right) begin
                state_next = STATE_WALK_RIGHT;
            end else begin
                state_next = STATE_WALK_LEFT;
            end
            
            walk_left_reg = 1;
            walk_right_reg = 0;
        end
        STATE_WALK_RIGHT: begin
            if (bump_left) begin
                state_next = STATE_WALK_LEFT;
            end else begin
                state_next = STATE_WALK_RIGHT;
            end
            
            walk_left_reg = 0;
            walk_right_reg = 1;
        end
        default: begin
            state_next = STATE_WALK_LEFT;
            walk_left_reg = 1;
            walk_right_reg = 0;
        end
    endcase
end

// Define output assignments
assign walk_left = walk_left_reg;
assign walk_right = walk_right_reg;

endmodule'}

 Iteration rank: 0.18777292576419213
