strict digraph "" {
	node [label="\N"];
	"1540:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a38da8e90>",
		def_var="['dma_req_hold']",
		fillcolor=deepskyblue,
		label="1540:AS
dma_req_hold = (ep_out)? dma_req_out_hold : dma_req_in_hold & dma_req_in_hold2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_out', 'dma_req_out_hold', 'dma_req_in_hold', 'dma_req_in_hold2']"];
}
