$date
	Fri Apr  5 13:41:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module filter_tb $end
$var wire 1 ! coeffs_in_data_log_rdenb $end
$var wire 1 " delayLine_out $end
$var wire 1 # expected_ce_out $end
$var wire 1 $ i_signal_sample_data_log_rdenb $end
$var wire 16 % o_filtered_signal_sample_dataTable [15:0] $end
$var wire 1 & o_filtered_signal_sample_rdenb $end
$var wire 16 ' o_filtered_signal_sample_ref [15:0] $end
$var wire 16 ( rawData_coeffs_in [15:0] $end
$var wire 16 ) rawData_i_signal_sample [15:0] $end
$var wire 6 * rawData_write_address [5:0] $end
$var wire 1 + rawData_write_done $end
$var wire 1 , rawData_write_enable $end
$var wire 1 - rdEnb_phase_1 $end
$var wire 1 . rdEnb_phase_all $end
$var wire 1 / snkDone $end
$var wire 1 0 srcDone $end
$var wire 1 1 testFailure $end
$var wire 1 2 write_address_data_log_rdenb $end
$var wire 1 3 write_done_data_log_rdenb $end
$var wire 1 4 write_enable_data_log_rdenb $end
$var wire 1 5 phase_all_3 $end
$var wire 1 6 phase_all_2 $end
$var wire 1 7 phase_all_1 $end
$var wire 1 8 phase_all $end
$var wire 1 9 phase_1 $end
$var wire 16 : o_filtered_signal_sample_refTmp [15:0] $end
$var wire 16 ; o_filtered_signal_sample [15:0] $end
$var parameter 32 < MAX_ERROR_COUNT $end
$var parameter 32 = clk_high $end
$var parameter 32 > clk_hold $end
$var parameter 32 ? clk_low $end
$var parameter 32 @ clk_period $end
$var reg 1 A check1_Done $end
$var reg 1 B clk $end
$var reg 1 C clk_enable $end
$var reg 16 D coeffs_in [15:0] $end
$var reg 14 E coeffs_in_data_log_addr [13:0] $end
$var reg 1 F coeffs_in_data_log_done $end
$var reg 6 G counter [5:0] $end
$var reg 16 H holdData_coeffs_in [15:0] $end
$var reg 16 I holdData_i_signal_sample [15:0] $end
$var reg 6 J holdData_write_address [5:0] $end
$var reg 1 K holdData_write_done $end
$var reg 1 L holdData_write_enable $end
$var reg 16 M i_signal_sample [15:0] $end
$var reg 8 N i_signal_sample_data_log_addr [7:0] $end
$var reg 1 O i_signal_sample_data_log_done $end
$var reg 8 P o_filtered_signal_sample_addr [7:0] $end
$var reg 1 Q o_filtered_signal_sample_done $end
$var reg 1 R o_filtered_signal_sample_testFailure $end
$var reg 16 S regout [15:0] $end
$var reg 1 T rst $end
$var reg 1 U tb_enb $end
$var reg 1 V tbenb_dly $end
$var reg 6 W write_address [5:0] $end
$var reg 14 X write_address_data_log_addr [13:0] $end
$var reg 1 Y write_address_data_log_done $end
$var reg 1 Z write_done $end
$var reg 14 [ write_done_data_log_addr [13:0] $end
$var reg 1 \ write_done_data_log_done $end
$var reg 1 ] write_enable $end
$var reg 14 ^ write_enable_data_log_addr [13:0] $end
$var reg 1 _ write_enable_data_log_done $end
$var integer 32 ` o_filtered_signal_sample_errCnt [31:0] $end
$scope function abs $end
$var reg 16 a arg [15:0] $end
$upscope $end
$scope module uut $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 16 b coeffs_in [15:0] $end
$var wire 16 c i_signal_sample [15:0] $end
$var wire 1 T rst $end
$var wire 6 d write_address [5:0] $end
$var wire 1 Z write_done $end
$var wire 1 ] write_enable $end
$var wire 1 e w_write_enable $end
$var wire 1 f w_write_done $end
$var wire 6 g w_write_address [5:0] $end
$var wire 16 h w_coeffs_in [15:0] $end
$var wire 16 i product_mux [15:0] $end
$var wire 1 j phase_63 $end
$var wire 1 k phase_0 $end
$var wire 1 l o_write_done_edge $end
$var wire 1 m o_write_done_capture $end
$var wire 16 n o_filtered_signal_sample [15:0] $end
$var wire 16 o input_mux [15:0] $end
$var wire 6 p current_count [5:0] $end
$var wire 1 q control_phase_bar $end
$var wire 1 r coeffs_en $end
$scope module coeffs_control_inst $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 16 s coeffs_in [15:0] $end
$var wire 16 t product_mux [15:0] $end
$var wire 1 T rst $end
$var wire 6 u write_address [5:0] $end
$var wire 1 ] write_enable $end
$var wire 6 v current_count [5:0] $end
$var wire 1 r coeffs_en $end
$var parameter 32 w NUMBER_OF_COEFFS $end
$var reg 6 x coeffs_regs_index [5:0] $end
$var reg 6 y coeffs_regs_reset_index [5:0] $end
$var reg 6 z coeffs_shadow_index [5:0] $end
$var reg 6 { coeffs_shadow_reset_index [5:0] $end
$scope begin gen_coeffs_assigned[0] $end
$var parameter 2 | i $end
$upscope $end
$scope begin gen_coeffs_assigned[1] $end
$var parameter 2 } i $end
$upscope $end
$scope begin gen_coeffs_assigned[2] $end
$var parameter 3 ~ i $end
$upscope $end
$scope begin gen_coeffs_assigned[3] $end
$var parameter 3 !" i $end
$upscope $end
$scope begin gen_coeffs_assigned[4] $end
$var parameter 4 "" i $end
$upscope $end
$scope begin gen_coeffs_assigned[5] $end
$var parameter 4 #" i $end
$upscope $end
$scope begin gen_coeffs_assigned[6] $end
$var parameter 4 $" i $end
$upscope $end
$scope begin gen_coeffs_assigned[7] $end
$var parameter 4 %" i $end
$upscope $end
$scope begin gen_coeffs_assigned[8] $end
$var parameter 5 &" i $end
$upscope $end
$scope begin gen_coeffs_assigned[9] $end
$var parameter 5 '" i $end
$upscope $end
$scope begin gen_coeffs_assigned[10] $end
$var parameter 5 (" i $end
$upscope $end
$scope begin gen_coeffs_assigned[11] $end
$var parameter 5 )" i $end
$upscope $end
$scope begin gen_coeffs_assigned[12] $end
$var parameter 5 *" i $end
$upscope $end
$scope begin gen_coeffs_assigned[13] $end
$var parameter 5 +" i $end
$upscope $end
$scope begin gen_coeffs_assigned[14] $end
$var parameter 5 ," i $end
$upscope $end
$scope begin gen_coeffs_assigned[15] $end
$var parameter 5 -" i $end
$upscope $end
$scope begin gen_coeffs_assigned[16] $end
$var parameter 6 ." i $end
$upscope $end
$scope begin gen_coeffs_assigned[17] $end
$var parameter 6 /" i $end
$upscope $end
$scope begin gen_coeffs_assigned[18] $end
$var parameter 6 0" i $end
$upscope $end
$scope begin gen_coeffs_assigned[19] $end
$var parameter 6 1" i $end
$upscope $end
$scope begin gen_coeffs_assigned[20] $end
$var parameter 6 2" i $end
$upscope $end
$scope begin gen_coeffs_assigned[21] $end
$var parameter 6 3" i $end
$upscope $end
$scope begin gen_coeffs_assigned[22] $end
$var parameter 6 4" i $end
$upscope $end
$scope begin gen_coeffs_assigned[23] $end
$var parameter 6 5" i $end
$upscope $end
$scope begin gen_coeffs_assigned[24] $end
$var parameter 6 6" i $end
$upscope $end
$scope begin gen_coeffs_assigned[25] $end
$var parameter 6 7" i $end
$upscope $end
$scope begin gen_coeffs_assigned[26] $end
$var parameter 6 8" i $end
$upscope $end
$scope begin gen_coeffs_assigned[27] $end
$var parameter 6 9" i $end
$upscope $end
$scope begin gen_coeffs_assigned[28] $end
$var parameter 6 :" i $end
$upscope $end
$scope begin gen_coeffs_assigned[29] $end
$var parameter 6 ;" i $end
$upscope $end
$scope begin gen_coeffs_assigned[30] $end
$var parameter 6 <" i $end
$upscope $end
$scope begin gen_coeffs_assigned[31] $end
$var parameter 6 =" i $end
$upscope $end
$scope begin gen_coeffs_assigned[32] $end
$var parameter 7 >" i $end
$upscope $end
$scope begin gen_coeffs_assigned[33] $end
$var parameter 7 ?" i $end
$upscope $end
$scope begin gen_coeffs_assigned[34] $end
$var parameter 7 @" i $end
$upscope $end
$scope begin gen_coeffs_assigned[35] $end
$var parameter 7 A" i $end
$upscope $end
$scope begin gen_coeffs_assigned[36] $end
$var parameter 7 B" i $end
$upscope $end
$scope begin gen_coeffs_assigned[37] $end
$var parameter 7 C" i $end
$upscope $end
$scope begin gen_coeffs_assigned[38] $end
$var parameter 7 D" i $end
$upscope $end
$scope begin gen_coeffs_assigned[39] $end
$var parameter 7 E" i $end
$upscope $end
$scope begin gen_coeffs_assigned[40] $end
$var parameter 7 F" i $end
$upscope $end
$scope begin gen_coeffs_assigned[41] $end
$var parameter 7 G" i $end
$upscope $end
$scope begin gen_coeffs_assigned[42] $end
$var parameter 7 H" i $end
$upscope $end
$scope begin gen_coeffs_assigned[43] $end
$var parameter 7 I" i $end
$upscope $end
$scope begin gen_coeffs_assigned[44] $end
$var parameter 7 J" i $end
$upscope $end
$scope begin gen_coeffs_assigned[45] $end
$var parameter 7 K" i $end
$upscope $end
$scope begin gen_coeffs_assigned[46] $end
$var parameter 7 L" i $end
$upscope $end
$scope begin gen_coeffs_assigned[47] $end
$var parameter 7 M" i $end
$upscope $end
$scope begin gen_coeffs_assigned[48] $end
$var parameter 7 N" i $end
$upscope $end
$scope begin gen_coeffs_assigned[49] $end
$var parameter 7 O" i $end
$upscope $end
$scope begin gen_coeffs_assigned[50] $end
$var parameter 7 P" i $end
$upscope $end
$scope begin gen_coeffs_assigned[51] $end
$var parameter 7 Q" i $end
$upscope $end
$scope begin gen_coeffs_assigned[52] $end
$var parameter 7 R" i $end
$upscope $end
$scope begin gen_coeffs_assigned[53] $end
$var parameter 7 S" i $end
$upscope $end
$scope begin gen_coeffs_assigned[54] $end
$var parameter 7 T" i $end
$upscope $end
$scope begin gen_coeffs_assigned[55] $end
$var parameter 7 U" i $end
$upscope $end
$scope begin gen_coeffs_assigned[56] $end
$var parameter 7 V" i $end
$upscope $end
$scope begin gen_coeffs_assigned[57] $end
$var parameter 7 W" i $end
$upscope $end
$scope begin gen_coeffs_assigned[58] $end
$var parameter 7 X" i $end
$upscope $end
$scope begin gen_coeffs_assigned[59] $end
$var parameter 7 Y" i $end
$upscope $end
$scope begin gen_coeffs_assigned[60] $end
$var parameter 7 Z" i $end
$upscope $end
$scope begin gen_coeffs_assigned[61] $end
$var parameter 7 [" i $end
$upscope $end
$scope begin gen_coeffs_assigned[62] $end
$var parameter 7 \" i $end
$upscope $end
$scope begin gen_coeffs_assigned[63] $end
$var parameter 7 ]" i $end
$upscope $end
$upscope $end
$scope module compute_inst $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 16 ^" product_mux [15:0] $end
$var wire 1 T rst $end
$var wire 33 _" sign_extended_add [32:0] $end
$var wire 33 `" w_acc_out [32:0] $end
$var wire 33 a" sign_extended_product [32:0] $end
$var wire 31 b" product [30:0] $end
$var wire 1 j phase_63 $end
$var wire 1 k phase_0 $end
$var wire 16 c" output_typeconvert [15:0] $end
$var wire 32 d" mul_temp [31:0] $end
$var wire 16 e" input_mux [15:0] $end
$var wire 34 f" add_temp [33:0] $end
$var wire 33 g" acc_sum [32:0] $end
$var wire 33 h" acc_in [32:0] $end
$var reg 33 i" acc_final [32:0] $end
$var reg 33 j" acc_out [32:0] $end
$var reg 16 k" filtered_sample [15:0] $end
$upscope $end
$scope module counter_inst $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 1 T rst $end
$var reg 6 l" current_count [5:0] $end
$upscope $end
$scope module delay_pipeline_inst $end
$var wire 1 B clk $end
$var wire 6 m" current_count [5:0] $end
$var wire 16 n" i_signal_sample [15:0] $end
$var wire 16 o" input_mux [15:0] $end
$var wire 16 p" o_delayed_sample [15:0] $end
$var wire 1 T rst $end
$var wire 1 j phase_63 $end
$var parameter 32 q" NUMBER_OF_PIPE $end
$var integer 32 r" pipe_index [31:0] $end
$upscope $end
$scope module input_register_inst $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 16 s" i_coeffs_in [15:0] $end
$var wire 6 t" i_write_address [5:0] $end
$var wire 1 Z i_write_done $end
$var wire 1 ] i_write_enable $end
$var wire 1 T rst $end
$var reg 16 u" o_coeffs_in [15:0] $end
$var reg 6 v" o_write_address [5:0] $end
$var reg 1 f o_write_done $end
$var reg 1 e o_write_enable $end
$upscope $end
$scope module phase_check_inst $end
$var wire 1 C clk_enable $end
$var wire 1 q control_phase_bar $end
$var wire 6 w" current_count [5:0] $end
$var wire 1 j phase_63 $end
$var wire 1 k phase_0 $end
$upscope $end
$scope module write_done_capture_inst $end
$var wire 1 B clk $end
$var wire 1 C clk_enable $end
$var wire 1 r coeffs_en $end
$var wire 1 q i_control_phase_bar $end
$var wire 1 Z i_write_done $end
$var wire 1 m o_write_done_capture $end
$var wire 1 j phase_63 $end
$var wire 1 T rst $end
$var wire 1 x" w_write_done_edge_bar $end
$var wire 1 y" w_write_done_short $end
$var wire 1 z" w_write_done_capture_in $end
$var reg 1 l o_write_done_edge $end
$var reg 1 {" r_phase_63 $end
$var reg 1 |" r_write_done_capture $end
$upscope $end
$upscope $end
$scope begin DataHoldRegister_temp_process2 $end
$upscope $end
$scope begin ceout_delayLine $end
$upscope $end
$scope begin slow_clock_enable $end
$upscope $end
$scope begin tb_enb_delay $end
$upscope $end
$scope task coeffs_in_data_log_task $end
$var reg 14 }" addr [13:0] $end
$var reg 1 ~" clk $end
$var reg 1 !# done $end
$var reg 1 "# rdenb $end
$var reg 1 ## reset $end
$upscope $en