pub module wishbone_bridge #(
  param ADDRESS_WIDTH:  u32 = 8
)(
  i_clk:        input   clock,
  i_rst:        input   reset,
  bus_if:       modport rggen::rggen_bus_if::slave,
  wishbone_if:  modport rggen::rggen_wishbone_if::master
){
  inst u_bridge: rggen::rggen_wishbone_bridge #(
    ADDRESS_WIDTH:  ADDRESS_WIDTH
  )(
    i_clk:        i_clk,
    i_rst:        i_rst,
    bus_if:       bus_if,
    wishbone_if:  wishbone_if
  );
}
