$date
	Sun Oct 23 06:17:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#191318
b10011 &
b10011 %
1$
b10011 !
1"
#191319
0"
#191322
b111010 &
b111010 %
#191326
b11101 &
b11101 %
#191330
b1011000 &
b1011000 %
#191334
b101100 &
b101100 %
#191338
b10110 &
b10110 %
#191342
b1011 &
b1011 %
#191346
b100010 &
b100010 %
#191350
b10001 &
b10001 %
#191354
b110100 &
b110100 %
#191358
b11010 &
b11010 %
#191362
b1101 &
b1101 %
#191366
b101000 &
b101000 %
#191370
b10100 &
b10100 %
#191374
b1010 &
b1010 %
#191378
b101 &
b101 %
#191382
b10000 &
b10000 %
#191386
b1000 &
b1000 %
#191390
b100 &
b100 %
#191394
b10 &
b10 %
#191398
b1 &
1#
b1 %
#191402
b0 &
b0 %
0#
0$
#1145176
b10 !
1"
#1145178
b10 &
b10 %
1$
#1145179
0"
#1145182
b1 &
1#
b1 %
#1145186
b0 &
b0 %
0#
0$
#2215403
b1101 !
1"
#2215406
b1101 &
b1101 %
1$
#2215407
0"
#2215410
b101000 &
b101000 %
#2215414
b10100 &
b10100 %
#2215418
b1010 &
b1010 %
#2215422
b101 &
b101 %
#2215426
b10000 &
b10000 %
#2215430
b1000 &
b1000 %
#2215434
b100 &
b100 %
#2215438
b10 &
b10 %
#2215442
b1 &
b1 %
1#
#2215446
b0 &
0#
b0 %
0$
#4500012
