
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/CS683/Tracefiles/Project/437.leslie3d-149B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3827576 heartbeat IPC: 2.61262 cumulative IPC: 2.61262 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 7650518 heartbeat IPC: 2.61579 cumulative IPC: 2.6142 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 25000005 cycles: 9562107 (Simulation time: 0 hr 0 min 59 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 13140737 heartbeat IPC: 1.82142 cumulative IPC: 1.39718 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 20302775 heartbeat IPC: 1.39625 cumulative IPC: 1.39656 (Simulation time: 0 hr 1 min 52 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 27479741 heartbeat IPC: 1.39335 cumulative IPC: 1.39527 (Simulation time: 0 hr 2 min 28 sec) 
Finished CPU 0 instructions: 25000000 cycles: 17917635 cumulative IPC: 1.39527 (Simulation time: 0 hr 2 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39527 instructions: 25000000 cycles: 17917635
cpu0_DTLB TOTAL     ACCESS:    6129094  HIT:    6119894  MISS:       9200
cpu0_DTLB LOAD      ACCESS:    5534216  HIT:    5525651  MISS:       8565
cpu0_DTLB RFO       ACCESS:     594878  HIT:     594243  MISS:        635
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.8016 cycles
cpu0_ITLB TOTAL     ACCESS:     165631  HIT:     165631  MISS:          0
cpu0_ITLB LOAD      ACCESS:     165631  HIT:     165631  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       9200  HIT:       7807  MISS:       1393
cpu0_STLB LOAD      ACCESS:       8565  HIT:       7172  MISS:       1393
cpu0_STLB RFO       ACCESS:        635  HIT:        635  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 176.953 cycles
cpu0_L1D TOTAL     ACCESS:    6803880  HIT:    6516591  MISS:     287289
cpu0_L1D LOAD      ACCESS:    5860395  HIT:    5617620  MISS:     242775
cpu0_L1D RFO       ACCESS:     942124  HIT:     897985  MISS:      44139
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1361  HIT:        986  MISS:        375
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.0458 cycles
cpu0_L2C TOTAL     ACCESS:     362949  HIT:     230503  MISS:     132446
cpu0_L2C LOAD      ACCESS:     242774  HIT:     115156  MISS:     127618
cpu0_L2C RFO       ACCESS:      44137  HIT:      39808  MISS:       4329
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      75663  HIT:      75195  MISS:        468
cpu0_L2C TRANSLATION ACCESS:        375  HIT:        344  MISS:         31
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.594 cycles
LLC TOTAL     ACCESS:     162414  HIT:      72334  MISS:      90080
LLC LOAD      ACCESS:     127618  HIT:      38435  MISS:      89183
LLC RFO       ACCESS:       4329  HIT:       4302  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      30436  HIT:      29570  MISS:        866
LLC TRANSLATION ACCESS:         31  HIT:         27  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 224.47 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8868  ROW_BUFFER_MISS:      80327
 DBUS AVG_CONGESTED_CYCLE:    3.92412
 WQ ROW_BUFFER_HIT:       4068  ROW_BUFFER_MISS:      18301  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.224% MPKI: 0.47248 Average ROB Occupancy at Mispredict: 326.554
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.47248
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

