- en: <!--yml
  id: totrans-split-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-split-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-27 13:19:55'
  id: totrans-split-2
  prefs: []
  type: TYPE_NORMAL
  zh: 'date: 2024-05-27 13:19:55'
- en: -->
  id: totrans-split-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: 'Intel’s 14A Magic Bullet: Directed Self-Assembly (DSA)'
  id: totrans-split-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 英特尔的14A魔术子弹：定向自组装（DSA）
- en: 来源：[https://www.semianalysis.com/p/intels-14a-magic-bullet-directed](https://www.semianalysis.com/p/intels-14a-magic-bullet-directed)
  id: totrans-split-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://www.semianalysis.com/p/intels-14a-magic-bullet-directed](https://www.semianalysis.com/p/intels-14a-magic-bullet-directed)
- en: Intel’s 18A node gets most of the spotlight recently – with an ongoing battle
    between TSMC’s and Intel’s management teams on the merits of TSMC N2 vs Intel’s
    18A. However, it is 14A that will be the make-or-break node for Intel Foundry.
    Winning customers starts with process technology, and Intel is betting big here,
    but they need a generation where everyone gets comfortable. Customers will use
    18A to dip their toes in the Intel waters with less critical chips that are not
    core to their business; if all goes well, they will look to 14A as the main process
    for their linchpin designs – think the largest, expensive dies like AI accelerators,
    CPUS, and potentially even mobile in 2027.
  id: totrans-split-6
  prefs: []
  type: TYPE_NORMAL
  zh: 近期，英特尔的18A节点成为了焦点，台积电与英特尔管理团队就台积电N2与英特尔18A的优劣进行持续较量。然而，对于英特尔Foundry来说，14A将是决定成败的关键节点。赢得客户始于工艺技术，而英特尔在此大举投资，但他们需要一个让每个人都感到舒适的世代。客户将使用18A试水英特尔的水域，生产不那么关键的芯片，这些芯片不是其核心业务的组成部分；如果一切顺利，他们将把14A作为其关键设计的主要工艺，考虑到类似2027年的AI加速器、CPU和潜在的移动设备等最大、最昂贵的芯片。
- en: Intel will need to win their business to make its IDM 2.0 foundry strategy work,
    or else they will not have enough scale and volume to compete given their internal
    product business will continue to lose market share for the next few years. It
    simply isn’t possible to run a leading-edge foundry without multiple large, leading-edge
    customers.
  id: totrans-split-7
  prefs: []
  type: TYPE_NORMAL
  zh: 英特尔需要赢得他们的业务，以使其IDM 2.0 Foundry战略奏效，否则，由于其内部产品业务在未来几年将继续失去市场份额，他们将没有足够的规模和容量来竞争。在多个大型领先客户的支持下，领先的尖端Foundry根本无法运行。
- en: Intel will be the first, by a margin of years, to adopt ASML’s high-NA EUV lithography
    scanners in high volume manufacturing. Both TSMC and Samsung have only ordered
    tools for R&D. Intel, perhaps trying to correct for being late to the low-NA game,
    has been high-NA’s loudest and strongest champion. With the first customer-owned
    example now being installed in their Hillsboro fab, Intel will have a head start
    on R&D and real-world experience with high-NA scanners.
  id: totrans-split-8
  prefs: []
  type: TYPE_NORMAL
  zh: 英特尔将是首个大规模采用ASML的高数值孔径（NA）EUV光刻扫描仪的公司，领先几年。而台积电和三星仅为研发订购了工具。英特尔，或许试图弥补在低数值孔径游戏中落后的缺失，一直是高数值孔径（NA）最热烈、最坚定的支持者。随着第一个客户拥有的示例现在在其Hillsboro工厂安装，英特尔在研发和实际经验上已经领先使用高数值孔径（NA）扫描仪。
- en: But there is the question of economics. Our model shows that high-NA single
    exposure is [more expensive than low-NA double patterning](https://www.semianalysis.com/p/asml-dilemma-high-na-euv-is-worse).
  id: totrans-split-9
  prefs: []
  type: TYPE_NORMAL
  zh: 但经济问题也是一个问题。我们的模型显示，高数值孔径（NA）的单次曝光[比低数值孔径（NA）的双重图案化](https://www.semianalysis.com/p/asml-dilemma-high-na-euv-is-worse)更昂贵。
- en: 'And other chipmakers have publicly signaled that high-NA is too expensive through
    both their low orders and with public commentary:'
  id: totrans-split-10
  prefs: []
  type: TYPE_NORMAL
  zh: 其他芯片制造商也公开表示，高数值孔径（NA）太昂贵，通过少量订单和公开评论来表明：
- en: Technology itself is of no value. Only what can serve your customer. So we always
    work with our customers to give them the best transistor technology and the best
    power-efficient technology and at a reasonable cost, okay? And more importantly,
    the technology maturity that -- in the high-volume production, that's all important.
    Everything. Everything counted together. So we -- every time we know that there
    are some new structure, new tools such as high-NA EUV, we look at it carefully,
    look at the maturity of the tools, look at the cost of the tools and look at the
    schedule of that -- how to achieve it. We always make the right decision at the
    right moment to serve our customer.
  id: totrans-split-11
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 技术本身毫无价值。只有能够服务于客户的才有价值。因此，我们始终与客户合作，为他们提供最佳的晶体管技术和最佳的功率效率技术，而且价格合理，好吗？更重要的是，技术的成熟度——在大规模生产中，这一切都很重要。每一点都重要。因此，每次我们知道有一些新的结构、新的工具，比如高数值孔径的EUV，我们都会仔细研究，看看工具的成熟度、成本和达成进度。我们始终在合适的时刻做出正确的决策，以服务于我们的客户。
- en: C.C. Wei, TSMC Vice Chairman & CEO
  id: totrans-split-12
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 台积电副董事长兼首席执行官**魏哲家**（C.C. Wei）
- en: 'Why, then, would Intel Foundry bet its future on high-NA if it is more expensive?
    At SPIE Lithography and Advanced Patterning, and now more recently with Intel’s
    new announcement, we finally heard the answer: **directed-self assembly (DSA)**,
    Intel’s magic bullet that dramatically lowers lithography costs.'
  id: totrans-split-13
  prefs: []
  type: TYPE_NORMAL
  zh: 那么，为什么英特尔Foundry会把未来押注在高NA上，尽管它更昂贵？在SPIE光刻和先进图案工艺会议上，现在又在英特尔的新声明中，我们终于听到了答案：**定向自组装（DSA）**，英特尔的魔法子弹，大幅降低光刻成本。
- en: Below we’ll discuss what DSA is, how it could potentially make high-NA economical,
    go through the technical details of how DSA works, and the risks involved with
    adopting this new technology. We’ll also show an updated cost model including
    high-NA + DSA, talk through the potential applications beyond critical layers
    on leading-edge logic, and finish with the implications for the companies involved
    – Intel, TSMC, the single source DSA materials supplier who could benefit, ASML
    future outlook with tool orders which is quite non-consensus from the drama of
    yesterday’s earnings, and more on 14A challenges.
  id: totrans-split-14
  prefs: []
  type: TYPE_NORMAL
  zh: 以下我们将讨论DSA是什么，它如何潜在地使高NA经济化，详细介绍DSA工作的技术细节以及采用这种新技术所涉及的风险。我们还将展示一个包括高NA + DSA的更新成本模型，探讨超前逻辑的关键层次之外的潜在应用，并深入讨论涉及的公司的影响
    – Intel、TSMC、可能受益的单一来源DSA材料供应商，ASML在工具订单方面的未来展望，这与昨天收益戏剧性非一致，以及更多关于14A挑战的内容。
- en: The main challenge driving high cost on high-NA is the critical dimension (CD)
    vs. dose curve and its flow-through to throughput and cost per wafer. Critical
    dimension is the width of the smallest line or space that can be imaged by a lithography
    scanner. Achieving good image quality at lower CDs requires exponentially higher
    doses. Because of limited light source power, delivering higher doses means the
    scanner must run more slowly, waiting for enough photons to reach each exposure
    field. Running slowly means fewer wafers produced by the scanner, which translates
    to a big cost increase when using a tool depreciating by  more than $150,000 per
    day. For a more detailed discussion, see [our piece on high-NA cost](https://www.semianalysis.com/p/asml-dilemma-high-na-euv-is-worse).
  id: totrans-split-15
  prefs: []
  type: TYPE_NORMAL
  zh: 高NA成本的主要挑战在于关键尺寸（CD）与剂量曲线及其对吞吐量和每片晶圆成本的影响。关键尺寸是光刻扫描仪可以成像的最小线宽或间隙。在较低CD上实现良好的图像质量需要指数级别更高的剂量。由于光源功率有限，传递更高的剂量意味着扫描仪必须以更慢的速度运行，等待足够的光子达到每个曝光场。慢速运行意味着扫描仪生产的晶圆更少，这在使用每天折旧超过15万美元的工具时会导致大幅成本增加。有关更详细的讨论，请参阅我们关于高NA成本的文章。
- en: Lower exposure doses allow the scanner to run at or close to its maximum, stage-limited
    throughput. While normally the image quality would be unacceptably poor, with
    directed self assembly it can be rectified. Directed Self Assembly (DSA) is a
    nanopatterning technique that utilizes the self-organizing properties of block
    copolymers, guided by pre-patterned templates. In simple terms, it can repair
    the feature, dramatically reducing the dose required and actually improving the
    final pattern quality.
  id: totrans-split-16
  prefs: []
  type: TYPE_NORMAL
  zh: 降低曝光剂量使得扫描仪能够以接近或接近其最大的阶段限制吞吐量运行。虽然通常图像质量会不可接受地差，但通过定向自组装可以加以修正。定向自组装（DSA）是一种利用块共聚物的自组织特性的纳米图案化技术，由预图案化模板引导。简单来说，它可以修复特征，显著减少所需的剂量，并实际改善最终的图案质量。
- en: 'The mechanism of DSA is there in the name: a chemical that is “self-assembling”
    and does so in the location where it is “directed.”'
  id: totrans-split-17
  prefs: []
  type: TYPE_NORMAL
  zh: DSA的机制就在其名字中：一种化学物质“自组装”，并在其“定向”的位置进行这种自组装。
- en: 'DSA integration flow, *Source: (Han, E. et al. "DSA materials and processes
    development for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956
    (2024))*'
  id: totrans-split-18
  prefs: []
  type: TYPE_NORMAL
  zh: DSA集成流程，*来源：(韩E.等人，“DSA材料和过程开发用于≤ P24 EUV抗光刻线/空间图案修正”，SPIE 12956 (2024))*
- en: “Self-assembly,” despite the complex chemistry behind it, is an intuitive concept
    – components that start off randomly arranged organize into a useful structure
    when energy is added to the system. Imagine (this is slightly hyperbolic) a Lego
    set that builds itself when you bake it in an oven.
  id: totrans-split-19
  prefs: []
  type: TYPE_NORMAL
  zh: “自组装”，尽管背后的化学过程复杂，却是一个直观的概念 – 在能量输入到系统后，开始随机排列的组件会组织成有用的结构。想象一下（这有点夸张）把乐高放进烤箱里后能自己组装成一套玩具。
- en: 'Self-assembly of a block copolymer: the blocks organize themselves when heated,
    *Source: (Gornev, E et al. "Cellular automata method for directed self-assembly
    modeling," Proc. SPIE 11022 (2019))*'
  id: totrans-split-20
  prefs: []
  type: TYPE_NORMAL
  zh: 块共聚物的自组装：当加热时，这些块会自行组织，*来源：(戈尔涅夫E.等人，“用于定向自组装建模的元胞自动机方法”，SPIE 11022 (2019))*
- en: Chemically, this behavior is achieved with a block co-polymer (BCP). Two polymers,
    only a handful to dozen nanometers long, are linked by a covalent bond to form
    the BCP. The current state-of-the-art polymer used is polystyrene-block-poly(methyl
    methacrylate), abbreviated as PS-*b*-PMMA.
  id: totrans-split-21
  prefs: []
  type: TYPE_NORMAL
  zh: 化学上，这种行为是通过嵌段共聚物（BCP）实现的。两种聚合物，每种只有几到十几纳米长，通过共价键连接形成BCP。目前使用的最先进聚合物是聚苯乙烯-嵌段-聚甲基丙烯酸甲酯，简称为PS-*b*-PMMA。
- en: The two polymers, PS and PMMA, do not mix well. Just like oil and water, PS
    is a nonpolar molecule while PMMA is polar – they naturally will separate into
    layers, as that’s the lowest energy arrangement. PS-*b­*-PMMA, naturally *wants*
    to arrange into a regular, orderly pattern of layers. Adding energy in the form
    of heat allows the molecules to more quickly find this equilibrium arrangement.
  id: totrans-split-22
  prefs: []
  type: TYPE_NORMAL
  zh: PS和PMMA这两种聚合物不会很好地混合。就像油和水一样，PS是非极性分子，而PMMA是极性分子——它们自然会分层，因为这是能量最低的排列方式。PS-*b­*-PMMA自然希望形成规则、有序的层状图案。通过加热形式添加能量，分子可以更快地找到这种平衡排列。
- en: In practice, this means coating a wafer with PS-*b­*-PMMA and baking it for
    less than an hour results in a regular pattern of PS and PMMA alternating lines,
    each ~20nm wide. If that sounds like a good starting point for producing ultra-thin
    metal wires to connect billions of transistors together (an M0 layer in leading-edge
    logic)... you’d be correct.
  id: totrans-split-23
  prefs: []
  type: TYPE_NORMAL
  zh: 在实践中，这意味着涂覆PS-*b­*-PMMA晶圆，并在少于一小时内烘烤，结果会得到PS和PMMA交替排列的规则图案，每条线大约20纳米宽。如果这听起来像是生产超薄金属线连接数十亿个晶体管的良好起点（领先逻辑中的M0层）...
    那么你是正确的。
- en: But this method of self-assembly alone is pretty useless, since the placement
    and orientation of the lines is more or less random. It needs to be guided, and
    that’s where lithography comes in.
  id: totrans-split-24
  prefs: []
  type: TYPE_NORMAL
  zh: 但是仅靠自组装这种方法是相当无用的，因为线的位置和方向基本上是随机的。它需要被引导，这就是光刻的作用。
- en: 'Single EUV exposure vs. resist rectification with EUV + DSA. The lower middle
    image shows self-assembly without a guide pattern: looks neat, but not useful
    for integrated circuits, *Source: (Han, E. et al. "DSA materials and processes
    development for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956
    (2024))*'
  id: totrans-split-25
  prefs: []
  type: TYPE_NORMAL
  zh: 单一EUV曝光与EUV + DSA的光刻胶修正比较。下中部的图像显示了没有导向图案的自组装：看起来整齐，但对集成电路没有用处，*来源：(Han, E.
    et al. "DSA materials and processes development for ≤ P24 EUV resist L/S pattern
    rectification," Proc. SPIE 12956 (2024))*
- en: 'An EUV exposure is used to produce the guide pattern: this defines the orientation
    and position of the self-assembly. The process is very similar to a normal EUV
    lithography flow, except the pattern is transferred from photoresist to a special
    underlayer customized for DSA. This underlayer has a chemical affinity for only
    one of the block copolymers. With this patterned underlayer, during the bake the
    copolymers will not only align relative to each other but also relative to the
    underlayer – so the line placement is exactly where desired.'
  id: totrans-split-26
  prefs: []
  type: TYPE_NORMAL
  zh: 使用EUV曝光来制造导向图案：这定义了自组装的方向和位置。该过程与常规EUV光刻工艺流程非常相似，不同之处在于图案从光阻转移到专为DSA定制的特殊底层。这种底层对其中一种嵌段共聚物具有化学亲和性。通过这种有图案的底层，在烘烤过程中，共聚物不仅会相对于彼此排列，还会相对于底层排列，从而确保线的放置精确到位。
- en: 'Chemical “magic” of DSA: block copolymer self-assembles in lines, aligned with
    a guide pattern underneath, Source: *(Han, E. et al. "DSA materials and processes
    development for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956
    (2024)) & SemiAnalysis*'
  id: totrans-split-27
  prefs: []
  type: TYPE_NORMAL
  zh: DSA的化学“魔力”：嵌段共聚物在线条中自组装，与下方导向图案对齐，来源：*(Han, E. et al. "DSA materials and processes
    development for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956
    (2024)) & SemiAnalysis*
- en: The critical dimension of these lines is defined by the length of each polymer
    chain. This means the BCP can be customized to print features as small (or large)
    as the polymer chains can be produced. The leading manufacturer of DSA chemicals
    in this application, has shown a 9nm CD with the possibility to go smaller. This
    is good enough to compliment high-NA EUV.
  id: totrans-split-28
  prefs: []
  type: TYPE_NORMAL
  zh: 这些线的关键尺寸由每种聚合物链的长度定义。这意味着BCP可以定制成印刷小到聚合物链能够生产的特征。在这个应用中，领先的DSA化学品制造商展示了9纳米的CD，并有可能进一步减小。这足以满足高NA
    EUV的要求。
- en: 'And here’s the key detail for the EUV-produced guide pattern: it can be produced
    with much lower doses. The DSA molecules self-assemble into lines with very low
    line edge roughness (LER), regardless of the LER of the guide pattern. They will
    align with the *average* of the guide pattern. As long as the guide pattern is
    placed accurately (which it can be, EUV overlay is very good), the LER of the
    EUV exposure can be poor – DSA can heal it. Relaxing image quality requirements
    for the EUV exposure means the dose can be reduced by 50% or more.'
  id: totrans-split-29
  prefs: []
  type: TYPE_NORMAL
  zh: 而对于EUV生产的引导图案的关键细节在这里：它可以通过更低的剂量产生。DSA分子自组装成具有非常低线边粗糙度（LER）的线条，无论引导图案的LER如何。它们将与引导图案的*平均*对齐。只要引导图案放置准确（它可以是，EUV叠加非常好），EUV曝光的LER可以很差——DSA可以修复它。放宽EUV曝光的图像质量要求意味着剂量可以减少50%甚至更多。
- en: 'Healing with DSA vastly improves low-dose EUV image quality flow, Source: (Han,
    E. et al. "DSA materials and processes development for ≤ P24 EUV resist L/S pattern
    rectification," Proc. SPIE 12956 (2024))'
  id: totrans-split-30
  prefs: []
  type: TYPE_NORMAL
  zh: 使用DSA进行治疗大大改善了低剂量EUV图像质量流，来源：（Han, E. et al. "DSA materials and processes development
    for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956 (2024)）
- en: We use the 50% number for dose reduction as a reasonable assumption based on
    existing, replicated work. Early R&D work from Intel using a “novel underlayer”
    that can be patterned directly with EUV exposure, rather than by pattern transfer
    from photoresist, shows 25 mJ/cm² dose is viable – a 3-4x reduction. If this is
    what can be brought to production, then the cost savings are much higher than
    even what we model below conservatively.
  id: totrans-split-31
  prefs: []
  type: TYPE_NORMAL
  zh: 我们使用50%的剂量减少数作为基于现有复制工作的合理假设。英特尔早期的研发工作使用了一种“新型底层”，可以直接通过EUV曝光进行图案化，而不是通过光刻胶的图案转移，显示出25
    mJ/cm²的剂量是可行的——降低了3-4倍。如果这可以推广到生产中，那么成本节约甚至比我们下面保守估计的还要高。
- en: 'EUV doses of just 25 mJ/cm² can be achieved with a patternable underlayer +
    DSA, *Source: (Han, E. et al. "DSA materials and processes development for ≤ P24
    EUV resist L/S pattern rectification," Proc. SPIE 12956 (2024))*'
  id: totrans-split-32
  prefs: []
  type: TYPE_NORMAL
  zh: 可以通过可图案化底层 + DSA实现只有25 mJ/cm²的EUV剂量，*来源：（Han, E. et al. "DSA materials and processes
    development for ≤ P24 EUV resist L/S pattern rectification," Proc. SPIE 12956
    (2024)）*
- en: 'The final piece of the patterning puzzle is a dry etch: PS-*b*-PMMA can be
    selectively etched so just the polar molecule (PMMA) is removed. PS becomes the
    line, PMMA leaves the space – it ends up acting more or less the same as developed
    photoresist, so the typical post-develop integration flows (pattern transfer to
    hardmask, SOC, substrate, etc.) can be used.'
  id: totrans-split-33
  prefs: []
  type: TYPE_NORMAL
  zh: 图案化拼图的最后一部分是干法刻蚀：PS-*b*-PMMA可以选择性地刻蚀，因此只移除极性分子（PMMA）。PS成为线条，PMMA留下空间——它最终表现得几乎与开发后的光刻胶相同，因此可以使用典型的后开发集成流程（将图案转移到硬掩膜、SOC、衬底等）。
- en: 'Ultimately the experimental results speak for themselves. Intel showed exceptional
    yield results for a self-aligned EUV litho-etch-litho-etch scheme when using DSA
    to rectify the pattern:'
  id: totrans-split-34
  prefs: []
  type: TYPE_NORMAL
  zh: 最终的实验结果不言自明。英特尔在使用DSA矫正图案时展示了异常的产量结果，采用了自对准EUV光刻-蚀刻-光刻-蚀刻方案：
- en: 'Substantial yield improvement on low pitch metal & via layers by using DSA,
    Source: Intel'
  id: totrans-split-35
  prefs: []
  type: TYPE_NORMAL
  zh: 使用DSA显著提高了低间距金属和过孔层的产量，来源：英特尔
- en: So far this is a near-perfect story for DSA. Given the product described above,
    every chipmaker would be using it for every EUV layer. But at the moment they
    are not. It’s been stuck in research for well over a decade. Why?
  id: totrans-split-36
  prefs: []
  type: TYPE_NORMAL
  zh: 到目前为止，这对于DSA来说几乎是一个完美的故事。考虑到上述描述的产品，每个芯片制造商都会在每个EUV层中使用它。但是目前他们并没有。这项技术已经停滞研究超过十年。为什么呢？
- en: '[Get 20% off a group subscription](https://www.semianalysis.com/subscribe?group=true&coupon=fe141654)'
  id: totrans-split-37
  prefs: []
  type: TYPE_NORMAL
  zh: '[享受团体订阅的8折优惠](https://www.semianalysis.com/subscribe?group=true&coupon=fe141654)'
- en: Below we’ll discuss the risks Intel has with adopting this new technology. We’ll
    also show an updated cost model including high-NA + DSA, talk through the potential
    applications beyond just critical layers on leading-edge logic, and finish with
    the implications for the companies involved – Intel, TSMC, the single source DSA
    materials supplier who could benefit, ASML future outlook with tool orders which
    is quite non-consensus from the drama of yesterday, and more on 14A challenges.
  id: totrans-split-38
  prefs: []
  type: TYPE_NORMAL
  zh: 接下来我们将讨论英特尔在采用这项新技术时面临的风险。我们还将展示一个包括高数值孔径（high-NA）+ DSA的更新成本模型，讨论超前逻辑的关键层以外的潜在应用，并深入探讨涉及的公司——英特尔、台积电，以及可能受益的单一来源DSA材料供应商，ASML在工具订单方面的未来展望，这与昨天的戏剧性事件相比是相当非共识的，还有关于14A挑战的更多内容。
