// Seed: 2851068750
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  logic id_3 = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7, id_8;
  type_1 id_9 (
      .id_0(id_1),
      .id_1(id_2)
  );
  type_17(
      1 | "", id_7
  );
  assign id_7 = 1;
  type_2 id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1 | 1),
      .id_3(1),
      .id_4(1)
  );
  logic id_11;
endmodule
