
---------- Begin Simulation Statistics ----------
final_tick                               866669320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    94147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10853.22                       # Real time elapsed on the host
host_tick_rate                               79853645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018516772                       # Number of instructions simulated
sim_ops                                    1021798436                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.866669                       # Number of seconds simulated
sim_ticks                                866669320000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.290812                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118614359                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135884129                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15164037                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        183720156                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16303875                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16366064                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           62189                       # Number of indirect misses.
system.cpu0.branchPred.lookups              234192259                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662834                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819896                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9068404                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017542                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28753476                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466247                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40427653                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415486                       # Number of instructions committed
system.cpu0.commit.committedOps             893237596                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1559127172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1144556500     73.41%     73.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242445759     15.55%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60664309      3.89%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54426385      3.49%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15936977      1.02%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5869106      0.38%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2259802      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4214858      0.27%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28753476      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1559127172                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341558                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525044                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414504                       # Number of loads committed
system.cpu0.commit.membars                    1641861                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641870      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125128     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234388     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762388     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237596                       # Class of committed instruction
system.cpu0.commit.refs                     390996811                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415486                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237596                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.908678                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.908678                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            208798987                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6100239                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117951700                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             953961073                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               660636105                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                689401565                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9077698                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11161667                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3408747                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  234192259                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176310901                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    907548510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3975262                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     971326500                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30346718                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137491                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         648600867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134918234                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570250                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1571323102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859138                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               860584474     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540393673     34.39%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               105082454      6.69%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50404303      3.21%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7517629      0.48%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5435390      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  233458      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643295      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28426      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1571323102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132010616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9109776                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226972846                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545474                       # Inst execution rate
system.cpu0.iew.exec_refs                   413685603                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113455630                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              173994682                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            299196335                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            825186                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4759339                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           114953840                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          933657775                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300229973                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3397656                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929124761                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                870166                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2956829                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9077698                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4763890                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18068561                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11840                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9845                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3648977                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18781831                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4371533                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9845                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       643039                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8466737                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383723332                       # num instructions consuming a value
system.cpu0.iew.wb_count                    922641520                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857882                       # average fanout of values written-back
system.cpu0.iew.wb_producers                329189189                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541668                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     922672952                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131533824                       # number of integer regfile reads
system.cpu0.int_regfile_writes              589824917                       # number of integer regfile writes
system.cpu0.ipc                              0.523923                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523923                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643398      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505654202     54.22%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839636      0.84%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302131743     32.40%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113614216     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932522418                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     999373                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001072                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 172760     17.29%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                714189     71.46%     88.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112421     11.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931878323                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3437428053                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    922641453                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        974086688                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 931190543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932522418                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2467232                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40420175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60880                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           985                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12820229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1571323102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793927                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          880281262     56.02%     56.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          496325561     31.59%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160011369     10.18%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26940726      1.71%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4254855      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2950702      0.19%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             384845      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120315      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53467      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1571323102                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547469                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9058554                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1449400                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           299196335                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          114953840                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1542                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1703333718                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    30004929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184275733                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167223                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5398354                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               672634742                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7411165                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6337                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1154172814                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             947177695                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          608395000                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                680360446                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11654158                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9077698                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24694004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39227772                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1154172758                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        280479                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4661                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12036764                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4659                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2464019692                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1879532355                       # The number of ROB writes
system.cpu0.timesIdled                       20373180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1498                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.075590                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9261962                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11284673                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2093410                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14305589                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            240134                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         352521                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          112387                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16577383                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24303                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1599588                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300310                       # Number of branches committed
system.cpu1.commit.bw_lim_events               758618                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15869110                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845460                       # Number of instructions committed
system.cpu1.commit.committedOps              42665315                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234821859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181692                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778848                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    215298365     91.69%     91.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9755282      4.15%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3694195      1.57%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3371086      1.44%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104840      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       195867      0.08%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564496      0.24%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79110      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       758618      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234821859                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317290                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40179676                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552328                       # Number of loads committed
system.cpu1.commit.membars                    1639383                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639383      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24989126     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371975     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664690      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665315                       # Class of committed instruction
system.cpu1.commit.refs                      16036677                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845460                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665315                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.701229                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.701229                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189836860                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               499249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8589474                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              65129118                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12445839                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31912178                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1600693                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               536597                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1896202                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16577383                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9434029                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224266912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               361236                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      69230386                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4189030                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069486                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11330307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9502096                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290188                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237691772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.763939                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193784030     81.53%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27487058     11.56%     93.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10504317      4.42%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3620723      1.52%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  965657      0.41%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  590699      0.25%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  708697      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3474      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27117      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237691772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         878765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1642360                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11901195                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209019                       # Inst execution rate
system.cpu1.iew.exec_refs                    18198983                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5273863                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              168273559                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15386307                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1205139                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1655405                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6562561                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58517526                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12925120                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1619558                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49865802                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                804100                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               721081                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1600693                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2304399                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          223915                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10766                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2290                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2023                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3833979                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2078212                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2290                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       639069                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1003291                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25206034                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48999732                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.801989                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20214967                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205389                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49027167                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63854089                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31225223                       # number of integer regfile writes
system.cpu1.ipc                              0.175401                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175401                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639598      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31145303     60.49%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14101683     27.39%     91.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4598625      8.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51485360                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     924733                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017961                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 149858     16.21%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677938     73.31%     89.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96934     10.48%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50770480                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         341649439                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48999720                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74370847                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  54921879                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51485360                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3595647                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15852210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62241                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1135986                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9886606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237691772                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216606                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204475711     86.03%     86.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21933318      9.23%     95.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6993807      2.94%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2530974      1.06%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1215156      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266176      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             182613      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67812      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26205      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237691772                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215808                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8415550                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1537471                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15386307                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6562561                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu1.numCycles                       238570537                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1494761660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174958031                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215582                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4201520                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14380251                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                711634                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7621                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80297155                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62602786                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39706316                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31446608                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10202885                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1600693                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15284102                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12490734                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        80297143                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22087                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9043723                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           814                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   292596574                       # The number of ROB reads
system.cpu1.rob.rob_writes                  119943853                       # The number of ROB writes
system.cpu1.timesIdled                          36245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.281808                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11482062                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13463671                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3258861                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17466318                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            251335                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         355734                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          104399                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20105993                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24787                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819668                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2170328                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231463                       # Number of branches committed
system.cpu2.commit.bw_lim_events               704478                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       28988719                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41655758                       # Number of instructions committed
system.cpu2.commit.committedOps              42475635                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232729092                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182511                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777497                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213251907     91.63%     91.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9716077      4.17%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3696263      1.59%     97.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3381813      1.45%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1082740      0.47%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       200591      0.09%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       614707      0.26%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80516      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       704478      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232729092                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318100                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997366                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489733                       # Number of loads committed
system.cpu2.commit.membars                    1639399                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639399      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24874208     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309401     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652486      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42475635                       # Class of committed instruction
system.cpu2.commit.refs                      15961899                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41655758                       # Number of Instructions Simulated
system.cpu2.committedOps                     42475635                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.729418                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.729418                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            177141571                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1093350                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10140631                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              81800036                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16668488                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39499367                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2171332                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2160525                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2258396                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20105993                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12601698                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219240444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               781550                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      92965116                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6519730                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.084244                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15238824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11733397                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.389524                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237739154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.404748                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.916397                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181425282     76.31%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33290437     14.00%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14339344      6.03%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4945808      2.08%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  910831      0.38%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1246724      0.52%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1550741      0.65%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3406      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26581      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237739154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         924116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2212676                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13202766                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.218756                       # Inst execution rate
system.cpu2.iew.exec_refs                    18140893                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5248026                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              156242437                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19565031                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1963911                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1602473                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8054913                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           71447601                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12892867                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1633018                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52208918                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1135719                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               758270                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2171332                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2631919                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          223009                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10688                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2155                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2014                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8075298                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3582747                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2155                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       608766                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1603910                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26541857                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51331443                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788377                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20924986                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215079                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51357873                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67278890                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32282542                       # number of integer regfile writes
system.cpu2.ipc                              0.174538                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174538                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639625      3.05%      3.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33563678     62.34%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14064401     26.12%     91.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4574083      8.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53841936                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915245                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016999                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142739     15.60%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675668     73.82%     89.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96835     10.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53117541                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         346396177                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51331431                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        100420562                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  65564510                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53841936                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            5883091                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       28971965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57933                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3423376                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     20297774                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237739154                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.226475                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.653054                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202465687     85.16%     85.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           23844004     10.03%     95.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6985897      2.94%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2680522      1.13%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1220296      0.51%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             273072      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             176156      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67068      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26452      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237739154                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.225598                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12614131                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2290005                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19565031                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8054913                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       238663270                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1494668923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162529439                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107459                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3798727                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19552766                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                559391                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8653                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             96696239                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              76569521                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49124668                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38243510                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10674596                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2171332                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15218751                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22017209                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        96696227                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23356                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8527253                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   303487863                       # The number of ROB reads
system.cpu2.rob.rob_writes                  147944371                       # The number of ROB writes
system.cpu2.timesIdled                          34812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.668723                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11375372                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12015977                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3022143                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17589116                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            234843                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         534757                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          299914                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20692377                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22298                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819625                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2162147                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575173                       # Number of branches committed
system.cpu3.commit.bw_lim_events               658199                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29161252                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600068                       # Number of instructions committed
system.cpu3.commit.committedOps              43419890                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234626602                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185060                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775678                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214521403     91.43%     91.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10094379      4.30%     95.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3798234      1.62%     97.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3473871      1.48%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1157510      0.49%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       210130      0.09%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       628984      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        83892      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       658199      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234626602                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              291978                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40879042                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833880                       # Number of loads committed
system.cpu3.commit.membars                    1639335                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639335      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25389784     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653505     29.14%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737125      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43419890                       # Class of committed instruction
system.cpu3.commit.refs                      16390642                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600068                       # Number of Instructions Simulated
system.cpu3.committedOps                     43419890                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.642375                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.642375                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178921553                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               863533                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10331508                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82745232                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15648761                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40834754                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2163149                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2142555                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2087083                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20692377                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12411366                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222062253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               809430                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      94582135                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6046290                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086087                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14569898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11610215                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.393493                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239655300                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.408432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.904120                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181440695     75.71%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34469025     14.38%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15431051      6.44%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4857377      2.03%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  872916      0.36%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1073209      0.45%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1481594      0.62%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3131      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26302      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239655300                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         710264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2207930                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13404552                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221619                       # Inst execution rate
system.cpu3.iew.exec_refs                    18829541                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5383481                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158850151                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19822151                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1943036                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1851461                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8182348                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72563446                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13446060                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1799911                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53269609                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                964361                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               988708                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2163149                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2778949                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45342                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          237641                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13320                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2119                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1682                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7988271                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3625586                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2119                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       748945                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1458985                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26754624                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52272950                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.784624                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20992312                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217473                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52304204                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68504292                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32871391                       # number of integer regfile writes
system.cpu3.ipc                              0.177230                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177230                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639554      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34055978     61.84%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14655033     26.61%     91.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718809      8.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55069520                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     929414                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016877                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141212     15.19%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687564     73.98%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               100635     10.83%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54359365                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350788420                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52272938                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101707992                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66750208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55069520                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5813238                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29143555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64693                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3353638                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20483749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239655300                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229786                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658484                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203789602     85.03%     85.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23973315     10.00%     95.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7329703      3.06%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2757200      1.15%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1254211      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             281774      0.12%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             174934      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66607      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27954      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239655300                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229107                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12376528                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2348498                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19822151                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8182348                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       240365564                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1492966987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165418365                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610902                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3426320                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18342020                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                759107                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6201                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98548831                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78097172                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49850938                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39437708                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9658853                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2163149                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14270213                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22240036                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98548819                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         23845                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7998968                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           843                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306548232                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150196245                       # The number of ROB writes
system.cpu3.timesIdled                          26749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4326621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8581978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       699573                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88556                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58146000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4781469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116712918                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4870025                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1387067                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3049746                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1205499                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              855                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            530                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2938203                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2938155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1387067                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            78                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12907200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12907200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471997952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471997952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1287                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4326733                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4326733    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4326733                       # Request fanout histogram
system.membus.respLayer1.occupancy        23312450750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22030266003                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                281                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5297424308.510638                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31551471721.889473                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          137     97.16%     97.16% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.87% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265182188500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119732492500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 746936827500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12536346                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12536346                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12536346                       # number of overall hits
system.cpu2.icache.overall_hits::total       12536346                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        65352                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         65352                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        65352                       # number of overall misses
system.cpu2.icache.overall_misses::total        65352                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1585102000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1585102000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1585102000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1585102000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12601698                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12601698                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12601698                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12601698                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005186                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005186                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005186                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005186                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24254.835353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24254.835353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24254.835353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24254.835353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    94.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52255                       # number of writebacks
system.cpu2.icache.writebacks::total            52255                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        13065                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        13065                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        13065                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        13065                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        52287                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        52287                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        52287                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        52287                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1173877500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1173877500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1173877500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1173877500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004149                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004149                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004149                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004149                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22450.656951                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22450.656951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22450.656951                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22450.656951                       # average overall mshr miss latency
system.cpu2.icache.replacements                 52255                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12536346                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12536346                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        65352                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        65352                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1585102000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1585102000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12601698                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12601698                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24254.835353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24254.835353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        13065                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        13065                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        52287                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        52287                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1173877500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1173877500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22450.656951                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22450.656951                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.126525                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12422176                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52255                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           237.722247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400943000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.126525                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972704                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972704                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25255683                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25255683                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13548709                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13548709                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13548709                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13548709                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2581546                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2581546                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2581546                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2581546                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 335008167966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 335008167966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 335008167966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 335008167966                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16130255                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16130255                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16130255                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16130255                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160044                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160044                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160044                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160044                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129770.365496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129770.365496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129770.365496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129770.365496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2419346                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       374930                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37834                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4533                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.946345                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.711229                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012584                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012584                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1976004                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1976004                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1976004                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1976004                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605542                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605542                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605542                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605542                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70354779311                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70354779311                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70354779311                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70354779311                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037541                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037541                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037541                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037541                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116184.805201                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116184.805201                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116184.805201                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116184.805201                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012584                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10973561                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10973561                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1504618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1504618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156062947500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156062947500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12478179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12478179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103722.637573                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103722.637573                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1208660                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1208660                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31235568500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31235568500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023718                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023718                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105540.544604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105540.544604                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2575148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2575148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1076928                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1076928                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 178945220466                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 178945220466                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652076                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652076                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294881                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294881                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166162.659403                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166162.659403                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       767344                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       767344                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309584                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309584                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39119210811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39119210811                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084769                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084769                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126360.570349                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126360.570349                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          366                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          366                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3282500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3282500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.338156                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.338156                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17553.475936                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17553.475936                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           78                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2186500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2186500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.197107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.197107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 20059.633028                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20059.633028                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1170000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1170000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458886                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458886                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6763.005780                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6763.005780                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1036000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1036000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440318                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440318                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6240.963855                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6240.963855                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       264000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       264000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       232000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       232000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400835                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400835                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418833                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418833                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44855104000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44855104000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819668                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510979                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510979                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107095.438994                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107095.438994                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418833                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418833                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44436271000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44436271000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510979                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510979                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106095.438994                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106095.438994                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.212149                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14974492                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024236                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.620158                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400954500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.212149                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912880                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912880                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34925969                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34925969                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6322698076.271187                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34424931245.801880                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265182295500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120590947000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746078373000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12360278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12360278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12360278                       # number of overall hits
system.cpu3.icache.overall_hits::total       12360278                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        51088                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         51088                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        51088                       # number of overall misses
system.cpu3.icache.overall_misses::total        51088                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1184487000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1184487000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1184487000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1184487000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12411366                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12411366                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12411366                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12411366                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004116                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004116                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004116                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004116                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23185.229408                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23185.229408                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23185.229408                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23185.229408                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        41165                       # number of writebacks
system.cpu3.icache.writebacks::total            41165                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9891                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9891                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9891                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9891                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        41197                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        41197                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        41197                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        41197                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    907530000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    907530000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    907530000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    907530000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003319                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003319                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003319                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003319                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22029.031240                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22029.031240                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22029.031240                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22029.031240                       # average overall mshr miss latency
system.cpu3.icache.replacements                 41165                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12360278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12360278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        51088                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        51088                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1184487000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1184487000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12411366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12411366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004116                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004116                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23185.229408                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23185.229408                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9891                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9891                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        41197                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        41197                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    907530000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    907530000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003319                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003319                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22029.031240                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22029.031240                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.135174                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12223983                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            41165                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           296.950881                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408239000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.135174                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972974                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972974                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24863929                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24863929                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14047140                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14047140                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14047140                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14047140                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2664347                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2664347                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2664347                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2664347                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 321122313591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 321122313591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 321122313591                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 321122313591                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16711487                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16711487                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16711487                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16711487                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159432                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120525.709899                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120525.709899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120525.709899                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120525.709899                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2596450                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       544836                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42172                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6440                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.568102                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.601863                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024756                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024756                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2050945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2050945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2050945                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2050945                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613402                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613402                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613402                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613402                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69175602479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69175602479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69175602479                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69175602479                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036705                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036705                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036705                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036705                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112773.682640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112773.682640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112773.682640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112773.682640                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024756                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11401109                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11401109                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1573662                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1573662                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 154990028500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 154990028500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12974771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12974771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121286                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121286                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98490.036933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98490.036933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1274193                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1274193                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299469                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299469                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30619358500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30619358500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023081                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023081                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102245.502873                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102245.502873                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646031                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646031                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1090685                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1090685                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 166132285091                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 166132285091                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 152319.216906                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 152319.216906                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       776752                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       776752                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313933                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313933                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38556243979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38556243979                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084013                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084013                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122816.792051                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122816.792051                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          180                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4849500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4849500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.336449                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.336449                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26941.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26941.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           73                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29588.785047                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29588.785047                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1101500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1101500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.417098                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.417098                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6841.614907                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6841.614907                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       963500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.398964                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.398964                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6256.493506                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6256.493506                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       186500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       186500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       170500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396457                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396457                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423168                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423168                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45083527000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45083527000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819625                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819625                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516295                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516295                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106538.129065                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106538.129065                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423168                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423168                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44660359000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44660359000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516295                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105538.129065                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105538.129065                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.851792                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15480825                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036402                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.937085                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408250500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.851792                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.839118                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.839118                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36100498                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36100498                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       833470750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2680741840.279616                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11414557500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   851666846500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  15002473500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149242899                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149242899                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149242899                       # number of overall hits
system.cpu0.icache.overall_hits::total      149242899                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27068001                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27068001                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27068001                       # number of overall misses
system.cpu0.icache.overall_misses::total     27068001                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354068044997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354068044997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354068044997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354068044997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176310900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176310900                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176310900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176310900                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153524                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153524                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153524                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153524                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13080.686860                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13080.686860                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13080.686860                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13080.686860                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3894                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    73.471698                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23854141                       # number of writebacks
system.cpu0.icache.writebacks::total         23854141                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3213826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3213826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3213826                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3213826                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23854175                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23854175                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23854175                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23854175                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303443102999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303443102999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303443102999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303443102999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135296                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135296                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135296                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135296                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12720.754459                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12720.754459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12720.754459                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12720.754459                       # average overall mshr miss latency
system.cpu0.icache.replacements              23854141                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149242899                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149242899                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27068001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27068001                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354068044997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354068044997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176310900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176310900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153524                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13080.686860                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13080.686860                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3213826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3213826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23854175                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23854175                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303443102999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303443102999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12720.754459                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12720.754459                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173096835                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23854141                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.256469                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376475973                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376475973                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    347947829                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       347947829                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    347947829                       # number of overall hits
system.cpu0.dcache.overall_hits::total      347947829                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40044398                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40044398                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40044398                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40044398                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 961817122751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 961817122751                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 961817122751                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 961817122751                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387992227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387992227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387992227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387992227                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103209                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103209                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103209                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103209                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24018.768437                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24018.768437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24018.768437                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24018.768437                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4099092                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       185491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79279                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2255                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.704638                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.257650                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31279611                       # number of writebacks
system.cpu0.dcache.writebacks::total         31279611                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9171948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9171948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9171948                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9171948                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30872450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30872450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30872450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30872450                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 502032827641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 502032827641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 502032827641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 502032827641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16261.515612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16261.515612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16261.515612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16261.515612                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31279611                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247177421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247177421                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31055378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31055378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 598073725500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 598073725500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278232799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278232799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111617                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111617                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19258.298047                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19258.298047                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5058396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5058396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25996982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25996982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 369407604500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369407604500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14209.634199                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14209.634199                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100770408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100770408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8989020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8989020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 363743397251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 363743397251                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081897                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081897                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40465.300695                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40465.300695                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4113552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4113552                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875468                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132625223141                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132625223141                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27202.562532                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27202.562532                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1807                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1807                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1267                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1267                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88568500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88568500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412167                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69904.104183                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69904.104183                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1234                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1241000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37606.060606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37606.060606                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2799                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2799                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          184                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1146500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1146500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2983                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2983                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.061683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6230.978261                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6230.978261                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       969500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       969500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.060677                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.060677                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5356.353591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5356.353591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        23500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        23500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403108                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403108                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416788                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416788                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45151112000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45151112000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819896                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819896                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108331.122777                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108331.122777                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416788                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416788                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44734324000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44734324000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508343                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508343                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107331.122777                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107331.122777                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970183                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379644639                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31289017                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.133479                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970183                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        808925407                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       808925407                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23800341                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29811176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88789                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               46321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               86108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               36791                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               87077                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54003855                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23800341                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29811176                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47252                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88789                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              46321                       # number of overall hits
system.l2.overall_hits::.cpu2.data              86108                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              36791                       # number of overall hits
system.l2.overall_hits::.cpu3.data              87077                       # number of overall hits
system.l2.overall_hits::total                54003855                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1468077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            928350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937704                       # number of demand (read+write) misses
system.l2.demand_misses::total                4330129                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53833                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1468077                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5211                       # number of overall misses
system.l2.overall_misses::.cpu1.data           928350                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5966                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926582                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4406                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937704                       # number of overall misses
system.l2.overall_misses::total               4330129                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4523435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154257157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    498765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111301922000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    561489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111813372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    426510000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110842980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494225631500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4523435000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154257157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    498765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111301922000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    561489500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111813372500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    426510000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110842980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494225631500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23854174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31279253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1017139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           41197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024781                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58333984                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23854174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31279253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1017139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          41197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024781                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58333984                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.099327                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.114101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.914971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.106950                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915029                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074230                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.099327                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.114101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.914971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.106950                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915029                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074230                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84027.176639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105074.295831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95713.874496                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119892.197986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94114.901106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120672.938283                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96802.088062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118206.790736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114136.468336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84027.176639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105074.295831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95713.874496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119892.197986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94114.901106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120672.938283                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96802.088062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118206.790736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114136.468336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3049746                       # number of writebacks
system.l2.writebacks::total                   3049746                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4906                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4906                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1467727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4325223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1467727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4325223                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3964894501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 139555000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    401935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101967351001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    455208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102499557501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    350140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101420067500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450614154503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3964894501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 139555000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    401935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101967351001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    455208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102499557501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    350140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101420067500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 450614154503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.085508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.911956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.099623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.094497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.085508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.911956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.099623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.094497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074146                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74090.789345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95082.396113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89597.748551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109927.651992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87388.750240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110713.263831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89941.048035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108239.479422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104182.872075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74090.789345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95082.396113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89597.748551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109927.651992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87388.750240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110713.263831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89941.048035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108239.479422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104182.872075                       # average overall mshr miss latency
system.l2.replacements                        9121358                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418821                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418821                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49610131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49610131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49610131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49610131                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  139                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       329000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       359500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.808511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.295082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.269231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.268657                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.387665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8657.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4085.227273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       766500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       361000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       293500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       364000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1785000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.808511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.295082                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.269231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.268657                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.387665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20171.052632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20964.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20284.090909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.620690                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.323529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.513274                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       305000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       363500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       222000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1168500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.620690                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.323529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.513274                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20194.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20146.551724                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4407773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4513073                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689885                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2938155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96611815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81552929500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81779425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81415512000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341359682000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950547                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109439.677906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119410.989663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119819.119914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118013.164513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116181.645284                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       882786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689885                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2938155                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87783955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74723329500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74954184501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74516662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311978131501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99439.677906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109410.989663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109819.119183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108013.164513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106181.645114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23800341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         46321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         36791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23930705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4523435000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    498765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    561489500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    426510000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6010199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23854174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        41197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24000121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.099327                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.114101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.106950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84027.176639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95713.874496                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94114.901106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96802.088062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86582.336925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          319                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          725                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          513                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3964894501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    401935500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    455208000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    350140500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5172178501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.085508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.099623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.094497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74090.789345                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89597.748551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87388.750240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89941.048035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77079.349364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25403403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        54011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25560077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       585291                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       244058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1322558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57645341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29748992500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30033947500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29427468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146855750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25988694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26882635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.819603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.825815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98490.052811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121231.478463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123060.696638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118745.812468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111039.175598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          350                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          764                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          707                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2592                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       584941                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       243287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51771044500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27244021501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27545373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26903405500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133463844501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.823206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049101                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88506.438256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111370.097622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113221.721670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108871.303296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101111.577496                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              78                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.892857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.962963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       480500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       357000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       350500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       332000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1520000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19220                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19472.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19529.411765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19487.179487                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116358054                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9121361                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.756655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.642388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.675180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.719167                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.209980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.040607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.206534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.039025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.429350                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.417487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 940028281                       # Number of tag accesses
system.l2.tags.data_accesses                940028281                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3424832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93934528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        287104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59365504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        333376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59251904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        249152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59967808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276814208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3424832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       287104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       333376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       249152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4294464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195183744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195183744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1467727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4325222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3049746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3049746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3951717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108385662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           331273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68498449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           384663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68367372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           287482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69193413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319400031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3951717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       331273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       384663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       287482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4955136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225211323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225211323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225211323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3951717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108385662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          331273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68498449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          384663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68367372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          287482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69193413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544611354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2985922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1395743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    923254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    921279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003475178750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184908                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184908                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8923989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2811971                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4325222                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3049746                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4325222                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3049746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86928                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63824                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            260907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            287961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           263891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190979074000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21191470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270447086500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45060.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63810.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1496564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4325222                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3049746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1319600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1109098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  853008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  458448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4128726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.982662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.579705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.430821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3105540     75.22%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       736565     17.84%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110402      2.67%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50400      1.22%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24578      0.60%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15494      0.38%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11603      0.28%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9197      0.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64947      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4128726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.920880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.056668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.293790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184907    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172453     93.26%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              779      0.42%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9234      4.99%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1842      1.00%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              456      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              106      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184908                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271250816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5563392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191097664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276814208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195183744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  866669216500                       # Total gap between requests
system.mem_ctrls.avgGap                     117514.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3424832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89327552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       287104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59088256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       333376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58961856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       249152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59578688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191097664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3951717.132435240783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103069936.755116701126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 331272.831949329877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68178548.191829383373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 384663.437722706061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 68032702.484495475888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 287482.196785274486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68744429.536284968257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220496629.556472599506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1467727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3049746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1748016500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  78963408000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    212423750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63136768500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    235075750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63745938000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    185836750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62219619250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20910910881750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32665.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53799.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47352.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68065.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45128.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68854.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47736.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66403.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6856607.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14531213760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7723496715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14023159920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7659791460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68413734480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171885693360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     188055171840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       472292261535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.950941                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 486806134250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28939820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350923365750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14947996980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7945018455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16238259240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7926611760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68413734480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321237809850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62284968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       498994399245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.761006                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158611750750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28939820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 679117749250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5702218610.687023                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32706260803.363560                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265182347500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119678682000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746990638000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9370519                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9370519                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9370519                       # number of overall hits
system.cpu1.icache.overall_hits::total        9370519                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        63510                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63510                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        63510                       # number of overall misses
system.cpu1.icache.overall_misses::total        63510                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1434268000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1434268000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1434268000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1434268000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9434029                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9434029                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9434029                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9434029                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006732                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006732                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006732                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006732                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22583.341206                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22583.341206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22583.341206                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22583.341206                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          183                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52431                       # number of writebacks
system.cpu1.icache.writebacks::total            52431                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11047                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11047                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52463                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52463                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52463                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52463                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1123265500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1123265500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1123265500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1123265500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005561                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005561                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005561                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005561                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21410.622725                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21410.622725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21410.622725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21410.622725                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52431                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9370519                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9370519                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        63510                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63510                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1434268000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1434268000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9434029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9434029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22583.341206                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22583.341206                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52463                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52463                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1123265500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1123265500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21410.622725                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21410.622725                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.952323                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9221959                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52431                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           175.887528                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393493000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.952323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18920521                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18920521                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13580667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13580667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13580667                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13580667                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2595984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2595984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2595984                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2595984                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326998736609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326998736609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326998736609                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326998736609                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16176651                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16176651                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16176651                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16176651                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125963.309716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125963.309716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125963.309716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125963.309716                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2449401                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       259357                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38972                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3107                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.850277                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.475056                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016857                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016857                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1986056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1986056                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1986056                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1986056                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609928                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609928                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69711596898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69711596898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69711596898                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69711596898                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037704                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037704                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037704                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037704                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114294.796924                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114294.796924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114294.796924                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114294.796924                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016857                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10995678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10995678                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1516687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1516687                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153849559500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153849559500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12512365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12512365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101437.910063                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101437.910063                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1216832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1216832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299855                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299855                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30995599500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30995599500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103368.626503                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103368.626503                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2584989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2584989                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173149177109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173149177109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664286                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294545                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294545                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160427.738712                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160427.738712                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       769224                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       769224                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310073                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310073                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38715997398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38715997398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124860.911456                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124860.911456                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3725000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3725000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20026.881720                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20026.881720                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           75                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           75                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2510000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2510000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.206320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.206320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22612.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22612.612613                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1166500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1166500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.450667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.450667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6902.366864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6902.366864                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1030500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1030500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6361.111111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6361.111111                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       233000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401792                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401792                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417855                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45030343000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45030343000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509799                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509799                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107765.476062                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107765.476062                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417855                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44612488000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44612488000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509799                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509799                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106765.476062                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106765.476062                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.100632                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15010796                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027668                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.606659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393504500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.100632                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35022118                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35022118                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 866669320000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50885000                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11468567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49914959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6071612                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           78                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492398                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24000121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26884881                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71562488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93848404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3062175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       156829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       123559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3086490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175047322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053332096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4003767040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6713216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130175488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6690688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129617088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5271168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131170048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7466736832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9166091                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197967360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67500496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62118811     92.03%     92.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5061505      7.50%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 114295      0.17%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159968      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45917      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67500496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116690248980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537712608                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78896923                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555864369                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          62114247                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46934996457                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35810495854                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542815676                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79140922                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2371285135500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61535                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    61616                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42918.05                       # Real time elapsed on the host
host_tick_rate                               35057882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640944216                       # Number of instructions simulated
sim_ops                                    2644428291                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.504616                       # Number of seconds simulated
sim_ticks                                1504615815500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.737314                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73850658                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74045164                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3292066                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77258879                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             91636                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103029                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11393                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78213023                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8083                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49407                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3279000                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55556172                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6116282                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57225720                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406615287                       # Number of instructions committed
system.cpu0.commit.committedOps             406664700                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2975915080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.136652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.849776                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2860627904     96.13%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51927916      1.74%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6778138      0.23%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3069327      0.10%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2068441      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2541101      0.09%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37438795      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5347176      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6116282      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2975915080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128388308                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210311                       # Number of function calls committed.
system.cpu0.commit.int_insts                340905269                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112107637                       # Number of loads committed
system.cpu0.commit.membars                      96464                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97187      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217209650     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10185      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54363690     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8465733      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2502460      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2817753      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60597663     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360383      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51559381     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5849640      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406664700                       # Class of committed instruction
system.cpu0.commit.refs                     118367067                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406615287                       # Number of Instructions Simulated
system.cpu0.committedOps                    406664700                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.371310                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.371310                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2848569524                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13251                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62596770                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493165800                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26623789                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68417696                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3391934                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                22057                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38135171                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78213023                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9756432                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2968877120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82122                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572293108                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          359                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6810114                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026095                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12855442                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73942294                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.190937                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2985138114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.191737                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.619266                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2601144081     87.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296677525      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12775058      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64170743      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2587208      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   78058      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7068864      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  624542      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12035      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2985138114                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134670780                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124001043                       # number of floating regfile writes
system.cpu0.idleCycles                       12149295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3372088                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59741505                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303063                       # Inst execution rate
system.cpu0.iew.exec_refs                   607157073                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6355538                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1466685562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128183673                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67117                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1488928                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6852737                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462949529                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            600801535                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2806618                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            908366308                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8204687                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            841513689                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3391934                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            860601587                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46723294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94660                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          171                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       118745                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16076036                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       593307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        118745                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       656795                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2715293                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369521640                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421403120                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823986                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304480586                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140595                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421880518                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               950278389                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231891334                       # number of integer regfile writes
system.cpu0.ipc                              0.135661                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.135661                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100338      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230264099     25.27%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10271      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1325      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54718459      6.01%     31.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                715      0.00%     31.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9389286      1.03%     32.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2505748      0.28%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2880871      0.32%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367835378     40.37%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             367038      0.04%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      234326502     25.72%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5943950      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911172925                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358230081                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          671112527                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129936651                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163287398                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141671314                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155482                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3733606      2.64%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1444      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                15895      0.01%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  28      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13744240      9.70%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4819      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92290768     65.14%     77.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11335      0.01%     77.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31868683     22.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             496      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             694513820                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4280602901                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291466469                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356065698                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462771283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911172925                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178246                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56284832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2560149                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22554                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57127369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2985138114                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.067259                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2684172276     89.92%     89.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           89627117      3.00%     92.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44641115      1.50%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27077171      0.91%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77479489      2.60%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45878682      1.54%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7337047      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3703319      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5221898      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2985138114                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.303999                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3017946                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1939478                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128183673                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6852737                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135122014                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70979287                       # number of misc regfile writes
system.cpu0.numCycles                      2997287409                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11944331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2426500762                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344936370                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             130388330                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41713080                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             358370492                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2613612                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674836461                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475441823                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404378874                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81957071                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1428241                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3391934                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            431182563                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59442509                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156102100                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518734361                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        392704                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10817                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                257465869                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10607                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3433656198                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937011829                       # The number of ROB writes
system.cpu0.timesIdled                         118846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3069                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.818895                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73751075                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73884884                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3277643                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77073459                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             68718                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71720                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3002                       # Number of indirect misses.
system.cpu1.branchPred.lookups               77970825                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1740                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48630                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3269865                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55300077                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6080891                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57359702                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405173856                       # Number of instructions committed
system.cpu1.commit.committedOps             405224966                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2971365617                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136377                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2856628012     96.14%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51626686      1.74%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6709676      0.23%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3044129      0.10%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2031952      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2535498      0.09%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37367296      1.26%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5341477      0.18%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6080891      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2971365617                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128369125                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159564                       # Number of function calls committed.
system.cpu1.commit.int_insts                339456414                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111776196                       # Number of loads committed
system.cpu1.commit.membars                      98560                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98560      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216303619     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            346      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54339913     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8491976      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2506990      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2831201      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60317510     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135326      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51507316     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5862833      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405224966                       # Class of committed instruction
system.cpu1.commit.refs                     117822985                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405173856                       # Number of Instructions Simulated
system.cpu1.committedOps                    405224966                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.361584                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.361584                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2847389267                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7792                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62475416                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             491876461                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24576666                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67078053                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3381335                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19535                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38170417                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   77970825                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9668740                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2966551417                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71312                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571050709                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6778226                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026141                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10655208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73819793                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.191453                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2980595738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.191616                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.619221                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2597503609     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               295987254      9.93%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12658045      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64104749      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2554176      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   64062      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7094051      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  628152      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1640      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2980595738                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134736718                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124014387                       # number of floating regfile writes
system.cpu1.idleCycles                        2125748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3365290                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59497822                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303762                       # Inst execution rate
system.cpu1.iew.exec_refs                   605661610                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6149121                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1466528637                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127890595                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64457                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1507306                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6643802                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461648369                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            599512489                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2807676                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            906037996                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8215964                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            840803193                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3381335                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            859920475                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46634578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88190                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       117654                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16114399                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       597013                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        117654                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       653223                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2712067                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369043468                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420043063                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823836                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304031414                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140825                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420529422                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               947439973                       # number of integer regfile reads
system.cpu1.int_regfile_writes              230948155                       # number of integer regfile writes
system.cpu1.ipc                              0.135840                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.135840                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100696      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229384819     25.24%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 353      0.00%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54710715      6.02%     31.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9432911      1.04%     32.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2510404      0.28%     32.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2899427      0.32%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           366851403     40.36%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140171      0.02%     73.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      234022359     25.75%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5963038      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             908845672                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              357852867                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670507977                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    129967420                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163441909                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141306674                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155479                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3731499      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1693      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10174      0.01%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  16      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13650938      9.66%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5560      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92089776     65.17%     77.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  282      0.00%     77.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31816231     22.52%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             505      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             692198783                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4271643787                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290075643                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354747505                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461470777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                908845672                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177592                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56423403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2558008                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23464                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     57207348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2980595738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.304921                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.066989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2680683843     89.94%     89.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           89049041      2.99%     92.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44561484      1.50%     94.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26943510      0.90%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77289549      2.59%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45804239      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7368340      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3712154      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5183578      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2980595738                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.304703                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3034857                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1939398                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127890595                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6643802                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135174297                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              70998976                       # number of misc regfile writes
system.cpu1.numCycles                      2982721486                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26374683                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2425961378                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            343935250                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             130567080                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39621629                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             358042946                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2607112                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673173117                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474164372                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403527359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80701401                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1080344                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3381335                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            430628303                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59592109                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156251424                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       516921693                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        301692                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8833                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                257819654                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8820                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3427856680                       # The number of ROB reads
system.cpu1.rob.rob_writes                  934407459                       # The number of ROB writes
system.cpu1.timesIdled                          23219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.822172                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73772406                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73903828                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3277327                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77101281                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70061                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74771                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4710                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78007457                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2081                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48433                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3269045                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55320368                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6072011                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154033                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57398459                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405294725                       # Number of instructions committed
system.cpu2.commit.committedOps             405345308                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2974956509                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136253                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.848995                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2860267282     96.14%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51596878      1.73%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6681580      0.22%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3008907      0.10%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2025353      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2537340      0.09%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37375757      1.26%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5391401      0.18%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6072011      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2974956509                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128404296                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161177                       # Number of function calls committed.
system.cpu2.commit.int_insts                339556371                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111804077                       # Number of loads committed
system.cpu2.commit.membars                      97614                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97614      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216369832     53.38%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            432      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54354854     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8496254      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2508002      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2833339      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60334530     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        138124      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51517980     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5864971      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405345308                       # Class of committed instruction
system.cpu2.commit.refs                     117855605                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405294725                       # Number of Instructions Simulated
system.cpu2.committedOps                    405345308                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.367629                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.367629                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2851665492                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8342                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62493684                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492035494                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24575156                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66334292                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3380776                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                20947                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38236686                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78007457                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9687362                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2970073734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71129                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571225360                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6778116                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026124                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10729610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73842467                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191297                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2984192402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.191443                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.618982                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2600990193     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296063765      9.92%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12676745      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64114744      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2553662      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   66166      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7096197      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  628592      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2338      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2984192402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134799259                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124061222                       # number of floating regfile writes
system.cpu2.idleCycles                        1868648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3365047                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59524656                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303485                       # Inst execution rate
system.cpu2.iew.exec_refs                   605733307                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6156394                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1467966487                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127926666                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65350                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1501274                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6649315                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461808454                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            599576913                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2806347                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            906224237                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8207051                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            841353033                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3380776                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            860417950                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46587858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88209                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       117327                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16122589                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       597787                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        117327                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       652450                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2712597                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369636147                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420196645                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823814                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304511395                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.140719                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420683867                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               947632959                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231023361                       # number of integer regfile writes
system.cpu2.ipc                              0.135729                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.135729                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100350      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229465045     25.24%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 446      0.00%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54731358      6.02%     31.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9441270      1.04%     32.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2511317      0.28%     32.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2904031      0.32%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           366960793     40.37%     73.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             141480      0.02%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      233976350     25.74%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5968768      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             909030584                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              357698230                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          670348418                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130019952                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163519732                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141202009                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155333                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3751291      2.66%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1631      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14333      0.01%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  23      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13499850      9.56%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5560      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              92114444     65.24%     77.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   34      0.00%     77.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31814302     22.53%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             541      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             692434013                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4275665969                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290176693                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354869189                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461631232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                909030584                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177222                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56463146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2558808                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23189                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     57215483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2984192402                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.304615                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.066949                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2684515833     89.96%     89.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88774730      2.97%     92.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44521550      1.49%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           26938575      0.90%     95.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77320747      2.59%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45839757      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7318745      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3696934      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5265531      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2984192402                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304425                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3038255                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1942718                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127926666                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6649315                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135230631                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71021345                       # number of misc regfile writes
system.cpu2.numCycles                      2986061050                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23034947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2428078009                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344032697                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             130919544                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39595461                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             360068646                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2609610                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673398430                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474328250                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403658577                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80039812                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1039904                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3380776                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            432714749                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59625880                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156316208                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       517082222                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        383595                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10272                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                258710551                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10239                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3431605528                       # The number of ROB reads
system.cpu2.rob.rob_writes                  934731429                       # The number of ROB writes
system.cpu2.timesIdled                          21741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.820764                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73775680                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73908150                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3279706                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77104869                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69010                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          72010                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3000                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78001133                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2091                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48834                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3271700                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55324040                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6052804                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57387842                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405343576                       # Number of instructions committed
system.cpu3.commit.committedOps             405394881                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2974349324                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.848940                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2859575024     96.14%     96.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51649918      1.74%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6702462      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3025557      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2035981      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2537649      0.09%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     37380736      1.26%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5389193      0.18%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6052804      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2974349324                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128424598                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              160037                       # Number of function calls committed.
system.cpu3.commit.int_insts                339595069                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111822377                       # Number of loads committed
system.cpu3.commit.membars                      98781                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98781      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216391044     53.38%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            368      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54364711     13.41%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8496076      2.10%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2509460      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2833358      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60343640     14.89%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135970      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51527571     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5864750      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405394881                       # Class of committed instruction
system.cpu3.commit.refs                     117871931                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405343576                       # Number of Instructions Simulated
system.cpu3.committedOps                    405394881                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.365171                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.365171                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2851203439                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8035                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62494763                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492086985                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24551303                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66180975                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3383168                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21632                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38264419                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78001133                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9670990                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2969546134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                71488                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571272475                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6782348                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026127                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10645996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73844690                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191354                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2983583304                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191498                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.619070                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2600336858     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296112726      9.92%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12677634      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64104144      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2555788      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   63651      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7100081      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  630587      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1835      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2983583304                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134801113                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124066556                       # number of floating regfile writes
system.cpu3.idleCycles                        1841288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3366989                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59523571                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.303546                       # Inst execution rate
system.cpu3.iew.exec_refs                   605707705                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6152003                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1466373046                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127944447                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64449                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1507041                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6644837                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461845111                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            599555702                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2806474                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            906214200                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8236585                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            841768368                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3383168                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            860871792                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46593775                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88325                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       117558                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16122070                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       595283                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        117558                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       653759                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2713230                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369677720                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420222199                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823801                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304540957                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.140758                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420708072                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               947635395                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231045084                       # number of integer regfile writes
system.cpu3.ipc                              0.135774                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.135774                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           101012      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229481823     25.24%     25.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 371      0.00%     25.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54735392      6.02%     31.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9435713      1.04%     32.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2512866      0.28%     32.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2901832      0.32%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.22% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           366918547     40.36%     73.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             139864      0.02%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233998239     25.74%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5965863      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             909020674                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              357746313                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670415373                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130022574                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163524754                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141230579                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155366                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3760351      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1663      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10496      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  28      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13539005      9.59%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5525      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              92102436     65.21%     77.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   56      0.00%     77.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31810512     22.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             507      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692403928                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4275002424                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290199625                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354888137                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461668021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                909020674                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177090                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56450230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2562566                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22336                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     57235670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2983583304                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.304674                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.066930                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2683847140     89.95%     89.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88824544      2.98%     92.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44557828      1.49%     94.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           26916479      0.90%     95.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77318843      2.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45834066      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7338309      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3713279      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5232816      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2983583304                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304486                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3037648                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1942463                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127944447                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6644837                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135233670                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71032277                       # number of misc regfile writes
system.cpu3.numCycles                      2985424592                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    23670805                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2427160619                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            344078818                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             130867861                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39580705                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             360466540                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2606827                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            673479524                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             474372378                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403706171                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79907277                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1110940                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3383168                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            433256044                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59627353                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156340234                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       517139290                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        295491                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9109                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                258846587                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9086                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3431065905                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934807407                       # The number of ROB writes
system.cpu3.timesIdled                          21707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    195314248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     382662784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14165654                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8109236                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204119359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    182556506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412146463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      190665742                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          194081322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3129737                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict        184220139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30294                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6909                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1194381                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1193191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     194081323                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    577937297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              577937297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12697872064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12697872064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29122                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         195312907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               195312907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           195312907                       # Request fanout histogram
system.membus.respLayer1.occupancy       1008418854250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        472339741045                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2168                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1085                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10678186.635945                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12415185.629610                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1085    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     71041500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1085                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1493029983000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11585832500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9660784                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9660784                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9660784                       # number of overall hits
system.cpu2.icache.overall_hits::total        9660784                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26578                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26578                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26578                       # number of overall misses
system.cpu2.icache.overall_misses::total        26578                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1637590500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1637590500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1637590500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1637590500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9687362                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9687362                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9687362                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9687362                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002744                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002744                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002744                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002744                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61614.512002                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61614.512002                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61614.512002                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61614.512002                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          619                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   103.166667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24938                       # number of writebacks
system.cpu2.icache.writebacks::total            24938                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1640                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1640                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24938                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24938                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1526241500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1526241500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1526241500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1526241500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002574                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002574                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61201.439570                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61201.439570                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61201.439570                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61201.439570                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24938                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9660784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9660784                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26578                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1637590500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1637590500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9687362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9687362                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002744                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002744                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61614.512002                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61614.512002                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1640                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24938                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24938                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1526241500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1526241500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61201.439570                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61201.439570                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9852179                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24970                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           394.560633                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19399662                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19399662                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47796834                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47796834                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47796834                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47796834                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74006853                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74006853                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74006853                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74006853                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7237179026633                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7237179026633                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7237179026633                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7237179026633                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121803687                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121803687                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121803687                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121803687                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.607591                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.607591                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.607591                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.607591                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97790.660368                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97790.660368                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97790.660368                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97790.660368                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2591501558                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       205256                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47138435                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2973                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.976402                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.040027                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51433649                       # number of writebacks
system.cpu2.dcache.writebacks::total         51433649                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22589766                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22589766                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22589766                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22589766                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51417087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51417087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51417087                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51417087                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5645923653893                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5645923653893                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5645923653893                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5645923653893                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422131                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422131                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422131                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422131                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109806.369503                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109806.369503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109806.369503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109806.369503                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51433647                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43506681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43506681                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72299161                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72299161                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7139385603500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7139385603500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115805842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115805842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98747.834757                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98747.834757                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21286306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21286306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51012855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51012855                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5614701169500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5614701169500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110064.437082                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110064.437082                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4290153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4290153                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1707692                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1707692                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97793423133                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97793423133                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5997845                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5997845                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284718                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284718                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 57266.429270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57266.429270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1303460                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1303460                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       404232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       404232                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31222484393                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31222484393                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067396                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067396                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77239.022128                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77239.022128                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     23551500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23551500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.181734                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.181734                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19958.898305                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19958.898305                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          266                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          266                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          914                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          914                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.140767                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140767                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17224.288840                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17224.288840                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2628                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2628                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     18160000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     18160000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4971                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4971                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.471334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7750.746906                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7750.746906                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2286                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2286                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     16062000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     16062000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.459867                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.459867                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7026.246719                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7026.246719                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1882000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1882000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1694000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1694000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1843                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1843                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46590                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46590                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1988204500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1988204500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48433                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48433                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.961947                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.961947                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42674.490234                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42674.490234                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46588                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46588                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1941610500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1941610500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.961906                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.961906                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41676.193440                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41676.193440                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.958882                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           99276848                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51456960                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.929318                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.958882                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998715                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998715                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295184101                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295184101                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2644                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1323                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8997871.882086                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11682385.258707                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1323    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     71166500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1323                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1492711631000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11904184500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9645317                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9645317                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9645317                       # number of overall hits
system.cpu3.icache.overall_hits::total        9645317                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25673                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25673                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25673                       # number of overall misses
system.cpu3.icache.overall_misses::total        25673                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1613390000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1613390000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1613390000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1613390000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9670990                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9670990                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9670990                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9670990                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002655                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002655                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002655                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002655                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62843.843727                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62843.843727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62843.843727                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62843.843727                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24487                       # number of writebacks
system.cpu3.icache.writebacks::total            24487                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1186                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1186                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1186                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1186                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24487                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24487                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24487                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24487                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1526283000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1526283000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1526283000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1526283000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002532                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002532                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62330.338547                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62330.338547                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62330.338547                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62330.338547                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24487                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9645317                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9645317                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25673                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1613390000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1613390000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9670990                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9670990                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002655                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002655                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62843.843727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62843.843727                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1186                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1186                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24487                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24487                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1526283000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1526283000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62330.338547                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62330.338547                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9847296                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24519                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           401.618989                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19366467                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19366467                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47586753                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47586753                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47586753                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47586753                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74227456                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74227456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74227456                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74227456                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7240357352959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7240357352959                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7240357352959                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7240357352959                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121814209                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121814209                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121814209                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121814209                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.609350                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.609350                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.609350                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.609350                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97542.846584                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97542.846584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97542.846584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97542.846584                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2589641104                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       195907                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47135886                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2972                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.939905                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    65.917564                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51438802                       # number of writebacks
system.cpu3.dcache.writebacks::total         51438802                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     22805117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22805117                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     22805117                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22805117                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51422339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51422339                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51422339                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51422339                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5644841660308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5644841660308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5644841660308                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5644841660308                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422137                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422137                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422137                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422137                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109774.113159                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109774.113159                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109774.113159                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109774.113159                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51438801                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43455963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43455963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72362434                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72362434                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7131407400500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7131407400500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115818397                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115818397                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.624792                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.624792                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98551.237241                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98551.237241                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21344107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21344107                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51018327                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51018327                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5612893530000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5612893530000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440503                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440503                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110017.200878                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110017.200878                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4130790                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4130790                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1865022                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1865022                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 108949952459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 108949952459                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5995812                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5995812                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311054                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311054                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58417.515964                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58417.515964                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1461010                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1461010                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       404012                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       404012                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  31948130308                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  31948130308                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067382                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067382                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 79077.181638                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79077.181638                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4891                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4891                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1264                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1264                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     42676500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     42676500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.205361                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.205361                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33763.053797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33763.053797                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1148                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1148                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     34747000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     34747000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.186515                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.186515                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30267.421603                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30267.421603                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2270                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2270                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2212                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2212                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16223500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16223500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.493530                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.493530                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7334.312839                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7334.312839                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2120                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2120                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14403500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14403500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.473003                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.473003                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6794.103774                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6794.103774                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3228500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3228500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2928500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2928500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1964                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1964                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46870                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1994769000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1994769000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48834                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48834                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.959782                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.959782                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42559.611692                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42559.611692                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46870                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1947899000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1947899000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.959782                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.959782                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41559.611692                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41559.611692                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.958570                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           99071376                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51462053                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.925135                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.958570                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998705                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295209383                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295209383                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1218                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9807011.494253                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12603767.091479                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          609    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36595500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1498643345500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5972470000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9637206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9637206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9637206                       # number of overall hits
system.cpu0.icache.overall_hits::total        9637206                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       119226                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        119226                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       119226                       # number of overall misses
system.cpu0.icache.overall_misses::total       119226                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8989136999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8989136999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8989136999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8989136999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9756432                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9756432                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9756432                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9756432                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012220                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012220                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012220                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012220                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75395.777758                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75395.777758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75395.777758                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75395.777758                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2405                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.659091                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110068                       # number of writebacks
system.cpu0.icache.writebacks::total           110068                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9156                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9156                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9156                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9156                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110070                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110070                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110070                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110070                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8304052499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8304052499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8304052499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8304052499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011282                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75443.376933                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75443.376933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75443.376933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75443.376933                       # average overall mshr miss latency
system.cpu0.icache.replacements                110068                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9637206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9637206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       119226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       119226                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8989136999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8989136999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9756432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9756432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75395.777758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75395.777758                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9156                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9156                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110070                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110070                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8304052499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8304052499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75443.376933                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75443.376933                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9747513                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.531662                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19622934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19622934                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48286125                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48286125                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48286125                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48286125                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     73983511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73983511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     73983511                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73983511                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7242251697373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7242251697373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7242251697373                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7242251697373                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122269636                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122269636                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122269636                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122269636                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.605085                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.605085                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.605085                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.605085                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97890.078471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97890.078471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97890.078471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97890.078471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2596738052                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       199837                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47242251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2999                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.966434                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.634545                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51521711                       # number of writebacks
system.cpu0.dcache.writebacks::total         51521711                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22478237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22478237                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22478237                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22478237                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51505274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51505274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51505274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51505274                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5652855802182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5652855802182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5652855802182                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5652855802182                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421243                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421243                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421243                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421243                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109752.950779                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109752.950779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109752.950779                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109752.950779                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51521708                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     44269130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       44269130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71796512                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71796512                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7097003898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7097003898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116065642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116065642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98848.867449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98848.867449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20717243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20717243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51079269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51079269                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5616817337000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5616817337000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440089                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440089                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109962.758805                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109962.758805                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4016995                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4016995                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2186999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2186999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145247799373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145247799373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6203994                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6203994                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352515                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352515                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66414.204750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66414.204750                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1760994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1760994                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       426005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       426005                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  36038465182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36038465182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068666                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068666                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84596.343193                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84596.343193                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         6017                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6017                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43194500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43194500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.127718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.127718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49028.944381                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49028.944381                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          698                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          698                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          183                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          183                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1062500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.026529                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.026529                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5806.010929                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5806.010929                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4041                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4041                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1910                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1910                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11445000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11445000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5951                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5951                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.320954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.320954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5992.146597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5992.146597                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1885                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1885                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9614000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9614000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.316753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.316753                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5100.265252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5100.265252                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       357000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       357000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       303000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       303000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3816                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3816                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45591                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45591                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2012691500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2012691500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49407                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.922764                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.922764                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44146.684653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44146.684653                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45591                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45591                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1967100500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1967100500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.922764                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.922764                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43146.684653                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43146.684653                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982918                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99855754                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51543550                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.937308                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296207304                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296207304                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14382                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2353670                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2352095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2348594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2349562                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9445237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14382                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2353670                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8442                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2352095                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9562                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2348594                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8930                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2349562                       # number of overall hits
system.l2.overall_hits::total                 9445237                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49165640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15920                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          49078063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          49084805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          49088163                       # number of demand (read+write) misses
system.l2.demand_misses::total              196559209                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95685                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49165640                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15920                       # number of overall misses
system.l2.overall_misses::.cpu1.data         49078063                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15376                       # number of overall misses
system.l2.overall_misses::.cpu2.data         49084805                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15557                       # number of overall misses
system.l2.overall_misses::.cpu3.data         49088163                       # number of overall misses
system.l2.overall_misses::total             196559209                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7965391500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5523322886000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1526442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5514851089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1372759500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5516655421000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1380499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5515571457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22082645945500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7965391500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5523322886000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1526442000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5514851089000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1372759500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5516655421000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1380499500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5515571457000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22082645945500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51519310                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51430158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51433399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51437725                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206004446                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51519310                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51430158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51433399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51437725                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206004446                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.869334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.653477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.616569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.954337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.635317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.954322                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.869334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.653477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.616569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.954337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.635317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.954322                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83245.978994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112341.116398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95882.035176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112368.963889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89279.363944                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112390.289031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88738.156457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112360.518706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112346.025698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83245.978994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112341.116398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95882.035176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112368.963889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89279.363944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112390.289031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88738.156457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112360.518706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112346.025698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3129737                       # number of writebacks
system.l2.writebacks::total                   3129737                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         316861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         319537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2716                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         319502                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         319045                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1284150                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        316861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        319537                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2716                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        319502                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        319045                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1284150                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48848779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48758526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48765303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48769118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         195275059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48848779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48758526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48765303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48769118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        195275059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6990510012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5015444182090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1184179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5007695443091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1048287003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5009356923095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1042671502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5008260359568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20051022555861                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6990510012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5015444182090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1184179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5007695443091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1048287003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5009356923095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1042671502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5008260359568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 20051022555861                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.865182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.948164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.529185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.948053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.507659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.948125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.512639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.948120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.865182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.948164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.529185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.948053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.507659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.948125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.512639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.948120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947917                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73408.136388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102672.866851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91853.824077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102703.995668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82803.080806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102723.793659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83061.539234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102693.273222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102680.919205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73408.136388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102672.866851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91853.824077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102703.995668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82803.080806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102723.793659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83061.539234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102693.273222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102680.919205                       # average overall mshr miss latency
system.l2.replacements                      377962504                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4126070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4126070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4126070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4126070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189791778                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189791778                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    189791779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189791779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             572                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1021                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             796                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             958                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3347                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2018                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1969                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1875                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2006                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7868                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     15242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     18305500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     16678500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     18063500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     68290000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2590                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2671                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2964                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.779151                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.658528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.701984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.676788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.701560                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7553.270565                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9296.851193                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8895.200000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9004.735793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8679.461108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           21                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             121                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1997                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1938                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1843                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1969                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7747                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40703497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     40093498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     38118498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     40531497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    159446990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.771042                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.648161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.690004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.664305                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.690771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20382.321983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20688.079463                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20682.852957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20584.813103                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20581.772299                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           239                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           144                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                502                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          289                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              882                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       870000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       985000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       790000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       865500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3510500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          463                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          389                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.483801                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.729798                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.629820                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.637283                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7016.129032                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4397.321429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2733.564014                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3532.653061                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3980.158730                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          284                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          238                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          859                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2590500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4718500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5826000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5115000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18250000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.867647                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.473002                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.717172                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.611825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.620665                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21953.389831                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21545.662100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20514.084507                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21491.596639                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21245.634459                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           139630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           139257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           138777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                557369                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         313849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         293177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         293529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         293164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1193719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  34828973500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32126148000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  30071162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  30801796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127828080000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       453479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       432882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       432786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       431941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1751088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.692092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.677268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.678231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.678713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110973.664087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109579.359909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102446.989906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105066.774911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107083.894954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       313846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       293174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       293525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       293161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1193706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31690450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29194327500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  27135731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  27870117501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115890626501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.692085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.677261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.678222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.678706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100974.524130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99580.206635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92447.767652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95067.616433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97084.731501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              41316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15557                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           142538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7965391500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1526442000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1372759500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1380499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12245092500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.869334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.653477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.616569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.635317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83245.978994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95882.035176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89279.363944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88738.156457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85907.565000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          457                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3028                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2716                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3004                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       133333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6990510012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1184179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1048287003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1042671502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10265648017                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.865182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.529185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.507659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.512639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73408.136388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91853.824077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82803.080806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83061.539234                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76992.552609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2214040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2212390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2209337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2210785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8846552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48851791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48784886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48791276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48794999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       195222952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5488493912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5482724941000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5486584258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5484769661000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21942572773000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51065831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     50997276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51000613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51005784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204069504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112349.901614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112385.728256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112450.108058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112404.340064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112397.505253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       316858                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       319534                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       319498                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       319042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1274932                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48534933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48465352                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48471778                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48475957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193948020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4983753731590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4978501115591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4982221192095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4980390242067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19924866281343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.950439                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.950352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.950416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.950401                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102683.849004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102722.891925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102786.021014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102739.389798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102733.022391                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   398644303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 377962568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.054719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.672213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.119125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.084310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.023383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.039594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.034954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3577441816                       # Number of tag accesses
system.l2.tags.data_accesses               3577441816                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6094592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3126312960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        825088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3120536832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        810240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3120970688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        803392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3121215040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12497568832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6094592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       825088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       810240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       803392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8533312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    200303168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       200303168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48848640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48758388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48765167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48768985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           195274513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3129737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3129737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4050597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2077814767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           548371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2073975828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           538503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2074264178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           533952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2074426580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8306152776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4050597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       548371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       538503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       533952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5671423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133125789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133125789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133125789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4050597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2077814767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          548371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2073975828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          538503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2074264178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          533952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2074426580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8439278565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1630865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48466846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48375184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48376094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48386079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000930606250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       101902                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       101902                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           255332331                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1541520                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   195274514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3129738                       # Number of write requests accepted
system.mem_ctrls.readBursts                 195274514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3129738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1536977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1498873                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15161270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15478459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14306700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12486861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11613573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8996186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8959086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8305545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10695580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7706679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6568020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6528966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15888001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18044971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17069360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15928280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            128840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8307080959250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               968687685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11939659778000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42878.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61628.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143452824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1457305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             195274514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3129738                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  262525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  540585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1575103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4417472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10130592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26383812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                41229641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32961931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                27366867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                20049751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13830990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9166514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3507634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1628760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 506932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 178376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  99770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 113007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 109045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50458278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.800331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.847277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.621053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21022293     41.66%     41.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13753680     27.26%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5136419     10.18%     79.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2694277      5.34%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1709434      3.39%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1170473      2.32%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       855085      1.69%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       650777      1.29%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3465840      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50458278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1901.214461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    425.908787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2294.960766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51243     50.29%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3871      3.80%     54.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3859      3.79%     57.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3541      3.47%     61.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4832      4.74%     66.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4592      4.51%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         3938      3.86%     74.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4152      4.07%     78.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4540      4.46%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4576      4.49%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3655      3.59%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         3035      2.98%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2201      2.16%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1495      1.47%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          979      0.96%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          639      0.63%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          413      0.41%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          240      0.24%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           76      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           24      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101902                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101688     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              140      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101902                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12399202368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98366528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104375552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12497568896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            200303232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8240.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8306.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1504615895500                       # Total gap between requests
system.mem_ctrls.avgGap                       7583.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6094656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3101878144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       825088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3096011776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       810240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3096070016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       803392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3096709056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104375552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4050639.330794672016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2061574863.194703578949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 548371.213103202987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2057675948.973832845688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 538502.913270753110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057714656.529210090637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 533951.585330786998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058139376.243981838226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69370234.530809372663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48848640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48758388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48765167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48768985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3129738                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3046694000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2986279022000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    643646250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2982349167500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    517441500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2983814836000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    515972500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2982492998250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37400405747500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31993.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61133.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49926.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61165.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40872.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61187.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41103.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61155.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11950011.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         186500734140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          99127498635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        702789178980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4081131720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118773033600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     682966971330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2642392320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1796880940725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1194.245682                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1519663750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50242400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1452853751750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         173771349360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92361666375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        680496828060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4431999240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118773033600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     682988146260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2624560800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1755447583695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.708183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1455587000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50242400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1452917828500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2534                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10454026.813880                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11524776.762432                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1268    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70952500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1491360109500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13255706000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9643297                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9643297                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9643297                       # number of overall hits
system.cpu1.icache.overall_hits::total        9643297                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25443                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25443                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25443                       # number of overall misses
system.cpu1.icache.overall_misses::total        25443                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1747327000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1747327000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1747327000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1747327000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9668740                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9668740                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9668740                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9668740                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002631                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002631                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002631                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002631                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68676.138820                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68676.138820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68676.138820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68676.138820                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          323                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24362                       # number of writebacks
system.cpu1.icache.writebacks::total            24362                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1081                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1081                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1081                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1081                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24362                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24362                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24362                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24362                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1666947500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1666947500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1666947500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1666947500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002520                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002520                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68424.082588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68424.082588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68424.082588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68424.082588                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24362                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9643297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9643297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1747327000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1747327000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9668740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9668740                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002631                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002631                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68676.138820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68676.138820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1081                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1081                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24362                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24362                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1666947500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1666947500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002520                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68424.082588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68424.082588                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9868682                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24394                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           404.553661                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19361842                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19361842                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47843184                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47843184                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47843184                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47843184                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73919183                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73919183                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73919183                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73919183                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7204410894580                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7204410894580                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7204410894580                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7204410894580                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121762367                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121762367                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121762367                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121762367                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.607077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.607077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.607077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.607077                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97463.345808                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97463.345808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97463.345808                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97463.345808                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2593540555                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       200420                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47162744                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2874                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.991299                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.735560                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51429425                       # number of writebacks
system.cpu1.dcache.writebacks::total         51429425                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22507587                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22507587                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22507587                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22507587                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51411596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51411596                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51411596                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51411596                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5644149750497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5644149750497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5644149750497                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5644149750497                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422229                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422229                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422229                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422229                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109783.593384                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109783.593384                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109783.593384                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109783.593384                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51429420                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43899643                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43899643                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     71869367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     71869367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7091189286500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7091189286500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115769010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115769010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.620800                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.620800                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98667.757662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98667.757662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     20861495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     20861495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51007872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51007872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5610834639500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5610834639500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109999.386752                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109999.386752                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3943541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3943541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2049816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2049816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 113221608080                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 113221608080                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5993357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5993357                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.342015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.342015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55235.010401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55235.010401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1646092                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1646092                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       403724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       403724                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33315110997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33315110997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067362                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067362                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82519.520754                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82519.520754                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4562                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4562                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     63129500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     63129500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.233148                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.233148                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45515.140591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45515.140591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          305                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          305                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1082                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1082                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     41078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     41078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.181879                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.181879                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37965.341959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37965.341959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2415                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2415                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1999                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1999                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15978000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15978000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4414                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4414                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452877                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452877                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7992.996498                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7992.996498                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1945                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1945                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.440643                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.440643                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7357.326478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7357.326478                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2763500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2763500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2486500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2486500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1926                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1926                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46704                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1983477499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1983477499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48630                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960395                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42469.113973                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42469.113973                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46704                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46704                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1936773499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1936773499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960395                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41469.113973                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41469.113973                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.958742                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           99316668                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51452219                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.930270                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.958742                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998711                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295094911                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295094911                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1504615815500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204304017                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7255807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201881326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       374832767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33114                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7417                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40531                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          819                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1793687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1793687                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183858                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204120172                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154596986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154324785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154337421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154352749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618163507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14088576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6594624512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6583012800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3192064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6583490240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3134336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6584096960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26368757824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       378084526                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206324928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        584101571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.368060                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530569                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              381162527     65.26%     65.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1              192853133     33.02%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8406930      1.44%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1398694      0.24%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 280287      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          584101571                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412080845064                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77380939574                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38806811                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77388444364                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          38268063                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77508884472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165435732                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77373355187                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38093004                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
