-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Tue Nov 28 11:21:48 2023
-- Host        : DESKTOP-LFC1P5E running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_chaotic_puf_8lines_64stages_0_2 -prefix
--               design_1_chaotic_puf_8lines_64stages_0_2_ design_1_chaotic_puf_8lines_64stages_0_1_sim_netlist.vhdl
-- Design      : design_1_chaotic_puf_8lines_64stages_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group : entity is 12;
end design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 11 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 11 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\ : entity is 12;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\ is
  port (
    iA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    iB : in STD_LOGIC_VECTOR ( 15 downto 0 );
    isel : in STD_LOGIC;
    oD : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute DW : integer;
  attribute DW of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\ : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\ : entity is "MUX2to1_group";
end \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\ is
  attribute dont_touch : string;
  attribute dont_touch of isel : signal is "true";
  attribute dont_touch of iA : signal is "true";
  attribute dont_touch of iB : signal is "true";
  attribute dont_touch of oD : signal is "true";
begin
oD_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(15),
      I1 => iB(15),
      I2 => isel,
      O => oD(15)
    );
oD_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(6),
      I1 => iB(6),
      I2 => isel,
      O => oD(6)
    );
oD_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(5),
      I1 => iB(5),
      I2 => isel,
      O => oD(5)
    );
oD_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(4),
      I1 => iB(4),
      I2 => isel,
      O => oD(4)
    );
oD_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(3),
      I1 => iB(3),
      I2 => isel,
      O => oD(3)
    );
oD_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(2),
      I1 => iB(2),
      I2 => isel,
      O => oD(2)
    );
oD_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(1),
      I1 => iB(1),
      I2 => isel,
      O => oD(1)
    );
oD_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(0),
      I1 => iB(0),
      I2 => isel,
      O => oD(0)
    );
oD_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(14),
      I1 => iB(14),
      I2 => isel,
      O => oD(14)
    );
oD_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(13),
      I1 => iB(13),
      I2 => isel,
      O => oD(13)
    );
oD_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(12),
      I1 => iB(12),
      I2 => isel,
      O => oD(12)
    );
oD_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(11),
      I1 => iB(11),
      I2 => isel,
      O => oD(11)
    );
oD_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(10),
      I1 => iB(10),
      I2 => isel,
      O => oD(10)
    );
oD_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(9),
      I1 => iB(9),
      I2 => isel,
      O => oD(9)
    );
oD_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(8),
      I1 => iB(8),
      I2 => isel,
      O => oD(8)
    );
oD_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => iA(7),
      I1 => iB(7),
      I2 => isel,
      O => oD(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_clk_div is
  port (
    clk : out STD_LOGIC;
    clk_o_reg_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_chaotic_puf_8lines_64stages_0_2_clk_div;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_clk_div is
  signal \^clk\ : STD_LOGIC;
  signal clk_o_i_1_n_0 : STD_LOGIC;
  signal \^clk_o_reg_0\ : STD_LOGIC;
  signal counter1 : STD_LOGIC;
  signal \counter1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_n_1\ : STD_LOGIC;
  signal \counter1_carry__0_n_2\ : STD_LOGIC;
  signal \counter1_carry__0_n_3\ : STD_LOGIC;
  signal \counter1_carry__1_n_7\ : STD_LOGIC;
  signal counter1_carry_i_1_n_0 : STD_LOGIC;
  signal counter1_carry_i_2_n_0 : STD_LOGIC;
  signal counter1_carry_i_3_n_0 : STD_LOGIC;
  signal counter1_carry_i_4_n_0 : STD_LOGIC;
  signal counter1_carry_i_5_n_0 : STD_LOGIC;
  signal counter1_carry_i_6_n_0 : STD_LOGIC;
  signal counter1_carry_i_7_n_0 : STD_LOGIC;
  signal counter1_carry_i_8_n_0 : STD_LOGIC;
  signal counter1_carry_n_0 : STD_LOGIC;
  signal counter1_carry_n_1 : STD_LOGIC;
  signal counter1_carry_n_2 : STD_LOGIC;
  signal counter1_carry_n_3 : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_counter1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  clk <= \^clk\;
  clk_o_reg_0 <= \^clk_o_reg_0\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^clk_o_reg_0\
    );
clk_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_carry__1_n_7\,
      I1 => \^clk\,
      O => clk_o_i_1_n_0
    );
clk_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_o_i_1_n_0,
      Q => \^clk\,
      R => \^clk_o_reg_0\
    );
counter1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter1_carry_n_0,
      CO(2) => counter1_carry_n_1,
      CO(1) => counter1_carry_n_2,
      CO(0) => counter1_carry_n_3,
      CYINIT => '0',
      DI(3) => counter1_carry_i_1_n_0,
      DI(2) => counter1_carry_i_2_n_0,
      DI(1) => counter1_carry_i_3_n_0,
      DI(0) => counter1_carry_i_4_n_0,
      O(3 downto 0) => NLW_counter1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => counter1_carry_i_5_n_0,
      S(2) => counter1_carry_i_6_n_0,
      S(1) => counter1_carry_i_7_n_0,
      S(0) => counter1_carry_i_8_n_0
    );
\counter1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter1_carry_n_0,
      CO(3) => counter1,
      CO(2) => \counter1_carry__0_n_1\,
      CO(1) => \counter1_carry__0_n_2\,
      CO(0) => \counter1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \counter1_carry__0_i_1_n_0\,
      DI(2) => \counter1_carry__0_i_2_n_0\,
      DI(1) => \counter1_carry__0_i_3_n_0\,
      DI(0) => \counter1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_counter1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter1_carry__0_i_5_n_0\,
      S(2) => \counter1_carry__0_i_6_n_0\,
      S(1) => \counter1_carry__0_i_7_n_0\,
      S(0) => \counter1_carry__0_i_8_n_0\
    );
\counter1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(15),
      I1 => counter_reg(14),
      I2 => Q(14),
      I3 => counter_reg(15),
      O => \counter1_carry__0_i_1_n_0\
    );
\counter1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(13),
      I1 => counter_reg(12),
      I2 => Q(12),
      I3 => counter_reg(13),
      O => \counter1_carry__0_i_2_n_0\
    );
\counter1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(11),
      I1 => counter_reg(10),
      I2 => Q(10),
      I3 => counter_reg(11),
      O => \counter1_carry__0_i_3_n_0\
    );
\counter1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(9),
      I1 => counter_reg(8),
      I2 => Q(8),
      I3 => counter_reg(9),
      O => \counter1_carry__0_i_4_n_0\
    );
\counter1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => counter_reg(14),
      I3 => counter_reg(15),
      O => \counter1_carry__0_i_5_n_0\
    );
\counter1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => counter_reg(12),
      I3 => counter_reg(13),
      O => \counter1_carry__0_i_6_n_0\
    );
\counter1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => counter_reg(10),
      I3 => counter_reg(11),
      O => \counter1_carry__0_i_7_n_0\
    );
\counter1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => counter_reg(8),
      I3 => counter_reg(9),
      O => \counter1_carry__0_i_8_n_0\
    );
\counter1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => counter1,
      CO(3 downto 0) => \NLW_counter1_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_counter1_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \counter1_carry__1_n_7\,
      S(3 downto 0) => B"0001"
    );
counter1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(7),
      I1 => counter_reg(6),
      I2 => Q(6),
      I3 => counter_reg(7),
      O => counter1_carry_i_1_n_0
    );
counter1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(5),
      I1 => counter_reg(4),
      I2 => Q(4),
      I3 => counter_reg(5),
      O => counter1_carry_i_2_n_0
    );
counter1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(3),
      I1 => counter_reg(2),
      I2 => Q(2),
      I3 => counter_reg(3),
      O => counter1_carry_i_3_n_0
    );
counter1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => Q(1),
      I1 => counter_reg(0),
      I2 => Q(0),
      I3 => counter_reg(1),
      O => counter1_carry_i_4_n_0
    );
counter1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => counter_reg(6),
      I3 => counter_reg(7),
      O => counter1_carry_i_5_n_0
    );
counter1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => counter_reg(4),
      I3 => counter_reg(5),
      O => counter1_carry_i_6_n_0
    );
counter1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => counter_reg(2),
      I3 => counter_reg(3),
      O => counter1_carry_i_7_n_0
    );
counter1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      O => counter1_carry_i_8_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \counter1_carry__1_n_7\,
      I1 => s00_axi_aresetn,
      O => \counter[0]_i_1_n_0\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[0]_i_2_n_4\,
      Q => counter_reg(3),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => \counter[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_nandLatch is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of design_1_chaotic_puf_8lines_64stages_0_2_nandLatch : entity is "true";
end design_1_chaotic_puf_8lines_64stages_0_2_nandLatch;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_nandLatch is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\ is
  port (
    s : in STD_LOGIC;
    r : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\ : entity is "nandLatch";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\ is
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of r : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r,
      I1 => \^q\,
      O => \^qbar\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_tero_cell is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of design_1_chaotic_puf_8lines_64stages_0_2_tero_cell : entity is "true";
end design_1_chaotic_puf_8lines_64stages_0_2_tero_cell;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_tero_cell is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\ is
  port (
    s : in STD_LOGIC;
    rst : in STD_LOGIC;
    q : out STD_LOGIC;
    qbar : out STD_LOGIC;
    osc_lsb : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\ : entity is "tero_cell";
  attribute dont_touch : string;
  attribute dont_touch of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\ : entity is "true";
end \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\ is
  signal \^osc_lsb\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of osc_lsb : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of q : signal is std.standard.true;
  signal \^qbar\ : STD_LOGIC;
  attribute DONT_TOUCH_boolean of qbar : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of X : label is "PRIMITIVE";
  attribute BOX_TYPE of Y : label is "PRIMITIVE";
  attribute DONT_TOUCH_boolean of osc_lsb_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of osc_lsb_reg : label is "yes";
  attribute dont_touch of osc_lsb : signal is "true";
  attribute dont_touch of q : signal is "true";
  attribute dont_touch of qbar : signal is "true";
  attribute dont_touch of rst : signal is "true";
  attribute dont_touch of s : signal is "true";
begin
  osc_lsb <= \^osc_lsb\;
  q <= \^q\;
  qbar <= \^qbar\;
X: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^qbar\,
      O => \^q\
    );
Y: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s,
      I1 => \^q\,
      O => \^qbar\
    );
osc_lsb_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^osc_lsb\,
      O => p_1_in
    );
osc_lsb_reg: unisim.vcomponents.FDRE
     port map (
      C => \^q\,
      CE => '1',
      D => p_1_in,
      Q => \^osc_lsb\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_COB_trng is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
end design_1_chaotic_puf_8lines_64stages_0_2_COB_trng;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_COB_trng is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__2\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__3\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__4\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.design_1_chaotic_puf_8lines_64stages_0_2_tero_cell
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__1\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__1\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__1\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__1\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__129\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__130\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__131\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__1\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__10\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__10\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__10\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__10\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__40\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__39\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__38\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__37\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__11\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__11\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__11\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__11\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__44\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__43\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__42\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__41\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__12\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__12\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__12\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__12\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__48\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__47\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__46\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__45\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__13\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__13\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__13\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__13\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__52\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__51\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__50\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__49\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__14\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__14\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__14\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__14\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__56\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__55\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__54\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__53\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__15\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__15\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__15\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__15\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__60\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__59\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__58\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__57\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__16\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__16\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__16\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__16\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__64\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__63\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__62\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__61\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__17\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__17\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__17\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__17\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__68\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__67\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__66\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__65\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__18\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__18\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__18\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__18\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__72\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__71\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__70\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__69\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__19\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__19\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__19\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__19\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__76\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__75\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__74\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__73\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__2\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__2\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__2\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__2\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__8\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__7\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__6\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__5\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__20\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__20\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__20\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__20\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__80\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__79\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__78\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__77\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__21\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__21\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__21\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__21\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__84\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__83\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__82\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__81\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__22\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__22\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__22\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__22\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__88\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__87\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__86\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__85\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__23\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__23\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__23\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__23\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__92\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__91\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__90\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__89\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__24\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__24\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__24\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__24\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__96\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__95\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__94\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__93\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__25\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__25\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__25\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__25\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__100\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__99\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__98\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__97\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__26\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__26\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__26\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__26\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__104\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__103\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__102\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__101\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__27\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__27\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__27\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__27\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__108\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__107\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__106\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__105\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__28\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__28\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__28\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__28\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__112\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__111\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__110\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__109\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__29\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__29\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__29\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__29\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__116\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__115\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__114\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__113\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__3\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__3\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__3\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__3\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__12\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__11\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__10\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__9\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__30\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__30\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__30\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__30\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__120\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__119\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__118\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__117\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__31\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__31\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__31\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__31\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__124\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__123\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__122\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__121\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__32\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__32\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__32\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__32\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__128\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__127\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__126\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__125\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__33\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__33\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__33\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__33\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__135\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__134\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__133\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__132\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__34\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__34\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__34\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__34\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__139\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__138\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__137\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__136\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__35\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__35\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__35\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__35\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__143\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__142\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__141\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__140\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__36\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__36\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__36\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__36\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__147\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__146\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__145\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__144\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__37\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__37\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__37\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__37\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__151\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__150\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__149\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__148\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__38\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__38\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__38\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__38\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__155\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__154\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__153\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__152\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__39\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__39\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__39\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__39\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__159\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__158\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__157\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__156\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__4\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__4\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__4\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__4\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__16\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__15\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__14\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__13\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__40\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__40\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__40\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__40\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__163\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__162\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__161\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__160\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__41\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__41\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__41\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__41\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__167\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__166\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__165\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__164\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__42\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__42\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__42\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__42\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__171\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__170\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__169\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__168\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__43\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__43\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__43\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__43\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__175\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__174\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__173\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__172\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__44\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__44\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__44\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__44\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__179\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__178\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__177\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__176\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__45\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__45\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__45\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__45\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__183\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__182\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__181\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__180\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__46\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__46\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__46\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__46\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__187\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__186\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__185\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__184\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__47\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__47\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__47\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__47\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__191\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__190\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__189\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__188\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__48\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__48\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__48\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__48\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__195\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__194\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__193\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__192\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__49\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__49\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__49\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__49\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__199\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__198\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__197\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__196\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__5\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__5\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__5\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__5\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__20\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__19\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__18\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__17\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__50\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__50\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__50\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__50\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__203\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__202\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__201\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__200\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__51\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__51\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__51\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__51\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__207\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__206\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__205\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__204\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__52\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__52\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__52\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__52\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__211\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__210\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__209\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__208\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__53\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__53\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__53\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__53\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__215\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__214\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__213\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__212\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__54\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__54\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__54\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__54\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__219\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__218\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__217\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__216\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__55\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__55\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__55\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__55\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__223\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__222\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__221\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__220\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__56\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__56\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__56\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__56\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__227\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__226\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__225\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__224\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__57\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__57\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__57\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__57\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__231\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__230\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__229\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__228\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__58\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__58\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__58\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__58\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__235\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__234\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__233\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__232\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__59\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__59\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__59\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__59\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__239\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__238\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__237\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__236\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__6\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__6\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__6\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__6\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__24\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__23\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__22\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__21\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__60\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__60\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__60\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__60\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__243\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__242\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__241\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__240\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__61\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__61\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__61\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__61\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__247\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__246\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__245\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__244\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__62\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__62\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__62\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__62\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__251\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__250\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__249\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__248\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__63\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__63\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__63\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__63\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__255\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__254\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__253\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__252\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__7\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__7\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__7\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__7\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__28\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__27\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__26\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__25\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__8\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__8\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__8\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__8\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__32\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__31\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__30\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__29\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__9\ is
  port (
    rst : in STD_LOGIC;
    trigger : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    resp : out STD_LOGIC;
    rand : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__9\ : entity is "COB_trng";
end \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__9\;

architecture STRUCTURE of \design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__9\ is
  signal resp_dat_0 : STD_LOGIC;
  signal resp_dat_1 : STD_LOGIC;
  signal resp_dat_2 : STD_LOGIC;
  signal resp_dat_3 : STD_LOGIC;
  signal trng_dat_0 : STD_LOGIC;
  signal trng_dat_1 : STD_LOGIC;
  signal trng_dat_2 : STD_LOGIC;
  signal trng_dat_3 : STD_LOGIC;
  signal NLW_tero0_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero1_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero2_qbar_UNCONNECTED : STD_LOGIC;
  signal NLW_tero3_qbar_UNCONNECTED : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tero0 : label is std.standard.true;
  attribute DONT_TOUCH of tero1 : label is std.standard.true;
  attribute DONT_TOUCH of tero2 : label is std.standard.true;
  attribute DONT_TOUCH of tero3 : label is std.standard.true;
begin
rand_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trng_dat_3,
      I1 => trng_dat_0,
      I2 => trng_dat_1,
      I3 => trng_dat_2,
      O => rand
    );
resp_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => resp_dat_1,
      I1 => resp_dat_0,
      I2 => resp_dat_3,
      I3 => sel(1),
      I4 => sel(0),
      I5 => resp_dat_2,
      O => resp
    );
tero0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__36\
     port map (
      osc_lsb => trng_dat_0,
      q => resp_dat_0,
      qbar => NLW_tero0_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__35\
     port map (
      osc_lsb => trng_dat_1,
      q => resp_dat_1,
      qbar => NLW_tero1_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__34\
     port map (
      osc_lsb => trng_dat_2,
      q => resp_dat_2,
      qbar => NLW_tero2_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
tero3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_tero_cell__33\
     port map (
      osc_lsb => trng_dat_3,
      q => resp_dat_3,
      qbar => NLW_tero3_qbar_UNCONNECTED,
      rst => rst,
      s => trigger
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k6 is
  port (
    itriger : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 );
    oTP : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k6;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k6 is
  signal L0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of L0 : signal is std.standard.true;
  signal L1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L1 : signal is std.standard.true;
  signal L10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L10 : signal is std.standard.true;
  signal L11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L11 : signal is std.standard.true;
  signal L12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L12 : signal is std.standard.true;
  signal L13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L13 : signal is std.standard.true;
  signal L14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L14 : signal is std.standard.true;
  signal L15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L15 : signal is std.standard.true;
  signal L16 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L16 : signal is std.standard.true;
  signal L17 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L17 : signal is std.standard.true;
  signal L18 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L18 : signal is std.standard.true;
  signal L19 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L19 : signal is std.standard.true;
  signal L2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L2 : signal is std.standard.true;
  signal L20 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L20 : signal is std.standard.true;
  signal L21 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L21 : signal is std.standard.true;
  signal L22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L22 : signal is std.standard.true;
  signal L23 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L23 : signal is std.standard.true;
  signal L24 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L24 : signal is std.standard.true;
  signal L25 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L25 : signal is std.standard.true;
  signal L26 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L26 : signal is std.standard.true;
  signal L27 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L27 : signal is std.standard.true;
  signal L28 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L28 : signal is std.standard.true;
  signal L29 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L29 : signal is std.standard.true;
  signal L3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L3 : signal is std.standard.true;
  signal L30 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L30 : signal is std.standard.true;
  signal L31 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L31 : signal is std.standard.true;
  signal L32 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L32 : signal is std.standard.true;
  signal L33 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L33 : signal is std.standard.true;
  signal L34 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L34 : signal is std.standard.true;
  signal L35 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L35 : signal is std.standard.true;
  signal L36 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L36 : signal is std.standard.true;
  signal L37 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L37 : signal is std.standard.true;
  signal L38 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L38 : signal is std.standard.true;
  signal L39 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L39 : signal is std.standard.true;
  signal L4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L4 : signal is std.standard.true;
  signal L40 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L40 : signal is std.standard.true;
  signal L41 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L41 : signal is std.standard.true;
  signal L42 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L42 : signal is std.standard.true;
  signal L43 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L43 : signal is std.standard.true;
  signal L44 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L44 : signal is std.standard.true;
  signal L45 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L45 : signal is std.standard.true;
  signal L46 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L46 : signal is std.standard.true;
  signal L47 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L47 : signal is std.standard.true;
  signal L48 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L48 : signal is std.standard.true;
  signal L49 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L49 : signal is std.standard.true;
  signal L5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L5 : signal is std.standard.true;
  signal L50 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L50 : signal is std.standard.true;
  signal L51 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L51 : signal is std.standard.true;
  signal L52 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L52 : signal is std.standard.true;
  signal L53 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L53 : signal is std.standard.true;
  signal L54 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L54 : signal is std.standard.true;
  signal L55 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L55 : signal is std.standard.true;
  signal L56 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L56 : signal is std.standard.true;
  signal L57 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L57 : signal is std.standard.true;
  signal L58 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L58 : signal is std.standard.true;
  signal L59 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L59 : signal is std.standard.true;
  signal L6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L6 : signal is std.standard.true;
  signal L60 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L60 : signal is std.standard.true;
  signal L61 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L61 : signal is std.standard.true;
  signal L62 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L62 : signal is std.standard.true;
  signal L63 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L63 : signal is std.standard.true;
  signal L64 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L64 : signal is std.standard.true;
  signal L7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L7 : signal is std.standard.true;
  signal L8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L8 : signal is std.standard.true;
  signal L9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of L9 : signal is std.standard.true;
  attribute DW : integer;
  attribute DW of stage0 : label is 12;
  attribute DW of stage1 : label is 12;
  attribute DW of stage10 : label is 12;
  attribute DW of stage11 : label is 12;
  attribute DW of stage12 : label is 12;
  attribute DW of stage13 : label is 12;
  attribute DW of stage14 : label is 12;
  attribute DW of stage15 : label is 12;
  attribute DW of stage16 : label is 12;
  attribute DW of stage17 : label is 12;
  attribute DW of stage18 : label is 12;
  attribute DW of stage19 : label is 12;
  attribute DW of stage2 : label is 12;
  attribute DW of stage20 : label is 12;
  attribute DW of stage21 : label is 12;
  attribute DW of stage22 : label is 12;
  attribute DW of stage23 : label is 12;
  attribute DW of stage24 : label is 12;
  attribute DW of stage25 : label is 12;
  attribute DW of stage26 : label is 12;
  attribute DW of stage27 : label is 12;
  attribute DW of stage28 : label is 12;
  attribute DW of stage29 : label is 12;
  attribute DW of stage3 : label is 12;
  attribute DW of stage30 : label is 12;
  attribute DW of stage31 : label is 12;
  attribute DW of stage32 : label is 12;
  attribute DW of stage33 : label is 12;
  attribute DW of stage34 : label is 12;
  attribute DW of stage35 : label is 12;
  attribute DW of stage36 : label is 12;
  attribute DW of stage37 : label is 12;
  attribute DW of stage38 : label is 12;
  attribute DW of stage39 : label is 12;
  attribute DW of stage4 : label is 12;
  attribute DW of stage40 : label is 12;
  attribute DW of stage41 : label is 12;
  attribute DW of stage42 : label is 12;
  attribute DW of stage43 : label is 12;
  attribute DW of stage44 : label is 12;
  attribute DW of stage45 : label is 12;
  attribute DW of stage46 : label is 12;
  attribute DW of stage47 : label is 12;
  attribute DW of stage48 : label is 12;
  attribute DW of stage49 : label is 12;
  attribute DW of stage5 : label is 12;
  attribute DW of stage50 : label is 12;
  attribute DW of stage51 : label is 12;
  attribute DW of stage52 : label is 12;
  attribute DW of stage53 : label is 12;
  attribute DW of stage54 : label is 12;
  attribute DW of stage55 : label is 12;
  attribute DW of stage56 : label is 12;
  attribute DW of stage57 : label is 12;
  attribute DW of stage58 : label is 12;
  attribute DW of stage59 : label is 12;
  attribute DW of stage6 : label is 12;
  attribute DW of stage60 : label is 12;
  attribute DW of stage61 : label is 12;
  attribute DW of stage62 : label is 12;
  attribute DW of stage63 : label is 12;
  attribute DW of stage7 : label is 12;
  attribute DW of stage8 : label is 12;
  attribute DW of stage9 : label is 12;
  attribute dont_touch_string : string;
  attribute dont_touch_string of itriger : signal is "true";
  attribute dont_touch_string of iC : signal is "true";
  attribute dont_touch_string of oTP : signal is "true";
begin
  L0(0) <= itriger;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(11),
      O => oTP(11)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(10),
      O => oTP(10)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(1),
      O => oTP(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(0),
      O => oTP(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(9),
      O => oTP(9)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(8),
      O => oTP(8)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(7),
      O => oTP(7)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(6),
      O => oTP(6)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(5),
      O => oTP(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(4),
      O => oTP(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(3),
      O => oTP(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(2),
      O => oTP(2)
    );
stage0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__1\
     port map (
      iA(11) => L0(6),
      iA(10) => L0(2),
      iA(9) => L0(4),
      iA(8) => L0(0),
      iA(7) => L0(10),
      iA(6) => L0(3),
      iA(5) => L0(8),
      iA(4) => L0(1),
      iA(3) => L0(11),
      iA(2) => L0(7),
      iA(1) => L0(9),
      iA(0) => L0(5),
      iB(11) => L0(3),
      iB(10) => L0(4),
      iB(9) => L0(1),
      iB(8) => L0(9),
      iB(7) => L0(5),
      iB(6) => L0(0),
      iB(5) => L0(11),
      iB(4) => L0(6),
      iB(3) => L0(2),
      iB(2) => L0(10),
      iB(1) => L0(7),
      iB(0) => L0(8),
      isel => iC(0),
      oD(11 downto 0) => L1(11 downto 0)
    );
stage1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__2\
     port map (
      iA(11) => L1(5),
      iA(10 downto 9) => L1(8 downto 7),
      iA(8) => L1(11),
      iA(7) => L1(9),
      iA(6) => L1(1),
      iA(5) => L1(10),
      iA(4) => L1(2),
      iA(3) => L1(0),
      iA(2 downto 1) => L1(4 downto 3),
      iA(0) => L1(6),
      iB(11) => L1(3),
      iB(10) => L1(1),
      iB(9) => L1(6),
      iB(8) => L1(7),
      iB(7) => L1(11),
      iB(6) => L1(2),
      iB(5) => L1(9),
      iB(4) => L1(0),
      iB(3) => L1(4),
      iB(2) => L1(5),
      iB(1) => L1(10),
      iB(0) => L1(8),
      isel => iC(1),
      oD(11 downto 0) => L2(11 downto 0)
    );
stage10: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__11\
     port map (
      iA(11) => L10(2),
      iA(10) => L10(0),
      iA(9) => L10(6),
      iA(8) => L10(7),
      iA(7) => L10(3),
      iA(6) => L10(10),
      iA(5) => L10(1),
      iA(4) => L10(8),
      iA(3) => L10(4),
      iA(2) => L10(5),
      iA(1) => L10(11),
      iA(0) => L10(9),
      iB(11) => L10(5),
      iB(10) => L10(9),
      iB(9) => L10(3),
      iB(8) => L10(1),
      iB(7) => L10(4),
      iB(6) => L10(11),
      iB(5) => L10(0),
      iB(4) => L10(7),
      iB(3) => L10(10),
      iB(2) => L10(8),
      iB(1) => L10(2),
      iB(0) => L10(6),
      isel => iC(10),
      oD(11 downto 0) => L11(11 downto 0)
    );
stage11: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__12\
     port map (
      iA(11) => L11(0),
      iA(10) => L11(1),
      iA(9) => L11(4),
      iA(8 downto 7) => L11(9 downto 8),
      iA(6) => L11(5),
      iA(5) => L11(6),
      iA(4 downto 3) => L11(3 downto 2),
      iA(2) => L11(7),
      iA(1) => L11(10),
      iA(0) => L11(11),
      iB(11) => L11(9),
      iB(10) => L11(4),
      iB(9) => L11(8),
      iB(8) => L11(5),
      iB(7 downto 6) => L11(1 downto 0),
      iB(5 downto 4) => L11(11 downto 10),
      iB(3) => L11(6),
      iB(2) => L11(3),
      iB(1) => L11(7),
      iB(0) => L11(2),
      isel => iC(11),
      oD(11 downto 0) => L12(11 downto 0)
    );
stage12: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__13\
     port map (
      iA(11) => L12(2),
      iA(10) => L12(7),
      iA(9) => L12(11),
      iA(8) => L12(6),
      iA(7) => L12(3),
      iA(6) => L12(1),
      iA(5) => L12(10),
      iA(4) => L12(8),
      iA(3) => L12(5),
      iA(2) => L12(0),
      iA(1) => L12(4),
      iA(0) => L12(9),
      iB(11) => L12(7),
      iB(10) => L12(9),
      iB(9) => L12(0),
      iB(8) => L12(10),
      iB(7) => L12(6),
      iB(6) => L12(3),
      iB(5) => L12(8),
      iB(4) => L12(5),
      iB(3) => L12(1),
      iB(2) => L12(11),
      iB(1) => L12(2),
      iB(0) => L12(4),
      isel => iC(12),
      oD(11 downto 0) => L13(11 downto 0)
    );
stage13: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__14\
     port map (
      iA(11) => L13(10),
      iA(10 downto 9) => L13(3 downto 2),
      iA(8) => L13(0),
      iA(7) => L13(5),
      iA(6) => L13(7),
      iA(5) => L13(4),
      iA(4) => L13(6),
      iA(3) => L13(11),
      iA(2 downto 1) => L13(9 downto 8),
      iA(0) => L13(1),
      iB(11 downto 10) => L13(1 downto 0),
      iB(9) => L13(4),
      iB(8) => L13(5),
      iB(7 downto 6) => L13(3 downto 2),
      iB(5 downto 4) => L13(9 downto 8),
      iB(3) => L13(6),
      iB(2) => L13(7),
      iB(1 downto 0) => L13(11 downto 10),
      isel => iC(13),
      oD(11 downto 0) => L14(11 downto 0)
    );
stage14: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__15\
     port map (
      iA(11) => L14(8),
      iA(10) => L14(1),
      iA(9) => L14(2),
      iA(8) => L14(0),
      iA(7) => L14(4),
      iA(6) => L14(5),
      iA(5) => L14(6),
      iA(4) => L14(7),
      iA(3) => L14(11),
      iA(2) => L14(9),
      iA(1) => L14(10),
      iA(0) => L14(3),
      iB(11) => L14(3),
      iB(10) => L14(10),
      iB(9) => L14(11),
      iB(8) => L14(4),
      iB(7) => L14(5),
      iB(6) => L14(2),
      iB(5) => L14(9),
      iB(4) => L14(6),
      iB(3) => L14(7),
      iB(2) => L14(0),
      iB(1) => L14(1),
      iB(0) => L14(8),
      isel => iC(14),
      oD(11 downto 0) => L15(11 downto 0)
    );
stage15: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__16\
     port map (
      iA(11) => L15(7),
      iA(10) => L15(10),
      iA(9) => L15(3),
      iA(8) => L15(11),
      iA(7) => L15(2),
      iA(6 downto 5) => L15(6 downto 5),
      iA(4) => L15(9),
      iA(3) => L15(0),
      iA(2) => L15(8),
      iA(1) => L15(1),
      iA(0) => L15(4),
      iB(11 downto 10) => L15(8 downto 7),
      iB(9) => L15(5),
      iB(8) => L15(9),
      iB(7) => L15(0),
      iB(6) => L15(10),
      iB(5) => L15(1),
      iB(4) => L15(11),
      iB(3) => L15(2),
      iB(2) => L15(6),
      iB(1 downto 0) => L15(4 downto 3),
      isel => iC(15),
      oD(11 downto 0) => L16(11 downto 0)
    );
stage16: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__17\
     port map (
      iA(11 downto 10) => L16(5 downto 4),
      iA(9) => L16(10),
      iA(8) => L16(3),
      iA(7) => L16(11),
      iA(6) => L16(2),
      iA(5) => L16(9),
      iA(4) => L16(0),
      iA(3) => L16(8),
      iA(2) => L16(1),
      iA(1 downto 0) => L16(7 downto 6),
      iB(11) => L16(1),
      iB(10) => L16(7),
      iB(9) => L16(11),
      iB(8) => L16(9),
      iB(7) => L16(5),
      iB(6) => L16(3),
      iB(5) => L16(8),
      iB(4) => L16(6),
      iB(3) => L16(2),
      iB(2) => L16(0),
      iB(1) => L16(4),
      iB(0) => L16(10),
      isel => iC(16),
      oD(11 downto 0) => L17(11 downto 0)
    );
stage17: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__18\
     port map (
      iA(11) => L17(3),
      iA(10 downto 9) => L17(7 downto 6),
      iA(8 downto 7) => L17(10 downto 9),
      iA(6) => L17(11),
      iA(5) => L17(0),
      iA(4 downto 3) => L17(2 downto 1),
      iA(2 downto 1) => L17(5 downto 4),
      iA(0) => L17(8),
      iB(11) => L17(1),
      iB(10) => L17(4),
      iB(9) => L17(8),
      iB(8) => L17(5),
      iB(7) => L17(0),
      iB(6) => L17(2),
      iB(5) => L17(9),
      iB(4) => L17(11),
      iB(3) => L17(6),
      iB(2) => L17(3),
      iB(1) => L17(7),
      iB(0) => L17(10),
      isel => iC(17),
      oD(11 downto 0) => L18(11 downto 0)
    );
stage18: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__19\
     port map (
      iA(11) => L18(3),
      iA(10) => L18(1),
      iA(9) => L18(4),
      iA(8) => L18(0),
      iA(7) => L18(9),
      iA(6) => L18(5),
      iA(5) => L18(6),
      iA(4) => L18(2),
      iA(3) => L18(11),
      iA(2) => L18(7),
      iA(1) => L18(10),
      iA(0) => L18(8),
      iB(11) => L18(7),
      iB(10) => L18(0),
      iB(9) => L18(2),
      iB(8) => L18(8),
      iB(7) => L18(1),
      iB(6 downto 5) => L18(6 downto 5),
      iB(4) => L18(10),
      iB(3) => L18(3),
      iB(2) => L18(9),
      iB(1) => L18(11),
      iB(0) => L18(4),
      isel => iC(18),
      oD(11 downto 0) => L19(11 downto 0)
    );
stage19: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__20\
     port map (
      iA(11) => L19(0),
      iA(10) => L19(5),
      iA(9) => L19(7),
      iA(8) => L19(10),
      iA(7) => L19(2),
      iA(6) => L19(8),
      iA(5) => L19(3),
      iA(4) => L19(9),
      iA(3) => L19(1),
      iA(2) => L19(4),
      iA(1) => L19(6),
      iA(0) => L19(11),
      iB(11) => L19(5),
      iB(10) => L19(0),
      iB(9) => L19(1),
      iB(8) => L19(9),
      iB(7 downto 6) => L19(4 downto 3),
      iB(5 downto 4) => L19(8 downto 7),
      iB(3) => L19(2),
      iB(2) => L19(10),
      iB(1) => L19(11),
      iB(0) => L19(6),
      isel => iC(19),
      oD(11 downto 0) => L20(11 downto 0)
    );
stage2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__3\
     port map (
      iA(11) => L2(6),
      iA(10) => L2(9),
      iA(9) => L2(4),
      iA(8) => L2(8),
      iA(7) => L2(0),
      iA(6) => L2(10),
      iA(5) => L2(1),
      iA(4) => L2(11),
      iA(3) => L2(3),
      iA(2) => L2(7),
      iA(1) => L2(2),
      iA(0) => L2(5),
      iB(11) => L2(10),
      iB(10) => L2(7),
      iB(9) => L2(5),
      iB(8 downto 7) => L2(3 downto 2),
      iB(6) => L2(11),
      iB(5) => L2(0),
      iB(4 downto 3) => L2(9 downto 8),
      iB(2) => L2(6),
      iB(1) => L2(4),
      iB(0) => L2(1),
      isel => iC(2),
      oD(11 downto 0) => L3(11 downto 0)
    );
stage20: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__21\
     port map (
      iA(11 downto 10) => L20(7 downto 6),
      iA(9) => L20(3),
      iA(8) => L20(9),
      iA(7) => L20(10),
      iA(6) => L20(11),
      iA(5) => L20(0),
      iA(4) => L20(1),
      iA(3) => L20(2),
      iA(2) => L20(8),
      iA(1 downto 0) => L20(5 downto 4),
      iB(11) => L20(9),
      iB(10) => L20(11),
      iB(9) => L20(7),
      iB(8) => L20(10),
      iB(7) => L20(3),
      iB(6 downto 5) => L20(6 downto 5),
      iB(4) => L20(8),
      iB(3) => L20(1),
      iB(2) => L20(4),
      iB(1) => L20(0),
      iB(0) => L20(2),
      isel => iC(20),
      oD(11 downto 0) => L21(11 downto 0)
    );
stage21: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__22\
     port map (
      iA(11) => L21(10),
      iA(10 downto 9) => L21(8 downto 7),
      iA(8) => L21(0),
      iA(7) => L21(2),
      iA(6 downto 5) => L21(6 downto 5),
      iA(4) => L21(9),
      iA(3) => L21(11),
      iA(2 downto 1) => L21(4 downto 3),
      iA(0) => L21(1),
      iB(11) => L21(9),
      iB(10) => L21(5),
      iB(9) => L21(0),
      iB(8) => L21(7),
      iB(7) => L21(1),
      iB(6) => L21(8),
      iB(5) => L21(3),
      iB(4) => L21(10),
      iB(3) => L21(4),
      iB(2) => L21(11),
      iB(1) => L21(6),
      iB(0) => L21(2),
      isel => iC(21),
      oD(11 downto 0) => L22(11 downto 0)
    );
stage22: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__23\
     port map (
      iA(11) => L22(8),
      iA(10) => L22(6),
      iA(9) => L22(2),
      iA(8) => L22(7),
      iA(7) => L22(10),
      iA(6) => L22(11),
      iA(5) => L22(0),
      iA(4) => L22(1),
      iA(3) => L22(4),
      iA(2) => L22(9),
      iA(1) => L22(5),
      iA(0) => L22(3),
      iB(11) => L22(10),
      iB(10) => L22(7),
      iB(9) => L22(3),
      iB(8) => L22(6),
      iB(7) => L22(11),
      iB(6) => L22(9),
      iB(5) => L22(2),
      iB(4) => L22(0),
      iB(3) => L22(5),
      iB(2) => L22(8),
      iB(1) => L22(4),
      iB(0) => L22(1),
      isel => iC(22),
      oD(11 downto 0) => L23(11 downto 0)
    );
stage23: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__24\
     port map (
      iA(11) => L23(10),
      iA(10) => L23(5),
      iA(9) => L23(0),
      iA(8) => L23(2),
      iA(7) => L23(7),
      iA(6) => L23(3),
      iA(5) => L23(8),
      iA(4) => L23(4),
      iA(3) => L23(9),
      iA(2) => L23(11),
      iA(1) => L23(6),
      iA(0) => L23(1),
      iB(11) => L23(3),
      iB(10) => L23(4),
      iB(9 downto 8) => L23(1 downto 0),
      iB(7) => L23(5),
      iB(6) => L23(9),
      iB(5) => L23(2),
      iB(4) => L23(6),
      iB(3 downto 2) => L23(11 downto 10),
      iB(1) => L23(7),
      iB(0) => L23(8),
      isel => iC(23),
      oD(11 downto 0) => L24(11 downto 0)
    );
stage24: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__25\
     port map (
      iA(11) => L24(3),
      iA(10) => L24(5),
      iA(9) => L24(9),
      iA(8) => L24(10),
      iA(7) => L24(0),
      iA(6) => L24(7),
      iA(5) => L24(4),
      iA(4) => L24(11),
      iA(3) => L24(1),
      iA(2) => L24(2),
      iA(1) => L24(6),
      iA(0) => L24(8),
      iB(11) => L24(11),
      iB(10) => L24(6),
      iB(9) => L24(1),
      iB(8) => L24(8),
      iB(7) => L24(9),
      iB(6) => L24(4),
      iB(5) => L24(7),
      iB(4) => L24(2),
      iB(3) => L24(3),
      iB(2) => L24(10),
      iB(1) => L24(5),
      iB(0) => L24(0),
      isel => iC(24),
      oD(11 downto 0) => L25(11 downto 0)
    );
stage25: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__26\
     port map (
      iA(11) => L25(6),
      iA(10) => L25(8),
      iA(9) => L25(0),
      iA(8) => L25(9),
      iA(7) => L25(10),
      iA(6) => L25(7),
      iA(5) => L25(4),
      iA(4) => L25(1),
      iA(3) => L25(2),
      iA(2) => L25(11),
      iA(1) => L25(3),
      iA(0) => L25(5),
      iB(11 downto 10) => L25(11 downto 10),
      iB(9) => L25(5),
      iB(8 downto 7) => L25(8 downto 7),
      iB(6) => L25(2),
      iB(5) => L25(9),
      iB(4 downto 3) => L25(4 downto 3),
      iB(2) => L25(6),
      iB(1 downto 0) => L25(1 downto 0),
      isel => iC(25),
      oD(11 downto 0) => L26(11 downto 0)
    );
stage26: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__27\
     port map (
      iA(11) => L26(11),
      iA(10 downto 9) => L26(7 downto 6),
      iA(8) => L26(1),
      iA(7 downto 6) => L26(3 downto 2),
      iA(5 downto 4) => L26(9 downto 8),
      iA(3) => L26(10),
      iA(2 downto 1) => L26(5 downto 4),
      iA(0) => L26(0),
      iB(11) => L26(7),
      iB(10) => L26(11),
      iB(9 downto 8) => L26(9 downto 8),
      iB(7) => L26(6),
      iB(6) => L26(10),
      iB(5) => L26(1),
      iB(4) => L26(5),
      iB(3 downto 2) => L26(3 downto 2),
      iB(1) => L26(0),
      iB(0) => L26(4),
      isel => iC(26),
      oD(11 downto 0) => L27(11 downto 0)
    );
stage27: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__28\
     port map (
      iA(11) => L27(5),
      iA(10) => L27(3),
      iA(9) => L27(4),
      iA(8) => L27(9),
      iA(7) => L27(10),
      iA(6) => L27(0),
      iA(5) => L27(11),
      iA(4) => L27(1),
      iA(3) => L27(2),
      iA(2) => L27(7),
      iA(1) => L27(8),
      iA(0) => L27(6),
      iB(11) => L27(7),
      iB(10) => L27(1),
      iB(9) => L27(9),
      iB(8) => L27(3),
      iB(7) => L27(6),
      iB(6) => L27(11),
      iB(5) => L27(0),
      iB(4) => L27(5),
      iB(3) => L27(8),
      iB(2) => L27(2),
      iB(1) => L27(10),
      iB(0) => L27(4),
      isel => iC(27),
      oD(11 downto 0) => L28(11 downto 0)
    );
stage28: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__29\
     port map (
      iA(11) => L28(0),
      iA(10) => L28(5),
      iA(9) => L28(3),
      iA(8) => L28(7),
      iA(7 downto 6) => L28(10 downto 9),
      iA(5 downto 4) => L28(2 downto 1),
      iA(3) => L28(4),
      iA(2) => L28(8),
      iA(1) => L28(6),
      iA(0) => L28(11),
      iB(11) => L28(10),
      iB(10) => L28(11),
      iB(9 downto 8) => L28(7 downto 6),
      iB(7) => L28(2),
      iB(6) => L28(3),
      iB(5) => L28(8),
      iB(4) => L28(9),
      iB(3 downto 2) => L28(5 downto 4),
      iB(1) => L28(0),
      iB(0) => L28(1),
      isel => iC(28),
      oD(11 downto 0) => L29(11 downto 0)
    );
stage29: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__30\
     port map (
      iA(11) => L29(2),
      iA(10) => L29(10),
      iA(9) => L29(5),
      iA(8) => L29(7),
      iA(7) => L29(8),
      iA(6) => L29(11),
      iA(5) => L29(0),
      iA(4) => L29(3),
      iA(3) => L29(4),
      iA(2) => L29(6),
      iA(1) => L29(1),
      iA(0) => L29(9),
      iB(11) => L29(9),
      iB(10) => L29(7),
      iB(9) => L29(8),
      iB(8) => L29(6),
      iB(7) => L29(10),
      iB(6) => L29(0),
      iB(5) => L29(11),
      iB(4) => L29(1),
      iB(3) => L29(5),
      iB(2) => L29(3),
      iB(1) => L29(4),
      iB(0) => L29(2),
      isel => iC(29),
      oD(11 downto 0) => L30(11 downto 0)
    );
stage3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__4\
     port map (
      iA(11) => L3(9),
      iA(10) => L3(4),
      iA(9) => L3(8),
      iA(8) => L3(1),
      iA(7) => L3(11),
      iA(6) => L3(5),
      iA(5) => L3(6),
      iA(4) => L3(0),
      iA(3) => L3(10),
      iA(2) => L3(3),
      iA(1) => L3(7),
      iA(0) => L3(2),
      iB(11) => L3(10),
      iB(10) => L3(8),
      iB(9) => L3(4),
      iB(8) => L3(2),
      iB(7) => L3(6),
      iB(6) => L3(11),
      iB(5) => L3(0),
      iB(4) => L3(5),
      iB(3) => L3(9),
      iB(2) => L3(7),
      iB(1) => L3(3),
      iB(0) => L3(1),
      isel => iC(3),
      oD(11 downto 0) => L4(11 downto 0)
    );
stage30: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__31\
     port map (
      iA(11) => L30(9),
      iA(10) => L30(6),
      iA(9) => L30(0),
      iA(8) => L30(7),
      iA(7) => L30(8),
      iA(6) => L30(1),
      iA(5) => L30(10),
      iA(4) => L30(3),
      iA(3) => L30(4),
      iA(2) => L30(11),
      iA(1) => L30(5),
      iA(0) => L30(2),
      iB(11) => L30(7),
      iB(10 downto 9) => L30(3 downto 2),
      iB(8) => L30(0),
      iB(7) => L30(1),
      iB(6) => L30(5),
      iB(5) => L30(6),
      iB(4) => L30(10),
      iB(3) => L30(11),
      iB(2 downto 1) => L30(9 downto 8),
      iB(0) => L30(4),
      isel => iC(30),
      oD(11 downto 0) => L31(11 downto 0)
    );
stage31: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__32\
     port map (
      iA(11) => L31(2),
      iA(10) => L31(6),
      iA(9) => L31(1),
      iA(8) => L31(4),
      iA(7) => L31(8),
      iA(6) => L31(11),
      iA(5) => L31(0),
      iA(4) => L31(3),
      iA(3) => L31(7),
      iA(2) => L31(10),
      iA(1) => L31(5),
      iA(0) => L31(9),
      iB(11) => L31(5),
      iB(10) => L31(9),
      iB(9) => L31(4),
      iB(8) => L31(11),
      iB(7) => L31(1),
      iB(6) => L31(8),
      iB(5) => L31(3),
      iB(4) => L31(10),
      iB(3) => L31(0),
      iB(2) => L31(7),
      iB(1) => L31(2),
      iB(0) => L31(6),
      isel => iC(31),
      oD(11 downto 0) => L32(11 downto 0)
    );
stage32: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__33\
     port map (
      iA(11) => L32(4),
      iA(10) => L32(5),
      iA(9) => L32(9),
      iA(8) => L32(10),
      iA(7) => L32(8),
      iA(6) => L32(11),
      iA(5) => L32(0),
      iA(4) => L32(3),
      iA(3) => L32(1),
      iA(2) => L32(2),
      iA(1) => L32(6),
      iA(0) => L32(7),
      iB(11) => L32(2),
      iB(10) => L32(7),
      iB(9) => L32(3),
      iB(8) => L32(6),
      iB(7) => L32(0),
      iB(6) => L32(1),
      iB(5) => L32(10),
      iB(4) => L32(11),
      iB(3) => L32(5),
      iB(2) => L32(8),
      iB(1) => L32(4),
      iB(0) => L32(9),
      isel => iC(32),
      oD(11 downto 0) => L33(11 downto 0)
    );
stage33: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__34\
     port map (
      iA(11 downto 10) => L33(7 downto 6),
      iA(9) => L33(11),
      iA(8) => L33(3),
      iA(7) => L33(1),
      iA(6) => L33(9),
      iA(5) => L33(2),
      iA(4) => L33(10),
      iA(3) => L33(8),
      iA(2) => L33(0),
      iA(1 downto 0) => L33(5 downto 4),
      iB(11) => L33(0),
      iB(10) => L33(7),
      iB(9) => L33(3),
      iB(8) => L33(5),
      iB(7) => L33(10),
      iB(6) => L33(2),
      iB(5) => L33(9),
      iB(4) => L33(1),
      iB(3) => L33(6),
      iB(2) => L33(8),
      iB(1) => L33(4),
      iB(0) => L33(11),
      isel => iC(33),
      oD(11 downto 0) => L34(11 downto 0)
    );
stage34: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__35\
     port map (
      iA(11) => L34(6),
      iA(10) => L34(4),
      iA(9) => L34(0),
      iA(8) => L34(3),
      iA(7) => L34(9),
      iA(6) => L34(1),
      iA(5) => L34(10),
      iA(4) => L34(2),
      iA(3) => L34(8),
      iA(2) => L34(11),
      iA(1) => L34(7),
      iA(0) => L34(5),
      iB(11 downto 10) => L34(9 downto 8),
      iB(9) => L34(4),
      iB(8) => L34(6),
      iB(7) => L34(1),
      iB(6) => L34(11),
      iB(5) => L34(0),
      iB(4) => L34(10),
      iB(3) => L34(5),
      iB(2) => L34(7),
      iB(1 downto 0) => L34(3 downto 2),
      isel => iC(34),
      oD(11 downto 0) => L35(11 downto 0)
    );
stage35: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__36\
     port map (
      iA(11) => L35(7),
      iA(10) => L35(11),
      iA(9) => L35(6),
      iA(8) => L35(2),
      iA(7) => L35(10),
      iA(6) => L35(8),
      iA(5) => L35(3),
      iA(4) => L35(1),
      iA(3) => L35(9),
      iA(2) => L35(5),
      iA(1) => L35(0),
      iA(0) => L35(4),
      iB(11) => L35(3),
      iB(10) => L35(5),
      iB(9) => L35(2),
      iB(8) => L35(7),
      iB(7 downto 6) => L35(11 downto 10),
      iB(5 downto 4) => L35(1 downto 0),
      iB(3) => L35(4),
      iB(2) => L35(9),
      iB(1) => L35(6),
      iB(0) => L35(8),
      isel => iC(35),
      oD(11 downto 0) => L36(11 downto 0)
    );
stage36: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__37\
     port map (
      iA(11) => L36(10),
      iA(10) => L36(7),
      iA(9) => L36(0),
      iA(8) => L36(3),
      iA(7) => L36(5),
      iA(6) => L36(2),
      iA(5) => L36(9),
      iA(4) => L36(6),
      iA(3) => L36(8),
      iA(2) => L36(11),
      iA(1) => L36(4),
      iA(0) => L36(1),
      iB(11) => L36(1),
      iB(10 downto 9) => L36(5 downto 4),
      iB(8) => L36(2),
      iB(7) => L36(8),
      iB(6) => L36(11),
      iB(5) => L36(0),
      iB(4) => L36(3),
      iB(3) => L36(9),
      iB(2 downto 1) => L36(7 downto 6),
      iB(0) => L36(10),
      isel => iC(36),
      oD(11 downto 0) => L37(11 downto 0)
    );
stage37: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__38\
     port map (
      iA(11) => L37(10),
      iA(10) => L37(4),
      iA(9) => L37(11),
      iA(8) => L37(2),
      iA(7) => L37(6),
      iA(6) => L37(3),
      iA(5) => L37(8),
      iA(4) => L37(5),
      iA(3) => L37(9),
      iA(2) => L37(0),
      iA(1) => L37(7),
      iA(0) => L37(1),
      iB(11) => L37(5),
      iB(10) => L37(8),
      iB(9) => L37(10),
      iB(8) => L37(11),
      iB(7) => L37(2),
      iB(6) => L37(4),
      iB(5) => L37(7),
      iB(4) => L37(9),
      iB(3) => L37(0),
      iB(2) => L37(1),
      iB(1) => L37(3),
      iB(0) => L37(6),
      isel => iC(37),
      oD(11 downto 0) => L38(11 downto 0)
    );
stage38: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__39\
     port map (
      iA(11) => L38(6),
      iA(10) => L38(3),
      iA(9) => L38(4),
      iA(8) => L38(0),
      iA(7) => L38(1),
      iA(6) => L38(9),
      iA(5) => L38(2),
      iA(4) => L38(10),
      iA(3) => L38(11),
      iA(2) => L38(7),
      iA(1) => L38(8),
      iA(0) => L38(5),
      iB(11) => L38(2),
      iB(10) => L38(8),
      iB(9) => L38(6),
      iB(8) => L38(1),
      iB(7) => L38(11),
      iB(6) => L38(4),
      iB(5) => L38(7),
      iB(4) => L38(0),
      iB(3) => L38(10),
      iB(2) => L38(5),
      iB(1) => L38(3),
      iB(0) => L38(9),
      isel => iC(38),
      oD(11 downto 0) => L39(11 downto 0)
    );
stage39: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__40\
     port map (
      iA(11 downto 10) => L39(3 downto 2),
      iA(9) => L39(5),
      iA(8) => L39(7),
      iA(7) => L39(11),
      iA(6) => L39(1),
      iA(5) => L39(10),
      iA(4) => L39(0),
      iA(3) => L39(4),
      iA(2) => L39(6),
      iA(1 downto 0) => L39(9 downto 8),
      iB(11) => L39(0),
      iB(10) => L39(4),
      iB(9) => L39(10),
      iB(8 downto 7) => L39(3 downto 2),
      iB(6) => L39(5),
      iB(5) => L39(6),
      iB(4 downto 3) => L39(9 downto 8),
      iB(2) => L39(1),
      iB(1) => L39(7),
      iB(0) => L39(11),
      isel => iC(39),
      oD(11 downto 0) => L40(11 downto 0)
    );
stage4: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__5\
     port map (
      iA(11) => L4(8),
      iA(10) => L4(11),
      iA(9) => L4(9),
      iA(8) => L4(6),
      iA(7) => L4(4),
      iA(6) => L4(1),
      iA(5) => L4(10),
      iA(4) => L4(7),
      iA(3) => L4(5),
      iA(2) => L4(2),
      iA(1) => L4(0),
      iA(0) => L4(3),
      iB(11) => L4(6),
      iB(10) => L4(10),
      iB(9) => L4(2),
      iB(8) => L4(3),
      iB(7) => L4(0),
      iB(6) => L4(7),
      iB(5) => L4(4),
      iB(4) => L4(11),
      iB(3) => L4(8),
      iB(2) => L4(9),
      iB(1) => L4(1),
      iB(0) => L4(5),
      isel => iC(4),
      oD(11 downto 0) => L5(11 downto 0)
    );
stage40: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__41\
     port map (
      iA(11) => L40(3),
      iA(10) => L40(1),
      iA(9) => L40(7),
      iA(8) => L40(2),
      iA(7) => L40(6),
      iA(6) => L40(0),
      iA(5) => L40(11),
      iA(4) => L40(5),
      iA(3) => L40(9),
      iA(2) => L40(4),
      iA(1) => L40(10),
      iA(0) => L40(8),
      iB(11) => L40(1),
      iB(10) => L40(5),
      iB(9) => L40(11),
      iB(8 downto 7) => L40(8 downto 7),
      iB(6) => L40(2),
      iB(5) => L40(9),
      iB(4 downto 3) => L40(4 downto 3),
      iB(2) => L40(0),
      iB(1) => L40(6),
      iB(0) => L40(10),
      isel => iC(40),
      oD(11 downto 0) => L41(11 downto 0)
    );
stage41: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__42\
     port map (
      iA(11) => L41(0),
      iA(10) => L41(3),
      iA(9) => L41(4),
      iA(8) => L41(6),
      iA(7) => L41(9),
      iA(6) => L41(1),
      iA(5) => L41(10),
      iA(4) => L41(2),
      iA(3) => L41(5),
      iA(2) => L41(7),
      iA(1) => L41(8),
      iA(0) => L41(11),
      iB(11) => L41(9),
      iB(10) => L41(5),
      iB(9) => L41(7),
      iB(8) => L41(8),
      iB(7) => L41(10),
      iB(6) => L41(11),
      iB(5) => L41(0),
      iB(4) => L41(1),
      iB(3) => L41(3),
      iB(2) => L41(4),
      iB(1) => L41(6),
      iB(0) => L41(2),
      isel => iC(41),
      oD(11 downto 0) => L42(11 downto 0)
    );
stage42: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__43\
     port map (
      iA(11) => L42(2),
      iA(10) => L42(3),
      iA(9) => L42(7),
      iA(8) => L42(0),
      iA(7) => L42(10),
      iA(6 downto 5) => L42(6 downto 5),
      iA(4) => L42(1),
      iA(3) => L42(11),
      iA(2) => L42(4),
      iA(1) => L42(8),
      iA(0) => L42(9),
      iB(11) => L42(7),
      iB(10) => L42(11),
      iB(9) => L42(1),
      iB(8 downto 7) => L42(3 downto 2),
      iB(6) => L42(5),
      iB(5) => L42(6),
      iB(4 downto 3) => L42(9 downto 8),
      iB(2) => L42(10),
      iB(1) => L42(0),
      iB(0) => L42(4),
      isel => iC(42),
      oD(11 downto 0) => L43(11 downto 0)
    );
stage43: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__44\
     port map (
      iA(11) => L43(8),
      iA(10) => L43(4),
      iA(9) => L43(6),
      iA(8) => L43(9),
      iA(7) => L43(1),
      iA(6) => L43(11),
      iA(5) => L43(0),
      iA(4) => L43(10),
      iA(3) => L43(2),
      iA(2) => L43(5),
      iA(1) => L43(7),
      iA(0) => L43(3),
      iB(11) => L43(4),
      iB(10) => L43(5),
      iB(9) => L43(0),
      iB(8) => L43(1),
      iB(7) => L43(2),
      iB(6) => L43(3),
      iB(5) => L43(8),
      iB(4) => L43(9),
      iB(3) => L43(10),
      iB(2) => L43(11),
      iB(1) => L43(6),
      iB(0) => L43(7),
      isel => iC(43),
      oD(11 downto 0) => L44(11 downto 0)
    );
stage44: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__45\
     port map (
      iA(11) => L44(0),
      iA(10) => L44(9),
      iA(9) => L44(1),
      iA(8) => L44(4),
      iA(7) => L44(6),
      iA(6) => L44(3),
      iA(5) => L44(8),
      iA(4) => L44(5),
      iA(3) => L44(7),
      iA(2) => L44(10),
      iA(1) => L44(2),
      iA(0) => L44(11),
      iB(11) => L44(7),
      iB(10) => L44(1),
      iB(9) => L44(5),
      iB(8) => L44(11),
      iB(7 downto 6) => L44(3 downto 2),
      iB(5 downto 4) => L44(9 downto 8),
      iB(3) => L44(0),
      iB(2) => L44(6),
      iB(1) => L44(10),
      iB(0) => L44(4),
      isel => iC(44),
      oD(11 downto 0) => L45(11 downto 0)
    );
stage45: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__46\
     port map (
      iA(11 downto 10) => L45(9 downto 8),
      iA(9) => L45(5),
      iA(8) => L45(7),
      iA(7) => L45(1),
      iA(6) => L45(11),
      iA(5) => L45(0),
      iA(4) => L45(10),
      iA(3) => L45(4),
      iA(2) => L45(6),
      iA(1 downto 0) => L45(3 downto 2),
      iB(11) => L45(4),
      iB(10) => L45(9),
      iB(9) => L45(10),
      iB(8) => L45(8),
      iB(7) => L45(11),
      iB(6 downto 5) => L45(6 downto 5),
      iB(4) => L45(0),
      iB(3) => L45(3),
      iB(2) => L45(1),
      iB(1) => L45(2),
      iB(0) => L45(7),
      isel => iC(45),
      oD(11 downto 0) => L46(11 downto 0)
    );
stage46: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__47\
     port map (
      iA(11) => L46(7),
      iA(10) => L46(2),
      iA(9) => L46(10),
      iA(8) => L46(0),
      iA(7) => L46(8),
      iA(6) => L46(5),
      iA(5) => L46(6),
      iA(4) => L46(3),
      iA(3) => L46(11),
      iA(2) => L46(1),
      iA(1) => L46(9),
      iA(0) => L46(4),
      iB(11 downto 9) => L46(5 downto 3),
      iB(8) => L46(11),
      iB(7) => L46(1),
      iB(6) => L46(2),
      iB(5) => L46(9),
      iB(4) => L46(10),
      iB(3) => L46(0),
      iB(2 downto 0) => L46(8 downto 6),
      isel => iC(46),
      oD(11 downto 0) => L47(11 downto 0)
    );
stage47: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__48\
     port map (
      iA(11) => L47(11),
      iA(10 downto 9) => L47(3 downto 2),
      iA(8) => L47(5),
      iA(7) => L47(1),
      iA(6) => L47(7),
      iA(5) => L47(4),
      iA(4) => L47(10),
      iA(3) => L47(6),
      iA(2 downto 1) => L47(9 downto 8),
      iA(0) => L47(0),
      iB(11) => L47(7),
      iB(10) => L47(11),
      iB(9) => L47(3),
      iB(8) => L47(6),
      iB(7 downto 6) => L47(10 downto 9),
      iB(5 downto 4) => L47(2 downto 1),
      iB(3) => L47(5),
      iB(2) => L47(8),
      iB(1) => L47(0),
      iB(0) => L47(4),
      isel => iC(47),
      oD(11 downto 0) => L48(11 downto 0)
    );
stage48: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__49\
     port map (
      iA(11) => L48(9),
      iA(10) => L48(11),
      iA(9) => L48(7),
      iA(8) => L48(1),
      iA(7) => L48(6),
      iA(6) => L48(3),
      iA(5) => L48(8),
      iA(4) => L48(5),
      iA(3) => L48(10),
      iA(2) => L48(4),
      iA(1) => L48(0),
      iA(0) => L48(2),
      iB(11) => L48(7),
      iB(10) => L48(9),
      iB(9) => L48(11),
      iB(8) => L48(6),
      iB(7) => L48(3),
      iB(6) => L48(1),
      iB(5) => L48(10),
      iB(4) => L48(8),
      iB(3) => L48(5),
      iB(2) => L48(0),
      iB(1) => L48(2),
      iB(0) => L48(4),
      isel => iC(48),
      oD(11 downto 0) => L49(11 downto 0)
    );
stage49: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__50\
     port map (
      iA(11) => L49(10),
      iA(10) => L49(6),
      iA(9) => L49(8),
      iA(8) => L49(9),
      iA(7) => L49(4),
      iA(6) => L49(11),
      iA(5) => L49(0),
      iA(4) => L49(7),
      iA(3) => L49(2),
      iA(2) => L49(3),
      iA(1) => L49(5),
      iA(0) => L49(1),
      iB(11) => L49(2),
      iB(10) => L49(10),
      iB(9) => L49(3),
      iB(8) => L49(11),
      iB(7) => L49(5),
      iB(6) => L49(7),
      iB(5) => L49(4),
      iB(4) => L49(6),
      iB(3) => L49(0),
      iB(2) => L49(8),
      iB(1) => L49(1),
      iB(0) => L49(9),
      isel => iC(49),
      oD(11 downto 0) => L50(11 downto 0)
    );
stage5: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__6\
     port map (
      iA(11) => L5(6),
      iA(10) => L5(3),
      iA(9) => L5(1),
      iA(8) => L5(11),
      iA(7) => L5(4),
      iA(6) => L5(2),
      iA(5) => L5(9),
      iA(4) => L5(7),
      iA(3) => L5(0),
      iA(2) => L5(10),
      iA(1) => L5(8),
      iA(0) => L5(5),
      iB(11) => L5(11),
      iB(10) => L5(8),
      iB(9) => L5(6),
      iB(8) => L5(7),
      iB(7) => L5(2),
      iB(6) => L5(10),
      iB(5) => L5(1),
      iB(4) => L5(9),
      iB(3) => L5(4),
      iB(2) => L5(5),
      iB(1) => L5(3),
      iB(0) => L5(0),
      isel => iC(5),
      oD(11 downto 0) => L6(11 downto 0)
    );
stage50: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__51\
     port map (
      iA(11) => L50(9),
      iA(10) => L50(4),
      iA(9) => L50(6),
      iA(8) => L50(3),
      iA(7 downto 6) => L50(11 downto 10),
      iA(5 downto 4) => L50(1 downto 0),
      iA(3) => L50(8),
      iA(2) => L50(5),
      iA(1) => L50(7),
      iA(0) => L50(2),
      iB(11) => L50(1),
      iB(10 downto 9) => L50(9 downto 8),
      iB(8) => L50(0),
      iB(7) => L50(6),
      iB(6) => L50(4),
      iB(5) => L50(7),
      iB(4) => L50(5),
      iB(3) => L50(11),
      iB(2 downto 1) => L50(3 downto 2),
      iB(0) => L50(10),
      isel => iC(50),
      oD(11 downto 0) => L51(11 downto 0)
    );
stage51: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__52\
     port map (
      iA(11) => L51(9),
      iA(10) => L51(10),
      iA(9) => L51(3),
      iA(8) => L51(4),
      iA(7) => L51(0),
      iA(6) => L51(5),
      iA(5) => L51(6),
      iA(4) => L51(11),
      iA(3) => L51(7),
      iA(2) => L51(8),
      iA(1) => L51(1),
      iA(0) => L51(2),
      iB(11) => L51(7),
      iB(10) => L51(3),
      iB(9) => L51(1),
      iB(8) => L51(9),
      iB(7) => L51(11),
      iB(6 downto 5) => L51(6 downto 5),
      iB(4) => L51(0),
      iB(3) => L51(2),
      iB(2) => L51(10),
      iB(1) => L51(8),
      iB(0) => L51(4),
      isel => iC(51),
      oD(11 downto 0) => L52(11 downto 0)
    );
stage52: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__53\
     port map (
      iA(11) => L52(8),
      iA(10) => L52(9),
      iA(9) => L52(6),
      iA(8) => L52(1),
      iA(7) => L52(7),
      iA(6) => L52(0),
      iA(5) => L52(11),
      iA(4) => L52(4),
      iA(3) => L52(10),
      iA(2) => L52(5),
      iA(1) => L52(2),
      iA(0) => L52(3),
      iB(11) => L52(10),
      iB(10) => L52(7),
      iB(9) => L52(2),
      iB(8) => L52(11),
      iB(7) => L52(3),
      iB(6) => L52(5),
      iB(5) => L52(6),
      iB(4) => L52(8),
      iB(3) => L52(0),
      iB(2) => L52(9),
      iB(1) => L52(4),
      iB(0) => L52(1),
      isel => iC(52),
      oD(11 downto 0) => L53(11 downto 0)
    );
stage53: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__54\
     port map (
      iA(11) => L53(4),
      iA(10) => L53(6),
      iA(9) => L53(11),
      iA(8) => L53(8),
      iA(7) => L53(1),
      iA(6) => L53(2),
      iA(5) => L53(9),
      iA(4) => L53(10),
      iA(3) => L53(3),
      iA(2) => L53(0),
      iA(1) => L53(5),
      iA(0) => L53(7),
      iB(11) => L53(9),
      iB(10) => L53(10),
      iB(9) => L53(5),
      iB(8) => L53(0),
      iB(7) => L53(3),
      iB(6) => L53(7),
      iB(5) => L53(4),
      iB(4) => L53(8),
      iB(3) => L53(11),
      iB(2) => L53(6),
      iB(1) => L53(1),
      iB(0) => L53(2),
      isel => iC(53),
      oD(11 downto 0) => L54(11 downto 0)
    );
stage54: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__55\
     port map (
      iA(11) => L54(3),
      iA(10) => L54(1),
      iA(9) => L54(6),
      iA(8) => L54(7),
      iA(7) => L54(11),
      iA(6) => L54(2),
      iA(5) => L54(9),
      iA(4) => L54(0),
      iA(3) => L54(4),
      iA(2) => L54(5),
      iA(1) => L54(10),
      iA(0) => L54(8),
      iB(11) => L54(4),
      iB(10) => L54(11),
      iB(9) => L54(1),
      iB(8) => L54(6),
      iB(7 downto 6) => L54(9 downto 8),
      iB(5 downto 4) => L54(3 downto 2),
      iB(3) => L54(5),
      iB(2) => L54(10),
      iB(1) => L54(0),
      iB(0) => L54(7),
      isel => iC(54),
      oD(11 downto 0) => L55(11 downto 0)
    );
stage55: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__56\
     port map (
      iA(11) => L55(2),
      iA(10) => L55(7),
      iA(9) => L55(0),
      iA(8) => L55(8),
      iA(7) => L55(5),
      iA(6) => L55(10),
      iA(5) => L55(1),
      iA(4) => L55(6),
      iA(3) => L55(3),
      iA(2) => L55(11),
      iA(1) => L55(4),
      iA(0) => L55(9),
      iB(11) => L55(11),
      iB(10) => L55(3),
      iB(9) => L55(4),
      iB(8) => L55(1),
      iB(7) => L55(6),
      iB(6) => L55(9),
      iB(5) => L55(2),
      iB(4) => L55(5),
      iB(3) => L55(10),
      iB(2) => L55(7),
      iB(1) => L55(8),
      iB(0) => L55(0),
      isel => iC(55),
      oD(11 downto 0) => L56(11 downto 0)
    );
stage56: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__57\
     port map (
      iA(11) => L56(5),
      iA(10) => L56(11),
      iA(9) => L56(7),
      iA(8) => L56(9),
      iA(7) => L56(3),
      iA(6) => L56(1),
      iA(5) => L56(10),
      iA(4) => L56(8),
      iA(3) => L56(2),
      iA(2) => L56(4),
      iA(1) => L56(0),
      iA(0) => L56(6),
      iB(11) => L56(8),
      iB(10) => L56(6),
      iB(9) => L56(11),
      iB(8) => L56(1),
      iB(7) => L56(9),
      iB(6) => L56(7),
      iB(5) => L56(4),
      iB(4) => L56(2),
      iB(3) => L56(10),
      iB(2) => L56(0),
      iB(1) => L56(5),
      iB(0) => L56(3),
      isel => iC(56),
      oD(11 downto 0) => L57(11 downto 0)
    );
stage57: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__58\
     port map (
      iA(11) => L57(10),
      iA(10) => L57(0),
      iA(9) => L57(9),
      iA(8 downto 7) => L57(5 downto 4),
      iA(6) => L57(8),
      iA(5) => L57(3),
      iA(4 downto 3) => L57(7 downto 6),
      iA(2) => L57(2),
      iA(1) => L57(11),
      iA(0) => L57(1),
      iB(11) => L57(6),
      iB(10 downto 9) => L57(2 downto 1),
      iB(8) => L57(3),
      iB(7) => L57(11),
      iB(6) => L57(4),
      iB(5) => L57(7),
      iB(4) => L57(0),
      iB(3) => L57(8),
      iB(2 downto 1) => L57(10 downto 9),
      iB(0) => L57(5),
      isel => iC(57),
      oD(11 downto 0) => L58(11 downto 0)
    );
stage58: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__59\
     port map (
      iA(11 downto 10) => L58(7 downto 6),
      iA(9) => L58(8),
      iA(8 downto 7) => L58(2 downto 1),
      iA(6) => L58(11),
      iA(5) => L58(0),
      iA(4 downto 3) => L58(10 downto 9),
      iA(2) => L58(3),
      iA(1 downto 0) => L58(5 downto 4),
      iB(11) => L58(11),
      iB(10) => L58(9),
      iB(9) => L58(10),
      iB(8) => L58(3),
      iB(7) => L58(4),
      iB(6 downto 5) => L58(6 downto 5),
      iB(4) => L58(7),
      iB(3) => L58(8),
      iB(2) => L58(1),
      iB(1) => L58(2),
      iB(0) => L58(0),
      isel => iC(58),
      oD(11 downto 0) => L59(11 downto 0)
    );
stage59: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__60\
     port map (
      iA(11) => L59(8),
      iA(10) => L59(0),
      iA(9) => L59(6),
      iA(8) => L59(10),
      iA(7) => L59(4),
      iA(6) => L59(2),
      iA(5) => L59(9),
      iA(4) => L59(7),
      iA(3) => L59(1),
      iA(2) => L59(5),
      iA(1) => L59(11),
      iA(0) => L59(3),
      iB(11) => L59(4),
      iB(10) => L59(10),
      iB(9) => L59(0),
      iB(8) => L59(2),
      iB(7) => L59(6),
      iB(6) => L59(8),
      iB(5) => L59(3),
      iB(4) => L59(5),
      iB(3) => L59(9),
      iB(2) => L59(11),
      iB(1) => L59(1),
      iB(0) => L59(7),
      isel => iC(59),
      oD(11 downto 0) => L60(11 downto 0)
    );
stage6: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__7\
     port map (
      iA(11) => L6(10),
      iA(10) => L6(11),
      iA(9) => L6(2),
      iA(8) => L6(4),
      iA(7) => L6(8),
      iA(6 downto 5) => L6(6 downto 5),
      iA(4) => L6(3),
      iA(3) => L6(7),
      iA(2) => L6(9),
      iA(1) => L6(0),
      iA(0) => L6(1),
      iB(11) => L6(11),
      iB(10) => L6(8),
      iB(9 downto 8) => L6(10 downto 9),
      iB(7) => L6(7),
      iB(6) => L6(5),
      iB(5) => L6(6),
      iB(4) => L6(4),
      iB(3 downto 2) => L6(2 downto 1),
      iB(1) => L6(3),
      iB(0) => L6(0),
      isel => iC(6),
      oD(11 downto 0) => L7(11 downto 0)
    );
stage60: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__61\
     port map (
      iA(11) => L60(7),
      iA(10) => L60(9),
      iA(9) => L60(11),
      iA(8) => L60(5),
      iA(7) => L60(3),
      iA(6) => L60(1),
      iA(5) => L60(10),
      iA(4) => L60(8),
      iA(3) => L60(6),
      iA(2) => L60(0),
      iA(1) => L60(2),
      iA(0) => L60(4),
      iB(11) => L60(1),
      iB(10) => L60(8),
      iB(9) => L60(6),
      iB(8) => L60(4),
      iB(7) => L60(0),
      iB(6) => L60(2),
      iB(5) => L60(9),
      iB(4) => L60(11),
      iB(3) => L60(7),
      iB(2) => L60(5),
      iB(1) => L60(3),
      iB(0) => L60(10),
      isel => iC(60),
      oD(11 downto 0) => L61(11 downto 0)
    );
stage61: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__62\
     port map (
      iA(11) => L61(7),
      iA(10) => L61(10),
      iA(9) => L61(2),
      iA(8) => L61(8),
      iA(7) => L61(6),
      iA(6) => L61(0),
      iA(5) => L61(11),
      iA(4) => L61(5),
      iA(3) => L61(3),
      iA(2) => L61(9),
      iA(1) => L61(1),
      iA(0) => L61(4),
      iB(11) => L61(4),
      iB(10) => L61(6),
      iB(9 downto 8) => L61(1 downto 0),
      iB(7) => L61(2),
      iB(6) => L61(8),
      iB(5) => L61(3),
      iB(4) => L61(9),
      iB(3 downto 2) => L61(11 downto 10),
      iB(1) => L61(5),
      iB(0) => L61(7),
      isel => iC(61),
      oD(11 downto 0) => L62(11 downto 0)
    );
stage62: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__63\
     port map (
      iA(11) => L62(1),
      iA(10) => L62(3),
      iA(9) => L62(9),
      iA(8) => L62(4),
      iA(7) => L62(11),
      iA(6) => L62(5),
      iA(5) => L62(6),
      iA(4) => L62(0),
      iA(3) => L62(7),
      iA(2) => L62(2),
      iA(1) => L62(8),
      iA(0) => L62(10),
      iB(11) => L62(5),
      iB(10) => L62(7),
      iB(9 downto 8) => L62(11 downto 10),
      iB(7) => L62(8),
      iB(6) => L62(2),
      iB(5) => L62(9),
      iB(4) => L62(3),
      iB(3 downto 2) => L62(1 downto 0),
      iB(1) => L62(4),
      iB(0) => L62(6),
      isel => iC(62),
      oD(11 downto 0) => L63(11 downto 0)
    );
stage63: entity work.design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group
     port map (
      iA(11) => L63(2),
      iA(10) => L63(10),
      iA(9) => L63(4),
      iA(8) => L63(11),
      iA(7) => L63(3),
      iA(6) => L63(5),
      iA(5) => L63(6),
      iA(4) => L63(8),
      iA(3) => L63(0),
      iA(2) => L63(7),
      iA(1) => L63(1),
      iA(0) => L63(9),
      iB(11) => L63(7),
      iB(10) => L63(0),
      iB(9) => L63(9),
      iB(8) => L63(1),
      iB(7) => L63(5),
      iB(6) => L63(8),
      iB(5) => L63(3),
      iB(4) => L63(6),
      iB(3) => L63(10),
      iB(2) => L63(2),
      iB(1) => L63(11),
      iB(0) => L63(4),
      isel => iC(63),
      oD(11 downto 0) => L64(11 downto 0)
    );
stage7: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__8\
     port map (
      iA(11) => L7(8),
      iA(10) => L7(0),
      iA(9) => L7(10),
      iA(8) => L7(6),
      iA(7) => L7(2),
      iA(6) => L7(4),
      iA(5) => L7(7),
      iA(4) => L7(9),
      iA(3) => L7(5),
      iA(2) => L7(1),
      iA(1) => L7(11),
      iA(0) => L7(3),
      iB(11) => L7(4),
      iB(10) => L7(8),
      iB(9) => L7(1),
      iB(8) => L7(2),
      iB(7) => L7(5),
      iB(6) => L7(0),
      iB(5) => L7(11),
      iB(4) => L7(6),
      iB(3) => L7(9),
      iB(2) => L7(10),
      iB(1) => L7(3),
      iB(0) => L7(7),
      isel => iC(7),
      oD(11 downto 0) => L8(11 downto 0)
    );
stage8: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__9\
     port map (
      iA(11) => L8(6),
      iA(10) => L8(9),
      iA(9) => L8(3),
      iA(8 downto 7) => L8(1 downto 0),
      iA(6) => L8(7),
      iA(5) => L8(4),
      iA(4 downto 3) => L8(11 downto 10),
      iA(2) => L8(8),
      iA(1) => L8(2),
      iA(0) => L8(5),
      iB(11) => L8(7),
      iB(10) => L8(8),
      iB(9 downto 8) => L8(10 downto 9),
      iB(7) => L8(5),
      iB(6) => L8(0),
      iB(5) => L8(11),
      iB(4) => L8(6),
      iB(3 downto 2) => L8(2 downto 1),
      iB(1) => L8(3),
      iB(0) => L8(4),
      isel => iC(8),
      oD(11 downto 0) => L9(11 downto 0)
    );
stage9: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__10\
     port map (
      iA(11 downto 10) => L9(11 downto 10),
      iA(9) => L9(8),
      iA(8) => L9(2),
      iA(7) => L9(6),
      iA(6) => L9(7),
      iA(5) => L9(4),
      iA(4) => L9(5),
      iA(3) => L9(9),
      iA(2) => L9(3),
      iA(1 downto 0) => L9(1 downto 0),
      iB(11) => L9(10),
      iB(10) => L9(3),
      iB(9) => L9(11),
      iB(8) => L9(9),
      iB(7 downto 6) => L9(5 downto 4),
      iB(5 downto 4) => L9(7 downto 6),
      iB(3) => L9(2),
      iB(2) => L9(0),
      iB(1) => L9(8),
      iB(0) => L9(1),
      isel => iC(9),
      oD(11 downto 0) => L10(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k8 is
  port (
    itriger : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 );
    oTP : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k8;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k8 is
  signal L0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of L0 : signal is std.standard.true;
  signal L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L1 : signal is std.standard.true;
  signal L10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L10 : signal is std.standard.true;
  signal L11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L11 : signal is std.standard.true;
  signal L12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L12 : signal is std.standard.true;
  signal L13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L13 : signal is std.standard.true;
  signal L14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L14 : signal is std.standard.true;
  signal L15 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L15 : signal is std.standard.true;
  signal L16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L16 : signal is std.standard.true;
  signal L17 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L17 : signal is std.standard.true;
  signal L18 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L18 : signal is std.standard.true;
  signal L19 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L19 : signal is std.standard.true;
  signal L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L2 : signal is std.standard.true;
  signal L20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L20 : signal is std.standard.true;
  signal L21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L21 : signal is std.standard.true;
  signal L22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L22 : signal is std.standard.true;
  signal L23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L23 : signal is std.standard.true;
  signal L24 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L24 : signal is std.standard.true;
  signal L25 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L25 : signal is std.standard.true;
  signal L26 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L26 : signal is std.standard.true;
  signal L27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L27 : signal is std.standard.true;
  signal L28 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L28 : signal is std.standard.true;
  signal L29 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L29 : signal is std.standard.true;
  signal L3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L3 : signal is std.standard.true;
  signal L30 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L30 : signal is std.standard.true;
  signal L31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L31 : signal is std.standard.true;
  signal L32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L32 : signal is std.standard.true;
  signal L33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L33 : signal is std.standard.true;
  signal L34 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L34 : signal is std.standard.true;
  signal L35 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L35 : signal is std.standard.true;
  signal L36 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L36 : signal is std.standard.true;
  signal L37 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L37 : signal is std.standard.true;
  signal L38 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L38 : signal is std.standard.true;
  signal L39 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L39 : signal is std.standard.true;
  signal L4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L4 : signal is std.standard.true;
  signal L40 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L40 : signal is std.standard.true;
  signal L41 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L41 : signal is std.standard.true;
  signal L42 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L42 : signal is std.standard.true;
  signal L43 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L43 : signal is std.standard.true;
  signal L44 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L44 : signal is std.standard.true;
  signal L45 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L45 : signal is std.standard.true;
  signal L46 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L46 : signal is std.standard.true;
  signal L47 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L47 : signal is std.standard.true;
  signal L48 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L48 : signal is std.standard.true;
  signal L49 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L49 : signal is std.standard.true;
  signal L5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L5 : signal is std.standard.true;
  signal L50 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L50 : signal is std.standard.true;
  signal L51 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L51 : signal is std.standard.true;
  signal L52 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L52 : signal is std.standard.true;
  signal L53 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L53 : signal is std.standard.true;
  signal L54 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L54 : signal is std.standard.true;
  signal L55 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L55 : signal is std.standard.true;
  signal L56 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L56 : signal is std.standard.true;
  signal L57 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L57 : signal is std.standard.true;
  signal L58 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L58 : signal is std.standard.true;
  signal L59 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L59 : signal is std.standard.true;
  signal L6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L6 : signal is std.standard.true;
  signal L60 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L60 : signal is std.standard.true;
  signal L61 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L61 : signal is std.standard.true;
  signal L62 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L62 : signal is std.standard.true;
  signal L63 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L63 : signal is std.standard.true;
  signal L64 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L64 : signal is std.standard.true;
  signal L7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L7 : signal is std.standard.true;
  signal L8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L8 : signal is std.standard.true;
  signal L9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of L9 : signal is std.standard.true;
  attribute DW : integer;
  attribute DW of stage0 : label is 16;
  attribute DW of stage1 : label is 16;
  attribute DW of stage10 : label is 16;
  attribute DW of stage11 : label is 16;
  attribute DW of stage12 : label is 16;
  attribute DW of stage13 : label is 16;
  attribute DW of stage14 : label is 16;
  attribute DW of stage15 : label is 16;
  attribute DW of stage16 : label is 16;
  attribute DW of stage17 : label is 16;
  attribute DW of stage18 : label is 16;
  attribute DW of stage19 : label is 16;
  attribute DW of stage2 : label is 16;
  attribute DW of stage20 : label is 16;
  attribute DW of stage21 : label is 16;
  attribute DW of stage22 : label is 16;
  attribute DW of stage23 : label is 16;
  attribute DW of stage24 : label is 16;
  attribute DW of stage25 : label is 16;
  attribute DW of stage26 : label is 16;
  attribute DW of stage27 : label is 16;
  attribute DW of stage28 : label is 16;
  attribute DW of stage29 : label is 16;
  attribute DW of stage3 : label is 16;
  attribute DW of stage30 : label is 16;
  attribute DW of stage31 : label is 16;
  attribute DW of stage32 : label is 16;
  attribute DW of stage33 : label is 16;
  attribute DW of stage34 : label is 16;
  attribute DW of stage35 : label is 16;
  attribute DW of stage36 : label is 16;
  attribute DW of stage37 : label is 16;
  attribute DW of stage38 : label is 16;
  attribute DW of stage39 : label is 16;
  attribute DW of stage4 : label is 16;
  attribute DW of stage40 : label is 16;
  attribute DW of stage41 : label is 16;
  attribute DW of stage42 : label is 16;
  attribute DW of stage43 : label is 16;
  attribute DW of stage44 : label is 16;
  attribute DW of stage45 : label is 16;
  attribute DW of stage46 : label is 16;
  attribute DW of stage47 : label is 16;
  attribute DW of stage48 : label is 16;
  attribute DW of stage49 : label is 16;
  attribute DW of stage5 : label is 16;
  attribute DW of stage50 : label is 16;
  attribute DW of stage51 : label is 16;
  attribute DW of stage52 : label is 16;
  attribute DW of stage53 : label is 16;
  attribute DW of stage54 : label is 16;
  attribute DW of stage55 : label is 16;
  attribute DW of stage56 : label is 16;
  attribute DW of stage57 : label is 16;
  attribute DW of stage58 : label is 16;
  attribute DW of stage59 : label is 16;
  attribute DW of stage6 : label is 16;
  attribute DW of stage60 : label is 16;
  attribute DW of stage61 : label is 16;
  attribute DW of stage62 : label is 16;
  attribute DW of stage63 : label is 16;
  attribute DW of stage7 : label is 16;
  attribute DW of stage8 : label is 16;
  attribute DW of stage9 : label is 16;
  attribute dont_touch_string : string;
  attribute dont_touch_string of itriger : signal is "true";
  attribute dont_touch_string of iC : signal is "true";
  attribute dont_touch_string of oTP : signal is "true";
begin
  L0(0) <= itriger;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(15),
      O => oTP(15)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(14),
      O => oTP(14)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(5),
      O => oTP(5)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(4),
      O => oTP(4)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(3),
      O => oTP(3)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(2),
      O => oTP(2)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(1),
      O => oTP(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(0),
      O => oTP(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(13),
      O => oTP(13)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(12),
      O => oTP(12)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L0(0),
      O => L0(1)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(11),
      O => oTP(11)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(10),
      O => oTP(10)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(9),
      O => oTP(9)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(8),
      O => oTP(8)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(7),
      O => oTP(7)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => L64(6),
      O => oTP(6)
    );
stage0: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__1\
     port map (
      iA(15) => L0(7),
      iA(14) => L0(0),
      iA(13) => L0(2),
      iA(12) => L0(11),
      iA(11) => L0(14),
      iA(10) => L0(5),
      iA(9) => L0(6),
      iA(8) => L0(3),
      iA(7) => L0(12),
      iA(6) => L0(9),
      iA(5) => L0(10),
      iA(4) => L0(1),
      iA(3) => L0(4),
      iA(2) => L0(13),
      iA(1) => L0(15),
      iA(0) => L0(8),
      iB(15) => L0(11),
      iB(14) => L0(3),
      iB(13) => L0(1),
      iB(12) => L0(7),
      iB(11) => L0(10),
      iB(10) => L0(13),
      iB(9) => L0(15),
      iB(8) => L0(6),
      iB(7) => L0(9),
      iB(6) => L0(0),
      iB(5) => L0(2),
      iB(4) => L0(5),
      iB(3) => L0(8),
      iB(2) => L0(14),
      iB(1) => L0(12),
      iB(0) => L0(4),
      isel => iC(0),
      oD(15 downto 0) => L1(15 downto 0)
    );
stage1: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__2\
     port map (
      iA(15) => L1(3),
      iA(14) => L1(9),
      iA(13) => L1(5),
      iA(12) => L1(11),
      iA(11) => L1(8),
      iA(10) => L1(14),
      iA(9) => L1(0),
      iA(8) => L1(2),
      iA(7) => L1(13),
      iA(6) => L1(15),
      iA(5) => L1(1),
      iA(4) => L1(7),
      iA(3) => L1(4),
      iA(2) => L1(10),
      iA(1) => L1(6),
      iA(0) => L1(12),
      iB(15) => L1(2),
      iB(14) => L1(14),
      iB(13) => L1(4),
      iB(12) => L1(5),
      iB(11 downto 10) => L1(7 downto 6),
      iB(9) => L1(15),
      iB(8) => L1(3),
      iB(7) => L1(12),
      iB(6) => L1(0),
      iB(5 downto 4) => L1(9 downto 8),
      iB(3) => L1(10),
      iB(2) => L1(11),
      iB(1) => L1(1),
      iB(0) => L1(13),
      isel => iC(1),
      oD(15 downto 0) => L2(15 downto 0)
    );
stage10: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__11\
     port map (
      iA(15) => L10(5),
      iA(14 downto 13) => L10(15 downto 14),
      iA(12) => L10(8),
      iA(11) => L10(12),
      iA(10) => L10(9),
      iA(9) => L10(13),
      iA(8) => L10(11),
      iA(7) => L10(4),
      iA(6) => L10(2),
      iA(5) => L10(6),
      iA(4) => L10(3),
      iA(3) => L10(7),
      iA(2 downto 1) => L10(1 downto 0),
      iA(0) => L10(10),
      iB(15) => L10(1),
      iB(14) => L10(12),
      iB(13) => L10(4),
      iB(12 downto 11) => L10(6 downto 5),
      iB(10) => L10(7),
      iB(9) => L10(15),
      iB(8) => L10(13),
      iB(7) => L10(2),
      iB(6) => L10(0),
      iB(5) => L10(8),
      iB(4 downto 3) => L10(10 downto 9),
      iB(2) => L10(11),
      iB(1) => L10(3),
      iB(0) => L10(14),
      isel => iC(10),
      oD(15 downto 0) => L11(15 downto 0)
    );
stage11: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__12\
     port map (
      iA(15) => L11(11),
      iA(14) => L11(8),
      iA(13) => L11(5),
      iA(12) => L11(2),
      iA(11) => L11(9),
      iA(10) => L11(15),
      iA(9) => L11(1),
      iA(8) => L11(3),
      iA(7) => L11(12),
      iA(6) => L11(14),
      iA(5) => L11(0),
      iA(4) => L11(6),
      iA(3) => L11(13),
      iA(2) => L11(10),
      iA(1) => L11(7),
      iA(0) => L11(4),
      iB(15) => L11(4),
      iB(14) => L11(7),
      iB(13) => L11(3),
      iB(12) => L11(6),
      iB(11) => L11(10),
      iB(10 downto 9) => L11(14 downto 13),
      iB(8) => L11(0),
      iB(7) => L11(15),
      iB(6 downto 5) => L11(2 downto 1),
      iB(4) => L11(5),
      iB(3) => L11(9),
      iB(2) => L11(12),
      iB(1) => L11(8),
      iB(0) => L11(11),
      isel => iC(11),
      oD(15 downto 0) => L12(15 downto 0)
    );
stage12: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__13\
     port map (
      iA(15) => L12(5),
      iA(14) => L12(6),
      iA(13) => L12(15),
      iA(12) => L12(7),
      iA(11) => L12(1),
      iA(10) => L12(3),
      iA(9) => L12(11),
      iA(8) => L12(2),
      iA(7) => L12(13),
      iA(6) => L12(4),
      iA(5) => L12(12),
      iA(4) => L12(14),
      iA(3) => L12(8),
      iA(2) => L12(0),
      iA(1) => L12(9),
      iA(0) => L12(10),
      iB(15) => L12(12),
      iB(14) => L12(13),
      iB(13) => L12(0),
      iB(12) => L12(6),
      iB(11) => L12(8),
      iB(10) => L12(11),
      iB(9) => L12(14),
      iB(8) => L12(10),
      iB(7) => L12(5),
      iB(6) => L12(1),
      iB(5) => L12(4),
      iB(4) => L12(7),
      iB(3) => L12(9),
      iB(2) => L12(15),
      iB(1) => L12(2),
      iB(0) => L12(3),
      isel => iC(12),
      oD(15 downto 0) => L13(15 downto 0)
    );
stage13: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__14\
     port map (
      iA(15) => L13(5),
      iA(14) => L13(11),
      iA(13) => L13(1),
      iA(12) => L13(3),
      iA(11) => L13(8),
      iA(10) => L13(15),
      iA(9) => L13(13),
      iA(8) => L13(6),
      iA(7) => L13(9),
      iA(6) => L13(2),
      iA(5) => L13(0),
      iA(4) => L13(7),
      iA(3) => L13(12),
      iA(2) => L13(14),
      iA(1) => L13(4),
      iA(0) => L13(10),
      iB(15) => L13(8),
      iB(14) => L13(6),
      iB(13) => L13(10),
      iB(12) => L13(1),
      iB(11) => L13(12),
      iB(10) => L13(2),
      iB(9) => L13(4),
      iB(8) => L13(0),
      iB(7) => L13(15),
      iB(6) => L13(11),
      iB(5) => L13(13),
      iB(4) => L13(3),
      iB(3) => L13(14),
      iB(2) => L13(5),
      iB(1) => L13(9),
      iB(0) => L13(7),
      isel => iC(13),
      oD(15 downto 0) => L14(15 downto 0)
    );
stage14: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__15\
     port map (
      iA(15) => L14(7),
      iA(14) => L14(1),
      iA(13) => L14(11),
      iA(12) => L14(15),
      iA(11) => L14(13),
      iA(10) => L14(3),
      iA(9) => L14(6),
      iA(8) => L14(10),
      iA(7) => L14(5),
      iA(6) => L14(9),
      iA(5) => L14(12),
      iA(4) => L14(2),
      iA(3) => L14(0),
      iA(2) => L14(4),
      iA(1) => L14(14),
      iA(0) => L14(8),
      iB(15) => L14(1),
      iB(14) => L14(9),
      iB(13) => L14(13),
      iB(12) => L14(10),
      iB(11) => L14(4),
      iB(10) => L14(8),
      iB(9) => L14(12),
      iB(8) => L14(15),
      iB(7) => L14(0),
      iB(6) => L14(3),
      iB(5) => L14(7),
      iB(4) => L14(11),
      iB(3) => L14(5),
      iB(2) => L14(2),
      iB(1) => L14(6),
      iB(0) => L14(14),
      isel => iC(14),
      oD(15 downto 0) => L15(15 downto 0)
    );
stage15: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__16\
     port map (
      iA(15) => L15(10),
      iA(14) => L15(15),
      iA(13) => L15(3),
      iA(12) => L15(11),
      iA(11) => L15(9),
      iA(10) => L15(1),
      iA(9) => L15(2),
      iA(8) => L15(7),
      iA(7) => L15(8),
      iA(6) => L15(13),
      iA(5) => L15(14),
      iA(4) => L15(6),
      iA(3) => L15(4),
      iA(2) => L15(12),
      iA(1) => L15(0),
      iA(0) => L15(5),
      iB(15) => L15(6),
      iB(14) => L15(7),
      iB(13) => L15(14),
      iB(12) => L15(0),
      iB(11) => L15(11),
      iB(10) => L15(12),
      iB(9) => L15(10),
      iB(8) => L15(13),
      iB(7) => L15(2),
      iB(6) => L15(5),
      iB(5) => L15(3),
      iB(4) => L15(4),
      iB(3) => L15(15),
      iB(2) => L15(1),
      iB(1) => L15(8),
      iB(0) => L15(9),
      isel => iC(15),
      oD(15 downto 0) => L16(15 downto 0)
    );
stage16: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__17\
     port map (
      iA(15) => L16(4),
      iA(14) => L16(1),
      iA(13) => L16(9),
      iA(12 downto 11) => L16(13 downto 12),
      iA(10) => L16(15),
      iA(9) => L16(10),
      iA(8) => L16(7),
      iA(7) => L16(8),
      iA(6) => L16(5),
      iA(5) => L16(0),
      iA(4 downto 3) => L16(3 downto 2),
      iA(2) => L16(6),
      iA(1) => L16(14),
      iA(0) => L16(11),
      iB(15) => L16(12),
      iB(14) => L16(13),
      iB(13) => L16(8),
      iB(12) => L16(5),
      iB(11) => L16(15),
      iB(10) => L16(9),
      iB(9) => L16(14),
      iB(8) => L16(4),
      iB(7) => L16(11),
      iB(6) => L16(1),
      iB(5) => L16(6),
      iB(4) => L16(0),
      iB(3) => L16(10),
      iB(2) => L16(7),
      iB(1) => L16(2),
      iB(0) => L16(3),
      isel => iC(16),
      oD(15 downto 0) => L17(15 downto 0)
    );
stage17: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__18\
     port map (
      iA(15) => L17(7),
      iA(14) => L17(14),
      iA(13 downto 12) => L17(12 downto 11),
      iA(11) => L17(6),
      iA(10) => L17(2),
      iA(9) => L17(15),
      iA(8) => L17(10),
      iA(7) => L17(5),
      iA(6) => L17(0),
      iA(5) => L17(13),
      iA(4) => L17(9),
      iA(3 downto 2) => L17(4 downto 3),
      iA(1) => L17(1),
      iA(0) => L17(8),
      iB(15) => L17(10),
      iB(14) => L17(0),
      iB(13 downto 12) => L17(3 downto 2),
      iB(11 downto 10) => L17(7 downto 6),
      iB(9) => L17(14),
      iB(8) => L17(11),
      iB(7) => L17(4),
      iB(6) => L17(1),
      iB(5 downto 4) => L17(9 downto 8),
      iB(3 downto 2) => L17(13 downto 12),
      iB(1) => L17(15),
      iB(0) => L17(5),
      isel => iC(17),
      oD(15 downto 0) => L18(15 downto 0)
    );
stage18: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__19\
     port map (
      iA(15) => L18(12),
      iA(14) => L18(1),
      iA(13) => L18(6),
      iA(12) => L18(7),
      iA(11) => L18(15),
      iA(10 downto 9) => L18(11 downto 10),
      iA(8) => L18(2),
      iA(7) => L18(13),
      iA(6 downto 5) => L18(5 downto 4),
      iA(4) => L18(0),
      iA(3) => L18(8),
      iA(2) => L18(9),
      iA(1) => L18(14),
      iA(0) => L18(3),
      iB(15) => L18(7),
      iB(14) => L18(3),
      iB(13) => L18(5),
      iB(12) => L18(1),
      iB(11) => L18(13),
      iB(10) => L18(9),
      iB(9) => L18(0),
      iB(8) => L18(4),
      iB(7) => L18(11),
      iB(6) => L18(15),
      iB(5) => L18(6),
      iB(4) => L18(2),
      iB(3) => L18(14),
      iB(2) => L18(10),
      iB(1) => L18(12),
      iB(0) => L18(8),
      isel => iC(18),
      oD(15 downto 0) => L19(15 downto 0)
    );
stage19: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__20\
     port map (
      iA(15) => L19(12),
      iA(14) => L19(9),
      iA(13) => L19(11),
      iA(12) => L19(13),
      iA(11) => L19(1),
      iA(10) => L19(15),
      iA(9) => L19(7),
      iA(8) => L19(10),
      iA(7) => L19(5),
      iA(6) => L19(8),
      iA(5) => L19(0),
      iA(4) => L19(14),
      iA(3) => L19(2),
      iA(2) => L19(4),
      iA(1) => L19(6),
      iA(0) => L19(3),
      iB(15) => L19(5),
      iB(14) => L19(14),
      iB(13) => L19(9),
      iB(12) => L19(11),
      iB(11) => L19(15),
      iB(10) => L19(8),
      iB(9) => L19(12),
      iB(8) => L19(13),
      iB(7) => L19(2),
      iB(6) => L19(3),
      iB(5) => L19(7),
      iB(4) => L19(0),
      iB(3) => L19(4),
      iB(2) => L19(6),
      iB(1) => L19(1),
      iB(0) => L19(10),
      isel => iC(19),
      oD(15 downto 0) => L20(15 downto 0)
    );
stage2: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__3\
     port map (
      iA(15) => L2(5),
      iA(14) => L2(12),
      iA(13) => L2(1),
      iA(12) => L2(7),
      iA(11) => L2(0),
      iA(10) => L2(9),
      iA(9) => L2(2),
      iA(8) => L2(11),
      iA(7) => L2(4),
      iA(6) => L2(13),
      iA(5) => L2(6),
      iA(4) => L2(15),
      iA(3) => L2(8),
      iA(2) => L2(14),
      iA(1) => L2(3),
      iA(0) => L2(10),
      iB(15) => L2(0),
      iB(14) => L2(11),
      iB(13) => L2(7),
      iB(12) => L2(1),
      iB(11) => L2(5),
      iB(10) => L2(12),
      iB(9) => L2(9),
      iB(8) => L2(13),
      iB(7) => L2(2),
      iB(6) => L2(6),
      iB(5) => L2(3),
      iB(4) => L2(10),
      iB(3) => L2(14),
      iB(2) => L2(8),
      iB(1) => L2(4),
      iB(0) => L2(15),
      isel => iC(2),
      oD(15 downto 0) => L3(15 downto 0)
    );
stage20: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__21\
     port map (
      iA(15) => L20(1),
      iA(14) => L20(12),
      iA(13) => L20(15),
      iA(12) => L20(11),
      iA(11 downto 10) => L20(6 downto 5),
      iA(9) => L20(2),
      iA(8) => L20(7),
      iA(7) => L20(8),
      iA(6) => L20(13),
      iA(5 downto 4) => L20(10 downto 9),
      iA(3) => L20(4),
      iA(2) => L20(0),
      iA(1) => L20(3),
      iA(0) => L20(14),
      iB(15) => L20(14),
      iB(14) => L20(8),
      iB(13) => L20(9),
      iB(12) => L20(15),
      iB(11) => L20(10),
      iB(10) => L20(13),
      iB(9) => L20(4),
      iB(8) => L20(12),
      iB(7) => L20(3),
      iB(6) => L20(11),
      iB(5) => L20(2),
      iB(4) => L20(5),
      iB(3) => L20(0),
      iB(2) => L20(6),
      iB(1) => L20(7),
      iB(0) => L20(1),
      isel => iC(20),
      oD(15 downto 0) => L21(15 downto 0)
    );
stage21: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__22\
     port map (
      iA(15) => L21(14),
      iA(14) => L21(15),
      iA(13) => L21(4),
      iA(12) => L21(12),
      iA(11 downto 9) => L21(7 downto 5),
      iA(8) => L21(13),
      iA(7) => L21(2),
      iA(6 downto 4) => L21(10 downto 8),
      iA(3) => L21(3),
      iA(2) => L21(11),
      iA(1) => L21(0),
      iA(0) => L21(1),
      iB(15) => L21(2),
      iB(14) => L21(5),
      iB(13) => L21(9),
      iB(12) => L21(11),
      iB(11) => L21(8),
      iB(10) => L21(3),
      iB(9) => L21(0),
      iB(8) => L21(1),
      iB(7) => L21(14),
      iB(6) => L21(15),
      iB(5) => L21(12),
      iB(4) => L21(7),
      iB(3) => L21(4),
      iB(2) => L21(6),
      iB(1) => L21(10),
      iB(0) => L21(13),
      isel => iC(21),
      oD(15 downto 0) => L22(15 downto 0)
    );
stage22: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__23\
     port map (
      iA(15) => L22(5),
      iA(14) => L22(8),
      iA(13) => L22(9),
      iA(12 downto 11) => L22(15 downto 14),
      iA(10) => L22(4),
      iA(9) => L22(12),
      iA(8) => L22(2),
      iA(7) => L22(13),
      iA(6) => L22(3),
      iA(5) => L22(11),
      iA(4 downto 3) => L22(1 downto 0),
      iA(2) => L22(6),
      iA(1) => L22(7),
      iA(0) => L22(10),
      iB(15) => L22(9),
      iB(14) => L22(11),
      iB(13) => L22(1),
      iB(12) => L22(3),
      iB(11) => L22(7),
      iB(10) => L22(0),
      iB(9) => L22(13),
      iB(8) => L22(10),
      iB(7) => L22(5),
      iB(6) => L22(2),
      iB(5) => L22(15),
      iB(4) => L22(8),
      iB(3) => L22(12),
      iB(2) => L22(14),
      iB(1) => L22(4),
      iB(0) => L22(6),
      isel => iC(22),
      oD(15 downto 0) => L23(15 downto 0)
    );
stage23: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__24\
     port map (
      iA(15 downto 14) => L23(11 downto 10),
      iA(13) => L23(14),
      iA(12) => L23(7),
      iA(11) => L23(2),
      iA(10) => L23(6),
      iA(9) => L23(15),
      iA(8) => L23(3),
      iA(7) => L23(12),
      iA(6) => L23(0),
      iA(5) => L23(9),
      iA(4) => L23(13),
      iA(3) => L23(8),
      iA(2) => L23(1),
      iA(1 downto 0) => L23(5 downto 4),
      iB(15) => L23(14),
      iB(14) => L23(8),
      iB(13) => L23(5),
      iB(12) => L23(0),
      iB(11 downto 10) => L23(13 downto 12),
      iB(9) => L23(6),
      iB(8) => L23(11),
      iB(7) => L23(4),
      iB(6) => L23(9),
      iB(5 downto 4) => L23(3 downto 2),
      iB(3) => L23(15),
      iB(2) => L23(10),
      iB(1) => L23(7),
      iB(0) => L23(1),
      isel => iC(23),
      oD(15 downto 0) => L24(15 downto 0)
    );
stage24: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__25\
     port map (
      iA(15) => L24(9),
      iA(14) => L24(3),
      iA(13) => L24(4),
      iA(12) => L24(13),
      iA(11) => L24(5),
      iA(10) => L24(14),
      iA(9) => L24(15),
      iA(8 downto 7) => L24(8 downto 7),
      iA(6) => L24(0),
      iA(5) => L24(1),
      iA(4) => L24(10),
      iA(3) => L24(2),
      iA(2) => L24(11),
      iA(1) => L24(12),
      iA(0) => L24(6),
      iB(15) => L24(4),
      iB(14) => L24(15),
      iB(13) => L24(1),
      iB(12) => L24(3),
      iB(11) => L24(13),
      iB(10) => L24(6),
      iB(9) => L24(8),
      iB(8) => L24(10),
      iB(7) => L24(5),
      iB(6) => L24(7),
      iB(5) => L24(9),
      iB(4) => L24(2),
      iB(3) => L24(12),
      iB(2) => L24(14),
      iB(1) => L24(0),
      iB(0) => L24(11),
      isel => iC(24),
      oD(15 downto 0) => L25(15 downto 0)
    );
stage25: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__26\
     port map (
      iA(15) => L25(0),
      iA(14) => L25(12),
      iA(13) => L25(1),
      iA(12) => L25(6),
      iA(11) => L25(13),
      iA(10) => L25(11),
      iA(9) => L25(8),
      iA(8) => L25(5),
      iA(7) => L25(10),
      iA(6) => L25(7),
      iA(5) => L25(4),
      iA(4) => L25(2),
      iA(3) => L25(9),
      iA(2) => L25(14),
      iA(1) => L25(3),
      iA(0) => L25(15),
      iB(15) => L25(12),
      iB(14) => L25(1),
      iB(13) => L25(2),
      iB(12 downto 11) => L25(7 downto 6),
      iB(10) => L25(10),
      iB(9) => L25(4),
      iB(8) => L25(0),
      iB(7) => L25(15),
      iB(6) => L25(11),
      iB(5) => L25(5),
      iB(4 downto 3) => L25(9 downto 8),
      iB(2) => L25(13),
      iB(1) => L25(14),
      iB(0) => L25(3),
      isel => iC(25),
      oD(15 downto 0) => L26(15 downto 0)
    );
stage26: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__27\
     port map (
      iA(15) => L26(7),
      iA(14) => L26(0),
      iA(13) => L26(12),
      iA(12) => L26(5),
      iA(11) => L26(11),
      iA(10) => L26(14),
      iA(9) => L26(6),
      iA(8) => L26(13),
      iA(7) => L26(2),
      iA(6) => L26(9),
      iA(5) => L26(1),
      iA(4) => L26(4),
      iA(3) => L26(10),
      iA(2) => L26(3),
      iA(1) => L26(15),
      iA(0) => L26(8),
      iB(15) => L26(1),
      iB(14) => L26(6),
      iB(13) => L26(0),
      iB(12) => L26(2),
      iB(11) => L26(10),
      iB(10) => L26(8),
      iB(9 downto 8) => L26(12 downto 11),
      iB(7 downto 6) => L26(4 downto 3),
      iB(5) => L26(7),
      iB(4) => L26(5),
      iB(3) => L26(13),
      iB(2) => L26(15),
      iB(1) => L26(9),
      iB(0) => L26(14),
      isel => iC(26),
      oD(15 downto 0) => L27(15 downto 0)
    );
stage27: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__28\
     port map (
      iA(15) => L27(3),
      iA(14) => L27(10),
      iA(13) => L27(7),
      iA(12 downto 11) => L27(14 downto 13),
      iA(10) => L27(11),
      iA(9) => L27(15),
      iA(8) => L27(9),
      iA(7) => L27(6),
      iA(6) => L27(0),
      iA(5) => L27(4),
      iA(4 downto 3) => L27(2 downto 1),
      iA(2) => L27(8),
      iA(1) => L27(5),
      iA(0) => L27(12),
      iB(15) => L27(7),
      iB(14) => L27(0),
      iB(13) => L27(11),
      iB(12) => L27(9),
      iB(11) => L27(14),
      iB(10) => L27(12),
      iB(9) => L27(2),
      iB(8) => L27(5),
      iB(7) => L27(10),
      iB(6) => L27(13),
      iB(5) => L27(3),
      iB(4) => L27(1),
      iB(3) => L27(6),
      iB(2) => L27(4),
      iB(1) => L27(15),
      iB(0) => L27(8),
      isel => iC(27),
      oD(15 downto 0) => L28(15 downto 0)
    );
stage28: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__29\
     port map (
      iA(15) => L28(10),
      iA(14) => L28(1),
      iA(13) => L28(6),
      iA(12) => L28(0),
      iA(11) => L28(13),
      iA(10) => L28(8),
      iA(9) => L28(4),
      iA(8) => L28(12),
      iA(7) => L28(3),
      iA(6) => L28(11),
      iA(5) => L28(7),
      iA(4) => L28(2),
      iA(3) => L28(15),
      iA(2) => L28(9),
      iA(1) => L28(14),
      iA(0) => L28(5),
      iB(15) => L28(0),
      iB(14) => L28(12),
      iB(13) => L28(7),
      iB(12) => L28(2),
      iB(11) => L28(10),
      iB(10) => L28(4),
      iB(9) => L28(9),
      iB(8) => L28(14),
      iB(7) => L28(1),
      iB(6) => L28(6),
      iB(5) => L28(11),
      iB(4) => L28(5),
      iB(3) => L28(13),
      iB(2) => L28(8),
      iB(1) => L28(3),
      iB(0) => L28(15),
      isel => iC(28),
      oD(15 downto 0) => L29(15 downto 0)
    );
stage29: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__30\
     port map (
      iA(15) => L29(9),
      iA(14) => L29(15),
      iA(13) => L29(8),
      iA(12) => L29(12),
      iA(11) => L29(14),
      iA(10) => L29(11),
      iA(9) => L29(5),
      iA(8) => L29(13),
      iA(7) => L29(2),
      iA(6) => L29(10),
      iA(5) => L29(4),
      iA(4) => L29(1),
      iA(3) => L29(3),
      iA(2) => L29(7),
      iA(1) => L29(0),
      iA(0) => L29(6),
      iB(15) => L29(6),
      iB(14) => L29(11),
      iB(13) => L29(14),
      iB(12) => L29(15),
      iB(11) => L29(7),
      iB(10) => L29(5),
      iB(9) => L29(2),
      iB(8) => L29(12),
      iB(7) => L29(3),
      iB(6) => L29(13),
      iB(5) => L29(10),
      iB(4) => L29(8),
      iB(3) => L29(0),
      iB(2) => L29(1),
      iB(1) => L29(4),
      iB(0) => L29(9),
      isel => iC(29),
      oD(15 downto 0) => L30(15 downto 0)
    );
stage3: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__4\
     port map (
      iA(15) => L3(0),
      iA(14) => L3(12),
      iA(13) => L3(13),
      iA(12) => L3(6),
      iA(11) => L3(14),
      iA(10) => L3(10),
      iA(9) => L3(7),
      iA(8) => L3(11),
      iA(7) => L3(4),
      iA(6) => L3(8),
      iA(5) => L3(5),
      iA(4) => L3(1),
      iA(3) => L3(9),
      iA(2) => L3(2),
      iA(1) => L3(3),
      iA(0) => L3(15),
      iB(15 downto 14) => L3(6 downto 5),
      iB(13) => L3(8),
      iB(12) => L3(13),
      iB(11) => L3(11),
      iB(10) => L3(0),
      iB(9) => L3(1),
      iB(8) => L3(3),
      iB(7) => L3(12),
      iB(6) => L3(14),
      iB(5) => L3(15),
      iB(4) => L3(4),
      iB(3) => L3(2),
      iB(2) => L3(7),
      iB(1 downto 0) => L3(10 downto 9),
      isel => iC(3),
      oD(15 downto 0) => L4(15 downto 0)
    );
stage30: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__31\
     port map (
      iA(15) => L30(14),
      iA(14) => L30(2),
      iA(13) => L30(15),
      iA(12 downto 11) => L30(4 downto 3),
      iA(10) => L30(9),
      iA(9) => L30(10),
      iA(8 downto 7) => L30(8 downto 7),
      iA(6) => L30(5),
      iA(5) => L30(6),
      iA(4 downto 3) => L30(12 downto 11),
      iA(2) => L30(0),
      iA(1) => L30(13),
      iA(0) => L30(1),
      iB(15) => L30(9),
      iB(14) => L30(10),
      iB(13) => L30(14),
      iB(12) => L30(0),
      iB(11) => L30(11),
      iB(10) => L30(3),
      iB(9) => L30(8),
      iB(8) => L30(2),
      iB(7) => L30(13),
      iB(6) => L30(7),
      iB(5) => L30(12),
      iB(4) => L30(4),
      iB(3) => L30(15),
      iB(2) => L30(1),
      iB(1) => L30(5),
      iB(0) => L30(6),
      isel => iC(30),
      oD(15 downto 0) => L31(15 downto 0)
    );
stage31: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__32\
     port map (
      iA(15) => L31(3),
      iA(14) => L31(4),
      iA(13) => L31(8),
      iA(12) => L31(13),
      iA(11) => L31(15),
      iA(10) => L31(1),
      iA(9 downto 8) => L31(6 downto 5),
      iA(7 downto 6) => L31(10 downto 9),
      iA(5) => L31(14),
      iA(4) => L31(0),
      iA(3) => L31(2),
      iA(2) => L31(7),
      iA(1) => L31(11),
      iA(0) => L31(12),
      iB(15) => L31(7),
      iB(14) => L31(13),
      iB(13 downto 12) => L31(6 downto 5),
      iB(11) => L31(1),
      iB(10 downto 9) => L31(4 downto 3),
      iB(8) => L31(0),
      iB(7) => L31(15),
      iB(6 downto 5) => L31(12 downto 11),
      iB(4) => L31(14),
      iB(3 downto 2) => L31(10 downto 9),
      iB(1) => L31(2),
      iB(0) => L31(8),
      isel => iC(31),
      oD(15 downto 0) => L32(15 downto 0)
    );
stage32: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__33\
     port map (
      iA(15) => L32(8),
      iA(14) => L32(3),
      iA(13) => L32(10),
      iA(12) => L32(4),
      iA(11 downto 10) => L32(1 downto 0),
      iA(9) => L32(6),
      iA(8) => L32(2),
      iA(7) => L32(13),
      iA(6) => L32(9),
      iA(5 downto 4) => L32(15 downto 14),
      iA(3) => L32(11),
      iA(2) => L32(5),
      iA(1) => L32(12),
      iA(0) => L32(7),
      iB(15) => L32(4),
      iB(14) => L32(5),
      iB(13) => L32(12),
      iB(12) => L32(2),
      iB(11) => L32(0),
      iB(10) => L32(9),
      iB(9) => L32(1),
      iB(8 downto 7) => L32(8 downto 7),
      iB(6) => L32(14),
      iB(5) => L32(6),
      iB(4) => L32(15),
      iB(3) => L32(13),
      iB(2) => L32(3),
      iB(1) => L32(10),
      iB(0) => L32(11),
      isel => iC(32),
      oD(15 downto 0) => L33(15 downto 0)
    );
stage33: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__34\
     port map (
      iA(15) => L33(7),
      iA(14) => L33(0),
      iA(13) => L33(13),
      iA(12) => L33(10),
      iA(11) => L33(12),
      iA(10) => L33(9),
      iA(9) => L33(14),
      iA(8) => L33(11),
      iA(7) => L33(4),
      iA(6) => L33(1),
      iA(5) => L33(6),
      iA(4) => L33(3),
      iA(3) => L33(5),
      iA(2) => L33(2),
      iA(1) => L33(15),
      iA(0) => L33(8),
      iB(15) => L33(0),
      iB(14) => L33(8),
      iB(13) => L33(4),
      iB(12) => L33(5),
      iB(11) => L33(3),
      iB(10) => L33(1),
      iB(9) => L33(6),
      iB(8) => L33(13),
      iB(7) => L33(2),
      iB(6) => L33(9),
      iB(5) => L33(14),
      iB(4) => L33(12),
      iB(3) => L33(10),
      iB(2) => L33(11),
      iB(1) => L33(7),
      iB(0) => L33(15),
      isel => iC(33),
      oD(15 downto 0) => L34(15 downto 0)
    );
stage34: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__35\
     port map (
      iA(15) => L34(14),
      iA(14) => L34(0),
      iA(13) => L34(7),
      iA(12 downto 11) => L34(13 downto 12),
      iA(10) => L34(6),
      iA(9) => L34(11),
      iA(8) => L34(5),
      iA(7) => L34(10),
      iA(6) => L34(4),
      iA(5) => L34(9),
      iA(4 downto 3) => L34(3 downto 2),
      iA(2) => L34(8),
      iA(1) => L34(15),
      iA(0) => L34(1),
      iB(15) => L34(4),
      iB(14) => L34(6),
      iB(13) => L34(13),
      iB(12) => L34(8),
      iB(11) => L34(10),
      iB(10) => L34(14),
      iB(9) => L34(3),
      iB(8) => L34(0),
      iB(7) => L34(15),
      iB(6) => L34(12),
      iB(5) => L34(1),
      iB(4) => L34(5),
      iB(3) => L34(7),
      iB(2) => L34(2),
      iB(1) => L34(9),
      iB(0) => L34(11),
      isel => iC(34),
      oD(15 downto 0) => L35(15 downto 0)
    );
stage35: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__36\
     port map (
      iA(15) => L35(14),
      iA(14) => L35(8),
      iA(13) => L35(3),
      iA(12) => L35(5),
      iA(11) => L35(9),
      iA(10) => L35(4),
      iA(9) => L35(13),
      iA(8) => L35(15),
      iA(7) => L35(0),
      iA(6) => L35(2),
      iA(5) => L35(11),
      iA(4) => L35(6),
      iA(3) => L35(10),
      iA(2) => L35(12),
      iA(1) => L35(7),
      iA(0) => L35(1),
      iB(15) => L35(10),
      iB(14) => L35(1),
      iB(13) => L35(15),
      iB(12) => L35(6),
      iB(11 downto 10) => L35(12 downto 11),
      iB(9) => L35(8),
      iB(8) => L35(13),
      iB(7) => L35(2),
      iB(6) => L35(7),
      iB(5 downto 4) => L35(4 downto 3),
      iB(3) => L35(9),
      iB(2) => L35(0),
      iB(1) => L35(14),
      iB(0) => L35(5),
      isel => iC(35),
      oD(15 downto 0) => L36(15 downto 0)
    );
stage36: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__37\
     port map (
      iA(15) => L36(7),
      iA(14) => L36(14),
      iA(13) => L36(3),
      iA(12) => L36(11),
      iA(11 downto 10) => L36(6 downto 5),
      iA(9) => L36(0),
      iA(8) => L36(13),
      iA(7) => L36(2),
      iA(6) => L36(15),
      iA(5 downto 4) => L36(10 downto 9),
      iA(3) => L36(4),
      iA(2) => L36(12),
      iA(1) => L36(1),
      iA(0) => L36(8),
      iB(15) => L36(9),
      iB(14) => L36(0),
      iB(13) => L36(10),
      iB(12 downto 10) => L36(3 downto 1),
      iB(9) => L36(4),
      iB(8) => L36(7),
      iB(7) => L36(8),
      iB(6) => L36(11),
      iB(5 downto 3) => L36(14 downto 12),
      iB(2) => L36(5),
      iB(1) => L36(15),
      iB(0) => L36(6),
      isel => iC(36),
      oD(15 downto 0) => L37(15 downto 0)
    );
stage37: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__38\
     port map (
      iA(15) => L37(14),
      iA(14) => L37(2),
      iA(13) => L37(3),
      iA(12) => L37(5),
      iA(11) => L37(9),
      iA(10) => L37(0),
      iA(9) => L37(8),
      iA(8) => L37(11),
      iA(7) => L37(4),
      iA(6) => L37(7),
      iA(5) => L37(15),
      iA(4) => L37(6),
      iA(3) => L37(10),
      iA(2) => L37(12),
      iA(1) => L37(13),
      iA(0) => L37(1),
      iB(15) => L37(9),
      iB(14) => L37(0),
      iB(13) => L37(7),
      iB(12) => L37(14),
      iB(11) => L37(4),
      iB(10) => L37(5),
      iB(9 downto 8) => L37(13 downto 12),
      iB(7 downto 6) => L37(3 downto 2),
      iB(5) => L37(10),
      iB(4) => L37(11),
      iB(3) => L37(1),
      iB(2) => L37(8),
      iB(1) => L37(15),
      iB(0) => L37(6),
      isel => iC(37),
      oD(15 downto 0) => L38(15 downto 0)
    );
stage38: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__39\
     port map (
      iA(15) => L38(4),
      iA(14) => L38(14),
      iA(13) => L38(15),
      iA(12) => L38(10),
      iA(11) => L38(8),
      iA(10) => L38(9),
      iA(9) => L38(2),
      iA(8) => L38(12),
      iA(7) => L38(3),
      iA(6) => L38(13),
      iA(5) => L38(6),
      iA(4) => L38(7),
      iA(3) => L38(5),
      iA(2) => L38(0),
      iA(1) => L38(1),
      iA(0) => L38(11),
      iB(15) => L38(0),
      iB(14) => L38(5),
      iB(13) => L38(9),
      iB(12) => L38(7),
      iB(11) => L38(3),
      iB(10 downto 9) => L38(14 downto 13),
      iB(8) => L38(4),
      iB(7) => L38(11),
      iB(6 downto 5) => L38(2 downto 1),
      iB(4) => L38(12),
      iB(3) => L38(8),
      iB(2) => L38(6),
      iB(1) => L38(10),
      iB(0) => L38(15),
      isel => iC(38),
      oD(15 downto 0) => L39(15 downto 0)
    );
stage39: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__40\
     port map (
      iA(15) => L39(7),
      iA(14) => L39(0),
      iA(13) => L39(5),
      iA(12) => L39(2),
      iA(11) => L39(12),
      iA(10) => L39(14),
      iA(9) => L39(11),
      iA(8) => L39(6),
      iA(7) => L39(9),
      iA(6) => L39(4),
      iA(5) => L39(1),
      iA(4) => L39(3),
      iA(3) => L39(13),
      iA(2) => L39(10),
      iA(1) => L39(15),
      iA(0) => L39(8),
      iB(15) => L39(13),
      iB(14) => L39(6),
      iB(13) => L39(12),
      iB(12 downto 11) => L39(5 downto 4),
      iB(10) => L39(15),
      iB(9) => L39(7),
      iB(8) => L39(1),
      iB(7) => L39(14),
      iB(6) => L39(8),
      iB(5) => L39(0),
      iB(4 downto 3) => L39(11 downto 10),
      iB(2) => L39(3),
      iB(1) => L39(9),
      iB(0) => L39(2),
      isel => iC(39),
      oD(15 downto 0) => L40(15 downto 0)
    );
stage4: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__5\
     port map (
      iA(15 downto 14) => L4(11 downto 10),
      iA(13) => L4(13),
      iA(12) => L4(6),
      iA(11 downto 10) => L4(1 downto 0),
      iA(9) => L4(12),
      iA(8 downto 7) => L4(8 downto 7),
      iA(6) => L4(3),
      iA(5 downto 4) => L4(15 downto 14),
      iA(3) => L4(9),
      iA(2) => L4(2),
      iA(1 downto 0) => L4(5 downto 4),
      iB(15) => L4(3),
      iB(14) => L4(7),
      iB(13) => L4(4),
      iB(12) => L4(2),
      iB(11) => L4(10),
      iB(10) => L4(1),
      iB(9) => L4(6),
      iB(8) => L4(0),
      iB(7) => L4(15),
      iB(6) => L4(9),
      iB(5) => L4(14),
      iB(4) => L4(5),
      iB(3) => L4(13),
      iB(2) => L4(11),
      iB(1) => L4(8),
      iB(0) => L4(12),
      isel => iC(4),
      oD(15 downto 0) => L5(15 downto 0)
    );
stage40: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__41\
     port map (
      iA(15) => L40(9),
      iA(14) => L40(7),
      iA(13) => L40(0),
      iA(12) => L40(5),
      iA(11) => L40(14),
      iA(10) => L40(11),
      iA(9) => L40(13),
      iA(8) => L40(3),
      iA(7) => L40(12),
      iA(6) => L40(2),
      iA(5) => L40(4),
      iA(4) => L40(1),
      iA(3) => L40(10),
      iA(2) => L40(15),
      iA(1) => L40(8),
      iA(0) => L40(6),
      iB(15 downto 14) => L40(2 downto 1),
      iB(13) => L40(8),
      iB(12) => L40(12),
      iB(11) => L40(9),
      iB(10) => L40(5),
      iB(9) => L40(11),
      iB(8) => L40(15),
      iB(7) => L40(0),
      iB(6) => L40(4),
      iB(5) => L40(10),
      iB(4) => L40(6),
      iB(3) => L40(3),
      iB(2) => L40(7),
      iB(1 downto 0) => L40(14 downto 13),
      isel => iC(40),
      oD(15 downto 0) => L41(15 downto 0)
    );
stage41: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__42\
     port map (
      iA(15 downto 14) => L41(2 downto 1),
      iA(13) => L41(6),
      iA(12) => L41(10),
      iA(11) => L41(4),
      iA(10) => L41(0),
      iA(9) => L41(12),
      iA(8) => L41(7),
      iA(7) => L41(8),
      iA(6) => L41(3),
      iA(5) => L41(15),
      iA(4) => L41(11),
      iA(3) => L41(5),
      iA(2) => L41(9),
      iA(1 downto 0) => L41(14 downto 13),
      iB(15) => L41(7),
      iB(14) => L41(13),
      iB(13 downto 12) => L41(10 downto 9),
      iB(11) => L41(15),
      iB(10) => L41(1),
      iB(9) => L41(11),
      iB(8) => L41(12),
      iB(7) => L41(3),
      iB(6) => L41(4),
      iB(5) => L41(14),
      iB(4) => L41(0),
      iB(3 downto 2) => L41(6 downto 5),
      iB(1) => L41(2),
      iB(0) => L41(8),
      isel => iC(41),
      oD(15 downto 0) => L42(15 downto 0)
    );
stage42: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__43\
     port map (
      iA(15) => L42(4),
      iA(14) => L42(5),
      iA(13) => L42(1),
      iA(12) => L42(2),
      iA(11) => L42(7),
      iA(10) => L42(12),
      iA(9) => L42(0),
      iA(8) => L42(9),
      iA(7) => L42(6),
      iA(6) => L42(15),
      iA(5) => L42(3),
      iA(4) => L42(8),
      iA(3) => L42(13),
      iA(2) => L42(14),
      iA(1) => L42(10),
      iA(0) => L42(11),
      iB(15) => L42(12),
      iB(14) => L42(15),
      iB(13) => L42(9),
      iB(12) => L42(14),
      iB(11) => L42(8),
      iB(10) => L42(13),
      iB(9) => L42(10),
      iB(8) => L42(4),
      iB(7) => L42(11),
      iB(6) => L42(5),
      iB(5) => L42(2),
      iB(4) => L42(7),
      iB(3) => L42(1),
      iB(2) => L42(6),
      iB(1) => L42(0),
      iB(0) => L42(3),
      isel => iC(42),
      oD(15 downto 0) => L43(15 downto 0)
    );
stage43: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__44\
     port map (
      iA(15) => L43(13),
      iA(14 downto 13) => L43(5 downto 4),
      iA(12) => L43(9),
      iA(11) => L43(12),
      iA(10) => L43(1),
      iA(9) => L43(7),
      iA(8) => L43(15),
      iA(7) => L43(0),
      iA(6) => L43(8),
      iA(5) => L43(14),
      iA(4) => L43(3),
      iA(3) => L43(6),
      iA(2 downto 1) => L43(11 downto 10),
      iA(0) => L43(2),
      iB(15) => L43(4),
      iB(14) => L43(12),
      iB(13) => L43(9),
      iB(12) => L43(13),
      iB(11) => L43(8),
      iB(10) => L43(5),
      iB(9) => L43(15),
      iB(8) => L43(1),
      iB(7) => L43(14),
      iB(6) => L43(0),
      iB(5) => L43(10),
      iB(4) => L43(7),
      iB(3) => L43(2),
      iB(2) => L43(6),
      iB(1) => L43(3),
      iB(0) => L43(11),
      isel => iC(43),
      oD(15 downto 0) => L44(15 downto 0)
    );
stage44: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__45\
     port map (
      iA(15) => L44(15),
      iA(14) => L44(13),
      iA(13) => L44(3),
      iA(12) => L44(11),
      iA(11) => L44(14),
      iA(10) => L44(5),
      iA(9) => L44(8),
      iA(8) => L44(9),
      iA(7) => L44(6),
      iA(6) => L44(7),
      iA(5) => L44(10),
      iA(4) => L44(1),
      iA(3) => L44(4),
      iA(2) => L44(12),
      iA(1) => L44(2),
      iA(0) => L44(0),
      iB(15) => L44(0),
      iB(14) => L44(7),
      iB(13) => L44(1),
      iB(12) => L44(5),
      iB(11) => L44(3),
      iB(10) => L44(13),
      iB(9) => L44(11),
      iB(8) => L44(6),
      iB(7) => L44(9),
      iB(6) => L44(4),
      iB(5) => L44(2),
      iB(4) => L44(12),
      iB(3) => L44(10),
      iB(2) => L44(14),
      iB(1) => L44(8),
      iB(0) => L44(15),
      isel => iC(44),
      oD(15 downto 0) => L45(15 downto 0)
    );
stage45: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__46\
     port map (
      iA(15) => L45(4),
      iA(14) => L45(14),
      iA(13) => L45(6),
      iA(12) => L45(13),
      iA(11) => L45(7),
      iA(10) => L45(5),
      iA(9) => L45(15),
      iA(8) => L45(3),
      iA(7) => L45(12),
      iA(6) => L45(0),
      iA(5) => L45(10),
      iA(4) => L45(8),
      iA(3) => L45(2),
      iA(2) => L45(9),
      iA(1) => L45(1),
      iA(0) => L45(11),
      iB(15) => L45(5),
      iB(14) => L45(6),
      iB(13) => L45(11),
      iB(12) => L45(0),
      iB(11) => L45(12),
      iB(10) => L45(8),
      iB(9) => L45(14),
      iB(8) => L45(2),
      iB(7) => L45(13),
      iB(6) => L45(1),
      iB(5) => L45(7),
      iB(4) => L45(3),
      iB(3) => L45(15),
      iB(2) => L45(4),
      iB(1) => L45(9),
      iB(0) => L45(10),
      isel => iC(45),
      oD(15 downto 0) => L46(15 downto 0)
    );
stage46: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__47\
     port map (
      iA(15) => L46(1),
      iA(14) => L46(4),
      iA(13) => L46(9),
      iA(12) => L46(12),
      iA(11) => L46(8),
      iA(10) => L46(0),
      iA(9) => L46(2),
      iA(8) => L46(10),
      iA(7) => L46(5),
      iA(6) => L46(13),
      iA(5) => L46(15),
      iA(4) => L46(7),
      iA(3) => L46(3),
      iA(2) => L46(6),
      iA(1) => L46(11),
      iA(0) => L46(14),
      iB(15) => L46(14),
      iB(14 downto 13) => L46(7 downto 6),
      iB(12) => L46(13),
      iB(11 downto 10) => L46(11 downto 10),
      iB(9) => L46(3),
      iB(8) => L46(0),
      iB(7) => L46(15),
      iB(6) => L46(12),
      iB(5 downto 4) => L46(5 downto 4),
      iB(3) => L46(2),
      iB(2 downto 1) => L46(9 downto 8),
      iB(0) => L46(1),
      isel => iC(46),
      oD(15 downto 0) => L47(15 downto 0)
    );
stage47: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__48\
     port map (
      iA(15 downto 14) => L47(10 downto 9),
      iA(13) => L47(0),
      iA(12) => L47(8),
      iA(11) => L47(13),
      iA(10) => L47(14),
      iA(9) => L47(3),
      iA(8) => L47(11),
      iA(7) => L47(4),
      iA(6) => L47(12),
      iA(5) => L47(1),
      iA(4) => L47(2),
      iA(3) => L47(7),
      iA(2) => L47(15),
      iA(1 downto 0) => L47(6 downto 5),
      iB(15) => L47(4),
      iB(14 downto 13) => L47(10 downto 9),
      iB(12) => L47(15),
      iB(11) => L47(3),
      iB(10) => L47(7),
      iB(9) => L47(1),
      iB(8) => L47(13),
      iB(7) => L47(2),
      iB(6) => L47(14),
      iB(5) => L47(8),
      iB(4) => L47(12),
      iB(3) => L47(0),
      iB(2 downto 1) => L47(6 downto 5),
      iB(0) => L47(11),
      isel => iC(47),
      oD(15 downto 0) => L48(15 downto 0)
    );
stage48: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__49\
     port map (
      iA(15) => L48(1),
      iA(14) => L48(10),
      iA(13) => L48(2),
      iA(12) => L48(6),
      iA(11) => L48(4),
      iA(10) => L48(12),
      iA(9) => L48(15),
      iA(8 downto 7) => L48(8 downto 7),
      iA(6) => L48(0),
      iA(5) => L48(3),
      iA(4) => L48(11),
      iA(3) => L48(9),
      iA(2) => L48(13),
      iA(1) => L48(5),
      iA(0) => L48(14),
      iB(15) => L48(0),
      iB(14) => L48(13),
      iB(13) => L48(14),
      iB(12) => L48(4),
      iB(11) => L48(5),
      iB(10) => L48(8),
      iB(9) => L48(9),
      iB(8) => L48(3),
      iB(7) => L48(12),
      iB(6) => L48(6),
      iB(5) => L48(7),
      iB(4) => L48(10),
      iB(3) => L48(11),
      iB(2) => L48(1),
      iB(1) => L48(2),
      iB(0) => L48(15),
      isel => iC(48),
      oD(15 downto 0) => L49(15 downto 0)
    );
stage49: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__50\
     port map (
      iA(15) => L49(0),
      iA(14) => L49(1),
      iA(13) => L49(5),
      iA(12) => L49(12),
      iA(11) => L49(9),
      iA(10) => L49(4),
      iA(9) => L49(8),
      iA(8) => L49(13),
      iA(7) => L49(2),
      iA(6) => L49(7),
      iA(5) => L49(11),
      iA(4) => L49(6),
      iA(3) => L49(3),
      iA(2) => L49(10),
      iA(1) => L49(14),
      iA(0) => L49(15),
      iB(15) => L49(8),
      iB(14 downto 13) => L49(2 downto 1),
      iB(12) => L49(3),
      iB(11) => L49(6),
      iB(10) => L49(15),
      iB(9) => L49(10),
      iB(8) => L49(4),
      iB(7) => L49(11),
      iB(6) => L49(5),
      iB(5) => L49(0),
      iB(4) => L49(9),
      iB(3) => L49(12),
      iB(2 downto 1) => L49(14 downto 13),
      iB(0) => L49(7),
      isel => iC(49),
      oD(15 downto 0) => L50(15 downto 0)
    );
stage5: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__6\
     port map (
      iA(15) => L5(14),
      iA(14) => L5(4),
      iA(13) => L5(8),
      iA(12) => L5(9),
      iA(11) => L5(3),
      iA(10) => L5(10),
      iA(9) => L5(0),
      iA(8) => L5(13),
      iA(7) => L5(2),
      iA(6) => L5(15),
      iA(5) => L5(5),
      iA(4) => L5(12),
      iA(3) => L5(6),
      iA(2) => L5(7),
      iA(1) => L5(11),
      iA(0) => L5(1),
      iB(15) => L5(0),
      iB(14) => L5(10),
      iB(13) => L5(7),
      iB(12) => L5(14),
      iB(11) => L5(12),
      iB(10) => L5(13),
      iB(9) => L5(4),
      iB(8) => L5(9),
      iB(7) => L5(6),
      iB(6) => L5(11),
      iB(5) => L5(2),
      iB(4) => L5(3),
      iB(3) => L5(1),
      iB(2) => L5(8),
      iB(1) => L5(5),
      iB(0) => L5(15),
      isel => iC(5),
      oD(15 downto 0) => L6(15 downto 0)
    );
stage50: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__51\
     port map (
      iA(15) => L50(11),
      iA(14) => L50(2),
      iA(13) => L50(8),
      iA(12) => L50(3),
      iA(11) => L50(14),
      iA(10) => L50(6),
      iA(9) => L50(10),
      iA(8) => L50(0),
      iA(7) => L50(15),
      iA(6) => L50(5),
      iA(5) => L50(9),
      iA(4) => L50(1),
      iA(3) => L50(12),
      iA(2) => L50(7),
      iA(1) => L50(13),
      iA(0) => L50(4),
      iB(15) => L50(7),
      iB(14) => L50(4),
      iB(13) => L50(6),
      iB(12) => L50(13),
      iB(11) => L50(10),
      iB(10) => L50(15),
      iB(9) => L50(1),
      iB(8) => L50(3),
      iB(7) => L50(12),
      iB(6) => L50(14),
      iB(5) => L50(0),
      iB(4) => L50(5),
      iB(3) => L50(2),
      iB(2) => L50(9),
      iB(1) => L50(11),
      iB(0) => L50(8),
      isel => iC(50),
      oD(15 downto 0) => L51(15 downto 0)
    );
stage51: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__52\
     port map (
      iA(15) => L51(15),
      iA(14 downto 13) => L51(7 downto 6),
      iA(12) => L51(2),
      iA(11) => L51(14),
      iA(10) => L51(3),
      iA(9) => L51(10),
      iA(8) => L51(11),
      iA(7) => L51(4),
      iA(6) => L51(5),
      iA(5) => L51(12),
      iA(4) => L51(1),
      iA(3) => L51(13),
      iA(2 downto 1) => L51(9 downto 8),
      iA(0) => L51(0),
      iB(15) => L51(9),
      iB(14) => L51(14),
      iB(13) => L51(0),
      iB(12) => L51(10),
      iB(11) => L51(3),
      iB(10) => L51(11),
      iB(9) => L51(13),
      iB(8 downto 7) => L51(8 downto 7),
      iB(6) => L51(2),
      iB(5) => L51(4),
      iB(4) => L51(12),
      iB(3) => L51(5),
      iB(2) => L51(15),
      iB(1) => L51(1),
      iB(0) => L51(6),
      isel => iC(51),
      oD(15 downto 0) => L52(15 downto 0)
    );
stage52: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__53\
     port map (
      iA(15) => L52(11),
      iA(14) => L52(0),
      iA(13) => L52(5),
      iA(12) => L52(8),
      iA(11) => L52(12),
      iA(10) => L52(14),
      iA(9) => L52(2),
      iA(8) => L52(6),
      iA(7) => L52(9),
      iA(6) => L52(13),
      iA(5) => L52(1),
      iA(4) => L52(3),
      iA(3) => L52(7),
      iA(2) => L52(10),
      iA(1) => L52(15),
      iA(0) => L52(4),
      iB(15) => L52(1),
      iB(14) => L52(12),
      iB(13) => L52(15),
      iB(12) => L52(7),
      iB(11) => L52(11),
      iB(10) => L52(2),
      iB(9) => L52(9),
      iB(8) => L52(10),
      iB(7) => L52(5),
      iB(6) => L52(6),
      iB(5) => L52(13),
      iB(4) => L52(4),
      iB(3) => L52(8),
      iB(2) => L52(0),
      iB(1) => L52(3),
      iB(0) => L52(14),
      isel => iC(52),
      oD(15 downto 0) => L53(15 downto 0)
    );
stage53: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__54\
     port map (
      iA(15) => L53(8),
      iA(14) => L53(3),
      iA(13) => L53(6),
      iA(12) => L53(10),
      iA(11) => L53(2),
      iA(10) => L53(4),
      iA(9) => L53(14),
      iA(8) => L53(15),
      iA(7) => L53(0),
      iA(6) => L53(1),
      iA(5) => L53(11),
      iA(4) => L53(13),
      iA(3) => L53(5),
      iA(2) => L53(9),
      iA(1) => L53(12),
      iA(0) => L53(7),
      iB(15) => L53(5),
      iB(14) => L53(7),
      iB(13) => L53(1),
      iB(12) => L53(3),
      iB(11) => L53(13),
      iB(10) => L53(0),
      iB(9) => L53(4),
      iB(8) => L53(6),
      iB(7) => L53(9),
      iB(6) => L53(11),
      iB(5) => L53(15),
      iB(4) => L53(2),
      iB(3) => L53(12),
      iB(2) => L53(14),
      iB(1) => L53(8),
      iB(0) => L53(10),
      isel => iC(53),
      oD(15 downto 0) => L54(15 downto 0)
    );
stage54: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__55\
     port map (
      iA(15) => L54(3),
      iA(14) => L54(13),
      iA(13) => L54(15),
      iA(12) => L54(7),
      iA(11) => L54(9),
      iA(10) => L54(5),
      iA(9) => L54(14),
      iA(8) => L54(11),
      iA(7) => L54(4),
      iA(6) => L54(1),
      iA(5) => L54(10),
      iA(4) => L54(6),
      iA(3) => L54(8),
      iA(2) => L54(0),
      iA(1) => L54(2),
      iA(0) => L54(12),
      iB(15) => L54(0),
      iB(14) => L54(12),
      iB(13) => L54(10),
      iB(12) => L54(14),
      iB(11) => L54(7),
      iB(10) => L54(2),
      iB(9) => L54(4),
      iB(8) => L54(9),
      iB(7) => L54(6),
      iB(6) => L54(11),
      iB(5) => L54(13),
      iB(4) => L54(8),
      iB(3) => L54(1),
      iB(2) => L54(5),
      iB(1) => L54(3),
      iB(0) => L54(15),
      isel => iC(54),
      oD(15 downto 0) => L55(15 downto 0)
    );
stage55: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__56\
     port map (
      iA(15) => L55(15),
      iA(14) => L55(3),
      iA(13) => L55(1),
      iA(12) => L55(10),
      iA(11) => L55(13),
      iA(10) => L55(7),
      iA(9) => L55(9),
      iA(8) => L55(4),
      iA(7) => L55(11),
      iA(6) => L55(6),
      iA(5) => L55(8),
      iA(4) => L55(2),
      iA(3) => L55(5),
      iA(2) => L55(14),
      iA(1) => L55(12),
      iA(0) => L55(0),
      iB(15) => L55(7),
      iB(14) => L55(1),
      iB(13) => L55(5),
      iB(12) => L55(13),
      iB(11) => L55(11),
      iB(10) => L55(0),
      iB(9) => L55(12),
      iB(8) => L55(9),
      iB(7) => L55(6),
      iB(6) => L55(3),
      iB(5) => L55(15),
      iB(4) => L55(4),
      iB(3) => L55(2),
      iB(2) => L55(10),
      iB(1) => L55(14),
      iB(0) => L55(8),
      isel => iC(55),
      oD(15 downto 0) => L56(15 downto 0)
    );
stage56: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__57\
     port map (
      iA(15) => L56(3),
      iA(14) => L56(14),
      iA(13 downto 12) => L56(9 downto 8),
      iA(11) => L56(0),
      iA(10) => L56(2),
      iA(9) => L56(4),
      iA(8) => L56(5),
      iA(7) => L56(10),
      iA(6) => L56(11),
      iA(5) => L56(13),
      iA(4) => L56(15),
      iA(3 downto 2) => L56(7 downto 6),
      iA(1) => L56(1),
      iA(0) => L56(12),
      iB(15 downto 14) => L56(11 downto 10),
      iB(13) => L56(13),
      iB(12) => L56(9),
      iB(11) => L56(1),
      iB(10) => L56(12),
      iB(9) => L56(15),
      iB(8) => L56(7),
      iB(7) => L56(8),
      iB(6) => L56(0),
      iB(5) => L56(3),
      iB(4) => L56(14),
      iB(3) => L56(6),
      iB(2) => L56(2),
      iB(1 downto 0) => L56(5 downto 4),
      isel => iC(56),
      oD(15 downto 0) => L57(15 downto 0)
    );
stage57: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__58\
     port map (
      iA(15) => L57(3),
      iA(14) => L57(8),
      iA(13) => L57(2),
      iA(12) => L57(9),
      iA(11) => L57(10),
      iA(10) => L57(11),
      iA(9) => L57(0),
      iA(8) => L57(1),
      iA(7) => L57(14),
      iA(6) => L57(15),
      iA(5) => L57(4),
      iA(4) => L57(5),
      iA(3) => L57(6),
      iA(2) => L57(13),
      iA(1) => L57(7),
      iA(0) => L57(12),
      iB(15 downto 14) => L57(5 downto 4),
      iB(13) => L57(9),
      iB(12) => L57(3),
      iB(11) => L57(0),
      iB(10) => L57(8),
      iB(9 downto 8) => L57(14 downto 13),
      iB(7 downto 6) => L57(2 downto 1),
      iB(5) => L57(7),
      iB(4) => L57(15),
      iB(3) => L57(12),
      iB(2) => L57(6),
      iB(1 downto 0) => L57(11 downto 10),
      isel => iC(57),
      oD(15 downto 0) => L58(15 downto 0)
    );
stage58: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__59\
     port map (
      iA(15) => L58(3),
      iA(14) => L58(5),
      iA(13) => L58(9),
      iA(12) => L58(4),
      iA(11) => L58(8),
      iA(10 downto 8) => L58(15 downto 13),
      iA(7 downto 5) => L58(2 downto 0),
      iA(4) => L58(7),
      iA(3) => L58(11),
      iA(2) => L58(6),
      iA(1) => L58(10),
      iA(0) => L58(12),
      iB(15) => L58(2),
      iB(14) => L58(7),
      iB(13) => L58(10),
      iB(12) => L58(3),
      iB(11) => L58(6),
      iB(10) => L58(4),
      iB(9) => L58(0),
      iB(8) => L58(14),
      iB(7) => L58(1),
      iB(6) => L58(15),
      iB(5) => L58(11),
      iB(4) => L58(9),
      iB(3) => L58(12),
      iB(2) => L58(5),
      iB(1) => L58(8),
      iB(0) => L58(13),
      isel => iC(58),
      oD(15 downto 0) => L59(15 downto 0)
    );
stage59: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__60\
     port map (
      iA(15) => L59(0),
      iA(14) => L59(5),
      iA(13) => L59(11),
      iA(12) => L59(1),
      iA(11) => L59(7),
      iA(10) => L59(9),
      iA(9) => L59(12),
      iA(8) => L59(13),
      iA(7) => L59(2),
      iA(6) => L59(3),
      iA(5) => L59(6),
      iA(4) => L59(8),
      iA(3) => L59(14),
      iA(2) => L59(4),
      iA(1) => L59(10),
      iA(0) => L59(15),
      iB(15) => L59(2),
      iB(14) => L59(10),
      iB(13) => L59(0),
      iB(12) => L59(9),
      iB(11) => L59(14),
      iB(10 downto 9) => L59(12 downto 11),
      iB(8) => L59(7),
      iB(7) => L59(8),
      iB(6 downto 5) => L59(4 downto 3),
      iB(4) => L59(1),
      iB(3) => L59(6),
      iB(2) => L59(15),
      iB(1) => L59(5),
      iB(0) => L59(13),
      isel => iC(59),
      oD(15 downto 0) => L60(15 downto 0)
    );
stage6: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__7\
     port map (
      iA(15 downto 13) => L6(7 downto 5),
      iA(12) => L6(0),
      iA(11) => L6(3),
      iA(10 downto 9) => L6(14 downto 13),
      iA(8) => L6(4),
      iA(7) => L6(11),
      iA(6 downto 5) => L6(2 downto 1),
      iA(4) => L6(12),
      iA(3) => L6(15),
      iA(2 downto 0) => L6(10 downto 8),
      iB(15) => L6(4),
      iB(14) => L6(2),
      iB(13) => L6(3),
      iB(12) => L6(5),
      iB(11) => L6(9),
      iB(10) => L6(0),
      iB(9) => L6(8),
      iB(8) => L6(1),
      iB(7) => L6(14),
      iB(6) => L6(7),
      iB(5) => L6(15),
      iB(4) => L6(6),
      iB(3) => L6(10),
      iB(2) => L6(12),
      iB(1) => L6(13),
      iB(0) => L6(11),
      isel => iC(6),
      oD(15 downto 0) => L7(15 downto 0)
    );
stage60: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__61\
     port map (
      iA(15) => L60(15),
      iA(14) => L60(3),
      iA(13) => L60(8),
      iA(12) => L60(1),
      iA(11) => L60(9),
      iA(10) => L60(13),
      iA(9 downto 8) => L60(5 downto 4),
      iA(7 downto 6) => L60(11 downto 10),
      iA(5) => L60(2),
      iA(4) => L60(6),
      iA(3) => L60(14),
      iA(2) => L60(7),
      iA(1) => L60(12),
      iA(0) => L60(0),
      iB(15) => L60(10),
      iB(14) => L60(0),
      iB(13) => L60(2),
      iB(12) => L60(3),
      iB(11) => L60(1),
      iB(10) => L60(8),
      iB(9) => L60(6),
      iB(8) => L60(11),
      iB(7) => L60(4),
      iB(6) => L60(9),
      iB(5) => L60(7),
      iB(4) => L60(14),
      iB(3) => L60(12),
      iB(2) => L60(13),
      iB(1) => L60(15),
      iB(0) => L60(5),
      isel => iC(60),
      oD(15 downto 0) => L61(15 downto 0)
    );
stage61: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__62\
     port map (
      iA(15) => L61(15),
      iA(14) => L61(12),
      iA(13 downto 12) => L61(14 downto 13),
      iA(11) => L61(11),
      iA(10) => L61(5),
      iA(9 downto 6) => L61(9 downto 6),
      iA(5) => L61(10),
      iA(4) => L61(4),
      iA(3 downto 2) => L61(2 downto 1),
      iA(1) => L61(3),
      iA(0) => L61(0),
      iB(15) => L61(0),
      iB(14) => L61(4),
      iB(13) => L61(6),
      iB(12) => L61(14),
      iB(11) => L61(7),
      iB(10) => L61(10),
      iB(9) => L61(3),
      iB(8) => L61(13),
      iB(7) => L61(2),
      iB(6) => L61(12),
      iB(5) => L61(5),
      iB(4) => L61(8),
      iB(3) => L61(1),
      iB(2) => L61(9),
      iB(1) => L61(11),
      iB(0) => L61(15),
      isel => iC(61),
      oD(15 downto 0) => L62(15 downto 0)
    );
stage62: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__63\
     port map (
      iA(15) => L62(15),
      iA(14) => L62(7),
      iA(13) => L62(4),
      iA(12) => L62(13),
      iA(11 downto 10) => L62(6 downto 5),
      iA(9) => L62(12),
      iA(8) => L62(14),
      iA(7) => L62(1),
      iA(6) => L62(3),
      iA(5 downto 4) => L62(10 downto 9),
      iA(3) => L62(2),
      iA(2) => L62(11),
      iA(1) => L62(8),
      iA(0) => L62(0),
      iB(15) => L62(11),
      iB(14) => L62(5),
      iB(13 downto 12) => L62(2 downto 1),
      iB(11) => L62(7),
      iB(10) => L62(9),
      iB(9) => L62(0),
      iB(8) => L62(3),
      iB(7) => L62(12),
      iB(6) => L62(15),
      iB(5) => L62(6),
      iB(4) => L62(8),
      iB(3 downto 2) => L62(14 downto 13),
      iB(1) => L62(10),
      iB(0) => L62(4),
      isel => iC(62),
      oD(15 downto 0) => L63(15 downto 0)
    );
stage63: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0\
     port map (
      iA(15) => L63(11),
      iA(14) => L63(9),
      iA(13) => L63(14),
      iA(12) => L63(8),
      iA(11) => L63(15),
      iA(10) => L63(10),
      iA(9) => L63(2),
      iA(8) => L63(12),
      iA(7) => L63(3),
      iA(6) => L63(13),
      iA(5) => L63(5),
      iA(4) => L63(0),
      iA(3) => L63(7),
      iA(2) => L63(1),
      iA(1) => L63(6),
      iA(0) => L63(4),
      iB(15) => L63(14),
      iB(14) => L63(10),
      iB(13) => L63(13),
      iB(12) => L63(11),
      iB(11) => L63(12),
      iB(10) => L63(9),
      iB(9) => L63(15),
      iB(8 downto 7) => L63(8 downto 7),
      iB(6) => L63(0),
      iB(5) => L63(6),
      iB(4) => L63(3),
      iB(3) => L63(4),
      iB(2) => L63(2),
      iB(1) => L63(5),
      iB(0) => L63(1),
      isel => iC(63),
      oD(15 downto 0) => L64(15 downto 0)
    );
stage7: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__8\
     port map (
      iA(15 downto 14) => L7(12 downto 11),
      iA(13 downto 12) => L7(14 downto 13),
      iA(11) => L7(0),
      iA(10 downto 9) => L7(7 downto 6),
      iA(8) => L7(10),
      iA(7) => L7(5),
      iA(6 downto 5) => L7(9 downto 8),
      iA(4) => L7(15),
      iA(3 downto 2) => L7(2 downto 1),
      iA(1 downto 0) => L7(4 downto 3),
      iB(15) => L7(7),
      iB(14) => L7(1),
      iB(13) => L7(15),
      iB(12) => L7(5),
      iB(11) => L7(9),
      iB(10) => L7(3),
      iB(9) => L7(13),
      iB(8) => L7(4),
      iB(7) => L7(11),
      iB(6) => L7(2),
      iB(5) => L7(12),
      iB(4) => L7(6),
      iB(3) => L7(10),
      iB(2) => L7(0),
      iB(1) => L7(14),
      iB(0) => L7(8),
      isel => iC(7),
      oD(15 downto 0) => L8(15 downto 0)
    );
stage8: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__9\
     port map (
      iA(15) => L8(5),
      iA(14) => L8(1),
      iA(13) => L8(13),
      iA(12) => L8(15),
      iA(11) => L8(8),
      iA(10) => L8(12),
      iA(9) => L8(4),
      iA(8) => L8(6),
      iA(7) => L8(9),
      iA(6) => L8(11),
      iA(5) => L8(3),
      iA(4) => L8(7),
      iA(3) => L8(0),
      iA(2) => L8(2),
      iA(1) => L8(14),
      iA(0) => L8(10),
      iB(15) => L8(6),
      iB(14) => L8(0),
      iB(13) => L8(7),
      iB(12) => L8(4),
      iB(11) => L8(2),
      iB(10) => L8(5),
      iB(9) => L8(3),
      iB(8) => L8(1),
      iB(7) => L8(14),
      iB(6) => L8(12),
      iB(5) => L8(10),
      iB(4) => L8(13),
      iB(3) => L8(11),
      iB(2) => L8(8),
      iB(1) => L8(15),
      iB(0) => L8(9),
      isel => iC(8),
      oD(15 downto 0) => L9(15 downto 0)
    );
stage9: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_MUX2to1_group__parameterized0__10\
     port map (
      iA(15) => L9(10),
      iA(14) => L9(3),
      iA(13) => L9(11),
      iA(12) => L9(9),
      iA(11) => L9(13),
      iA(10) => L9(14),
      iA(9) => L9(0),
      iA(8 downto 7) => L9(8 downto 7),
      iA(6) => L9(15),
      iA(5) => L9(1),
      iA(4) => L9(2),
      iA(3) => L9(6),
      iA(2) => L9(4),
      iA(1) => L9(12),
      iA(0) => L9(5),
      iB(15 downto 14) => L9(2 downto 1),
      iB(13) => L9(9),
      iB(12) => L9(3),
      iB(11) => L9(8),
      iB(10) => L9(15),
      iB(9 downto 8) => L9(5 downto 4),
      iB(7 downto 6) => L9(11 downto 10),
      iB(5) => L9(0),
      iB(4) => L9(7),
      iB(3) => L9(12),
      iB(2) => L9(6),
      iB(1 downto 0) => L9(14 downto 13),
      isel => iC(9),
      oD(15 downto 0) => L10(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group is
  port (
    tero_resp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tero_rand : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tigReg : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group is
begin
\COB[0].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__2\
     port map (
      rand => tero_rand(0),
      resp => tero_resp(0),
      rst => tigReg,
      sel(1 downto 0) => iC(1 downto 0),
      trigger => tigReg
    );
\COB[10].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__12\
     port map (
      rand => tero_rand(10),
      resp => tero_resp(10),
      rst => tigReg,
      sel(1 downto 0) => iC(21 downto 20),
      trigger => tigReg
    );
\COB[11].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__13\
     port map (
      rand => tero_rand(11),
      resp => tero_resp(11),
      rst => tigReg,
      sel(1 downto 0) => iC(23 downto 22),
      trigger => tigReg
    );
\COB[12].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__14\
     port map (
      rand => tero_rand(12),
      resp => tero_resp(12),
      rst => tigReg,
      sel(1 downto 0) => iC(25 downto 24),
      trigger => tigReg
    );
\COB[13].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__15\
     port map (
      rand => tero_rand(13),
      resp => tero_resp(13),
      rst => tigReg,
      sel(1 downto 0) => iC(27 downto 26),
      trigger => tigReg
    );
\COB[14].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__16\
     port map (
      rand => tero_rand(14),
      resp => tero_resp(14),
      rst => tigReg,
      sel(1 downto 0) => iC(29 downto 28),
      trigger => tigReg
    );
\COB[15].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__17\
     port map (
      rand => tero_rand(15),
      resp => tero_resp(15),
      rst => tigReg,
      sel(1 downto 0) => iC(31 downto 30),
      trigger => tigReg
    );
\COB[16].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__18\
     port map (
      rand => tero_rand(16),
      resp => tero_resp(16),
      rst => tigReg,
      sel(1 downto 0) => iC(33 downto 32),
      trigger => tigReg
    );
\COB[17].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__19\
     port map (
      rand => tero_rand(17),
      resp => tero_resp(17),
      rst => tigReg,
      sel(1 downto 0) => iC(35 downto 34),
      trigger => tigReg
    );
\COB[18].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__20\
     port map (
      rand => tero_rand(18),
      resp => tero_resp(18),
      rst => tigReg,
      sel(1 downto 0) => iC(37 downto 36),
      trigger => tigReg
    );
\COB[19].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__21\
     port map (
      rand => tero_rand(19),
      resp => tero_resp(19),
      rst => tigReg,
      sel(1 downto 0) => iC(39 downto 38),
      trigger => tigReg
    );
\COB[1].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__3\
     port map (
      rand => tero_rand(1),
      resp => tero_resp(1),
      rst => tigReg,
      sel(1 downto 0) => iC(3 downto 2),
      trigger => tigReg
    );
\COB[20].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__22\
     port map (
      rand => tero_rand(20),
      resp => tero_resp(20),
      rst => tigReg,
      sel(1 downto 0) => iC(41 downto 40),
      trigger => tigReg
    );
\COB[21].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__23\
     port map (
      rand => tero_rand(21),
      resp => tero_resp(21),
      rst => tigReg,
      sel(1 downto 0) => iC(43 downto 42),
      trigger => tigReg
    );
\COB[22].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__24\
     port map (
      rand => tero_rand(22),
      resp => tero_resp(22),
      rst => tigReg,
      sel(1 downto 0) => iC(45 downto 44),
      trigger => tigReg
    );
\COB[23].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__25\
     port map (
      rand => tero_rand(23),
      resp => tero_resp(23),
      rst => tigReg,
      sel(1 downto 0) => iC(47 downto 46),
      trigger => tigReg
    );
\COB[24].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__26\
     port map (
      rand => tero_rand(24),
      resp => tero_resp(24),
      rst => tigReg,
      sel(1 downto 0) => iC(49 downto 48),
      trigger => tigReg
    );
\COB[25].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__27\
     port map (
      rand => tero_rand(25),
      resp => tero_resp(25),
      rst => tigReg,
      sel(1 downto 0) => iC(51 downto 50),
      trigger => tigReg
    );
\COB[26].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__28\
     port map (
      rand => tero_rand(26),
      resp => tero_resp(26),
      rst => tigReg,
      sel(1 downto 0) => iC(53 downto 52),
      trigger => tigReg
    );
\COB[27].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__29\
     port map (
      rand => tero_rand(27),
      resp => tero_resp(27),
      rst => tigReg,
      sel(1 downto 0) => iC(55 downto 54),
      trigger => tigReg
    );
\COB[28].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__30\
     port map (
      rand => tero_rand(28),
      resp => tero_resp(28),
      rst => tigReg,
      sel(1 downto 0) => iC(57 downto 56),
      trigger => tigReg
    );
\COB[29].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__31\
     port map (
      rand => tero_rand(29),
      resp => tero_resp(29),
      rst => tigReg,
      sel(1 downto 0) => iC(59 downto 58),
      trigger => tigReg
    );
\COB[2].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__4\
     port map (
      rand => tero_rand(2),
      resp => tero_resp(2),
      rst => tigReg,
      sel(1 downto 0) => iC(5 downto 4),
      trigger => tigReg
    );
\COB[30].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__32\
     port map (
      rand => tero_rand(30),
      resp => tero_resp(30),
      rst => tigReg,
      sel(1 downto 0) => iC(61 downto 60),
      trigger => tigReg
    );
\COB[31].n0\: entity work.design_1_chaotic_puf_8lines_64stages_0_2_COB_trng
     port map (
      rand => tero_rand(31),
      resp => tero_resp(31),
      rst => tigReg,
      sel(1 downto 0) => iC(63 downto 62),
      trigger => tigReg
    );
\COB[3].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__5\
     port map (
      rand => tero_rand(3),
      resp => tero_resp(3),
      rst => tigReg,
      sel(1 downto 0) => iC(7 downto 6),
      trigger => tigReg
    );
\COB[4].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__6\
     port map (
      rand => tero_rand(4),
      resp => tero_resp(4),
      rst => tigReg,
      sel(1 downto 0) => iC(9 downto 8),
      trigger => tigReg
    );
\COB[5].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__7\
     port map (
      rand => tero_rand(5),
      resp => tero_resp(5),
      rst => tigReg,
      sel(1 downto 0) => iC(11 downto 10),
      trigger => tigReg
    );
\COB[6].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__8\
     port map (
      rand => tero_rand(6),
      resp => tero_resp(6),
      rst => tigReg,
      sel(1 downto 0) => iC(13 downto 12),
      trigger => tigReg
    );
\COB[7].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__9\
     port map (
      rand => tero_rand(7),
      resp => tero_resp(7),
      rst => tigReg,
      sel(1 downto 0) => iC(15 downto 14),
      trigger => tigReg
    );
\COB[8].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__10\
     port map (
      rand => tero_rand(8),
      resp => tero_resp(8),
      rst => tigReg,
      sel(1 downto 0) => iC(17 downto 16),
      trigger => tigReg
    );
\COB[9].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__11\
     port map (
      rand => tero_rand(9),
      resp => tero_resp(9),
      rst => tigReg,
      sel(1 downto 0) => iC(19 downto 18),
      trigger => tigReg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group_0 is
  port (
    tero_resp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tero_rand : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tigReg : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group_0 : entity is "COB_trng_group";
end design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group_0;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group_0 is
begin
\COB[0].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__33\
     port map (
      rand => tero_rand(0),
      resp => tero_resp(0),
      rst => tigReg,
      sel(1 downto 0) => iC(1 downto 0),
      trigger => tigReg
    );
\COB[10].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__43\
     port map (
      rand => tero_rand(10),
      resp => tero_resp(10),
      rst => tigReg,
      sel(1 downto 0) => iC(21 downto 20),
      trigger => tigReg
    );
\COB[11].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__44\
     port map (
      rand => tero_rand(11),
      resp => tero_resp(11),
      rst => tigReg,
      sel(1 downto 0) => iC(23 downto 22),
      trigger => tigReg
    );
\COB[12].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__45\
     port map (
      rand => tero_rand(12),
      resp => tero_resp(12),
      rst => tigReg,
      sel(1 downto 0) => iC(25 downto 24),
      trigger => tigReg
    );
\COB[13].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__46\
     port map (
      rand => tero_rand(13),
      resp => tero_resp(13),
      rst => tigReg,
      sel(1 downto 0) => iC(27 downto 26),
      trigger => tigReg
    );
\COB[14].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__47\
     port map (
      rand => tero_rand(14),
      resp => tero_resp(14),
      rst => tigReg,
      sel(1 downto 0) => iC(29 downto 28),
      trigger => tigReg
    );
\COB[15].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__48\
     port map (
      rand => tero_rand(15),
      resp => tero_resp(15),
      rst => tigReg,
      sel(1 downto 0) => iC(31 downto 30),
      trigger => tigReg
    );
\COB[16].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__49\
     port map (
      rand => tero_rand(16),
      resp => tero_resp(16),
      rst => tigReg,
      sel(1 downto 0) => iC(33 downto 32),
      trigger => tigReg
    );
\COB[17].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__50\
     port map (
      rand => tero_rand(17),
      resp => tero_resp(17),
      rst => tigReg,
      sel(1 downto 0) => iC(35 downto 34),
      trigger => tigReg
    );
\COB[18].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__51\
     port map (
      rand => tero_rand(18),
      resp => tero_resp(18),
      rst => tigReg,
      sel(1 downto 0) => iC(37 downto 36),
      trigger => tigReg
    );
\COB[19].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__52\
     port map (
      rand => tero_rand(19),
      resp => tero_resp(19),
      rst => tigReg,
      sel(1 downto 0) => iC(39 downto 38),
      trigger => tigReg
    );
\COB[1].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__34\
     port map (
      rand => tero_rand(1),
      resp => tero_resp(1),
      rst => tigReg,
      sel(1 downto 0) => iC(3 downto 2),
      trigger => tigReg
    );
\COB[20].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__53\
     port map (
      rand => tero_rand(20),
      resp => tero_resp(20),
      rst => tigReg,
      sel(1 downto 0) => iC(41 downto 40),
      trigger => tigReg
    );
\COB[21].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__54\
     port map (
      rand => tero_rand(21),
      resp => tero_resp(21),
      rst => tigReg,
      sel(1 downto 0) => iC(43 downto 42),
      trigger => tigReg
    );
\COB[22].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__55\
     port map (
      rand => tero_rand(22),
      resp => tero_resp(22),
      rst => tigReg,
      sel(1 downto 0) => iC(45 downto 44),
      trigger => tigReg
    );
\COB[23].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__56\
     port map (
      rand => tero_rand(23),
      resp => tero_resp(23),
      rst => tigReg,
      sel(1 downto 0) => iC(47 downto 46),
      trigger => tigReg
    );
\COB[24].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__57\
     port map (
      rand => tero_rand(24),
      resp => tero_resp(24),
      rst => tigReg,
      sel(1 downto 0) => iC(49 downto 48),
      trigger => tigReg
    );
\COB[25].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__58\
     port map (
      rand => tero_rand(25),
      resp => tero_resp(25),
      rst => tigReg,
      sel(1 downto 0) => iC(51 downto 50),
      trigger => tigReg
    );
\COB[26].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__59\
     port map (
      rand => tero_rand(26),
      resp => tero_resp(26),
      rst => tigReg,
      sel(1 downto 0) => iC(53 downto 52),
      trigger => tigReg
    );
\COB[27].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__60\
     port map (
      rand => tero_rand(27),
      resp => tero_resp(27),
      rst => tigReg,
      sel(1 downto 0) => iC(55 downto 54),
      trigger => tigReg
    );
\COB[28].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__61\
     port map (
      rand => tero_rand(28),
      resp => tero_resp(28),
      rst => tigReg,
      sel(1 downto 0) => iC(57 downto 56),
      trigger => tigReg
    );
\COB[29].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__62\
     port map (
      rand => tero_rand(29),
      resp => tero_resp(29),
      rst => tigReg,
      sel(1 downto 0) => iC(59 downto 58),
      trigger => tigReg
    );
\COB[2].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__35\
     port map (
      rand => tero_rand(2),
      resp => tero_resp(2),
      rst => tigReg,
      sel(1 downto 0) => iC(5 downto 4),
      trigger => tigReg
    );
\COB[30].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__63\
     port map (
      rand => tero_rand(30),
      resp => tero_resp(30),
      rst => tigReg,
      sel(1 downto 0) => iC(61 downto 60),
      trigger => tigReg
    );
\COB[31].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__1\
     port map (
      rand => tero_rand(31),
      resp => tero_resp(31),
      rst => tigReg,
      sel(1 downto 0) => iC(63 downto 62),
      trigger => tigReg
    );
\COB[3].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__36\
     port map (
      rand => tero_rand(3),
      resp => tero_resp(3),
      rst => tigReg,
      sel(1 downto 0) => iC(7 downto 6),
      trigger => tigReg
    );
\COB[4].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__37\
     port map (
      rand => tero_rand(4),
      resp => tero_resp(4),
      rst => tigReg,
      sel(1 downto 0) => iC(9 downto 8),
      trigger => tigReg
    );
\COB[5].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__38\
     port map (
      rand => tero_rand(5),
      resp => tero_resp(5),
      rst => tigReg,
      sel(1 downto 0) => iC(11 downto 10),
      trigger => tigReg
    );
\COB[6].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__39\
     port map (
      rand => tero_rand(6),
      resp => tero_resp(6),
      rst => tigReg,
      sel(1 downto 0) => iC(13 downto 12),
      trigger => tigReg
    );
\COB[7].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__40\
     port map (
      rand => tero_rand(7),
      resp => tero_resp(7),
      rst => tigReg,
      sel(1 downto 0) => iC(15 downto 14),
      trigger => tigReg
    );
\COB[8].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__41\
     port map (
      rand => tero_rand(8),
      resp => tero_resp(8),
      rst => tigReg,
      sel(1 downto 0) => iC(17 downto 16),
      trigger => tigReg
    );
\COB[9].n0\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_COB_trng__42\
     port map (
      rand => tero_rand(9),
      resp => tero_resp(9),
      rst => tigReg,
      sel(1 downto 0) => iC(19 downto 18),
      trigger => tigReg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6 is
  port (
    tigReg : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 );
    resp : out STD_LOGIC_VECTOR ( 5 downto 0 );
    resp_xor : out STD_LOGIC;
    tero_resp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tero_rand : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ST : integer;
  attribute ST of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6 : entity is 64;
  attribute TW : integer;
  attribute TW of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6 : entity is 6;
end design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6 is
  signal L0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of L0 : signal is std.standard.true;
  signal L1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute DONT_TOUCH of L1 : signal is std.standard.true;
  signal delay_TP : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute DONT_TOUCH of delay_TP : signal is std.standard.true;
  signal \^resp\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_arb[0].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[1].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[2].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[3].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[4].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[5].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  attribute DONT_TOUCH of \arb[0].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[1].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[2].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[3].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[4].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[5].ARBITER_nand\ : label is std.standard.true;
begin
  resp(5 downto 0) <= \^resp\(5 downto 0);
COB_array: entity work.design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group_0
     port map (
      iC(63 downto 0) => iC(63 downto 0),
      tero_rand(31 downto 0) => tero_rand(31 downto 0),
      tero_resp(31 downto 0) => tero_resp(31 downto 0),
      tigReg => tigReg
    );
\arb[0].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__1\
     port map (
      q => \^resp\(0),
      qbar => \NLW_arb[0].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(0),
      s => L0(0)
    );
\arb[1].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__2\
     port map (
      q => \^resp\(1),
      qbar => \NLW_arb[1].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(1),
      s => L0(1)
    );
\arb[2].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__3\
     port map (
      q => \^resp\(2),
      qbar => \NLW_arb[2].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(2),
      s => L0(2)
    );
\arb[3].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__4\
     port map (
      q => \^resp\(3),
      qbar => \NLW_arb[3].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(3),
      s => L0(3)
    );
\arb[4].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__5\
     port map (
      q => \^resp\(4),
      qbar => \NLW_arb[4].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(4),
      s => L0(4)
    );
\arb[5].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__6\
     port map (
      q => \^resp\(5),
      qbar => \NLW_arb[5].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(5),
      s => L0(5)
    );
delay_sym: entity work.design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k6
     port map (
      iC(63 downto 0) => iC(63 downto 0),
      itriger => tigReg,
      oTP(11 downto 0) => delay_TP(11 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(11),
      O => L1(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(10),
      O => L1(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(1),
      O => L0(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(0),
      O => L0(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(9),
      O => L1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(8),
      O => L1(3)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(7),
      O => L1(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(6),
      O => L1(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(5),
      O => L0(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(4),
      O => L0(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(3),
      O => L0(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(2),
      O => L0(2)
    );
resp_xor_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^resp\(2),
      I1 => \^resp\(0),
      I2 => \^resp\(1),
      I3 => \^resp\(5),
      I4 => \^resp\(3),
      I5 => \^resp\(4),
      O => resp_xor
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8 is
  port (
    tigReg : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 );
    resp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    resp_xor : out STD_LOGIC;
    tero_resp : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tero_rand : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ST : integer;
  attribute ST of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8 : entity is 64;
  attribute TW : integer;
  attribute TW of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8 : entity is 8;
end design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8 is
  signal L0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of L0 : signal is std.standard.true;
  signal L1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of L1 : signal is std.standard.true;
  signal delay_TP : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of delay_TP : signal is std.standard.true;
  signal \^resp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal resp_xor_INST_0_i_1_n_0 : STD_LOGIC;
  signal \NLW_arb[0].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[1].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[2].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[3].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[4].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[5].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[6].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_arb[7].ARBITER_nand_qbar_UNCONNECTED\ : STD_LOGIC;
  attribute DONT_TOUCH of \arb[0].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[1].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[2].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[3].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[4].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[5].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[6].ARBITER_nand\ : label is std.standard.true;
  attribute DONT_TOUCH of \arb[7].ARBITER_nand\ : label is std.standard.true;
begin
  resp(7 downto 0) <= \^resp\(7 downto 0);
COB_array: entity work.design_1_chaotic_puf_8lines_64stages_0_2_COB_trng_group
     port map (
      iC(63 downto 0) => iC(63 downto 0),
      tero_rand(31 downto 0) => tero_rand(31 downto 0),
      tero_resp(31 downto 0) => tero_resp(31 downto 0),
      tigReg => tigReg
    );
\arb[0].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__7\
     port map (
      q => \^resp\(0),
      qbar => \NLW_arb[0].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(0),
      s => L0(0)
    );
\arb[1].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__8\
     port map (
      q => \^resp\(1),
      qbar => \NLW_arb[1].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(1),
      s => L0(1)
    );
\arb[2].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__9\
     port map (
      q => \^resp\(2),
      qbar => \NLW_arb[2].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(2),
      s => L0(2)
    );
\arb[3].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__10\
     port map (
      q => \^resp\(3),
      qbar => \NLW_arb[3].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(3),
      s => L0(3)
    );
\arb[4].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__11\
     port map (
      q => \^resp\(4),
      qbar => \NLW_arb[4].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(4),
      s => L0(4)
    );
\arb[5].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__12\
     port map (
      q => \^resp\(5),
      qbar => \NLW_arb[5].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(5),
      s => L0(5)
    );
\arb[6].ARBITER_nand\: entity work.\design_1_chaotic_puf_8lines_64stages_0_2_nandLatch__13\
     port map (
      q => \^resp\(6),
      qbar => \NLW_arb[6].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(6),
      s => L0(6)
    );
\arb[7].ARBITER_nand\: entity work.design_1_chaotic_puf_8lines_64stages_0_2_nandLatch
     port map (
      q => \^resp\(7),
      qbar => \NLW_arb[7].ARBITER_nand_qbar_UNCONNECTED\,
      r => L1(7),
      s => L0(7)
    );
delay_sym: entity work.design_1_chaotic_puf_8lines_64stages_0_2_SOI_block_n64_k8
     port map (
      iC(63 downto 0) => iC(63 downto 0),
      itriger => tigReg,
      oTP(15 downto 0) => delay_TP(15 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(15),
      O => L1(0)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(14),
      O => L1(1)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(5),
      O => L0(5)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(4),
      O => L0(4)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(3),
      O => L0(3)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(2),
      O => L0(2)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(1),
      O => L0(1)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(0),
      O => L0(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(13),
      O => L1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(12),
      O => L1(3)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(11),
      O => L1(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(10),
      O => L1(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(9),
      O => L1(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(8),
      O => L1(7)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(7),
      O => L0(7)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => delay_TP(6),
      O => L0(6)
    );
resp_xor_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^resp\(2),
      I1 => \^resp\(3),
      I2 => \^resp\(0),
      I3 => \^resp\(1),
      I4 => resp_xor_INST_0_i_1_n_0,
      O => resp_xor
    );
resp_xor_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^resp\(5),
      I1 => \^resp\(4),
      I2 => \^resp\(7),
      I3 => \^resp\(6),
      O => resp_xor_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_rngcnt_clkdiv is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    slv_reg2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    iC : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_rngcnt_clkdiv;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_rngcnt_clkdiv is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal clk : STD_LOGIC;
  signal finish : STD_LOGIC;
  signal finish_i_1_n_0 : STD_LOGIC;
  signal finish_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal puf2_chal : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal puf4_chal : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal resp_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \resp_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \resp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal sta_current : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sta_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sta_trig1 : STD_LOGIC;
  signal tero2_rand : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero2_resp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero2_resp_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero2_resp_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero2_trng_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tero2_trng_buf2[0]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[10]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[11]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[12]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[13]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[14]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[15]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[16]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[17]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[18]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[19]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[1]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[20]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[21]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[22]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[23]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[24]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[25]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[26]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[27]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[28]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[29]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[2]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[30]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[31]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[3]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[4]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[5]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[6]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[7]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[8]_i_1_n_0\ : STD_LOGIC;
  signal \tero2_trng_buf2[9]_i_1_n_0\ : STD_LOGIC;
  signal tero2_trng_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero4_rand : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero4_resp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero4_resp_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero4_resp_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tero4_trng_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tero4_trng_buf2[0]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[10]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[11]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[12]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[13]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[14]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[15]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[16]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[17]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[18]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[19]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[1]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[20]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[21]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[22]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[23]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[24]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[25]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[26]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[27]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[28]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[29]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[2]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[30]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[31]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[3]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[4]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[5]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[6]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[7]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[8]_i_1_n_0\ : STD_LOGIC;
  signal \tero4_trng_buf2[9]_i_1_n_0\ : STD_LOGIC;
  signal tero4_trng_w : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tigReg : STD_LOGIC;
  signal tig_pulse : STD_LOGIC;
  signal tig_pulse_next : STD_LOGIC;
  signal NLW_SOIPUF64x6_core_resp_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_SOIPUF64x8_core_resp_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ST : integer;
  attribute ST of SOIPUF64x6_core : label is 64;
  attribute TW : integer;
  attribute TW of SOIPUF64x6_core : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_10 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_11 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_12 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_13 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_14 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_15 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_16 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_3 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_49 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_5 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_50 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_51 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_52 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_53 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_54 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_55 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_56 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_57 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_58 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_59 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_6 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_60 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_61 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_62 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_63 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_64 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_7 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_8 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of SOIPUF64x6_core_i_9 : label is "soft_lutpair23";
  attribute ST of SOIPUF64x8_core : label is 64;
  attribute TW of SOIPUF64x8_core : label is 8;
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_10 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_11 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_12 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_13 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_14 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_15 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_16 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_3 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_49 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_5 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_50 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_51 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_52 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_53 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_54 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_55 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_56 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_57 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_58 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_59 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_6 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_60 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_61 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_62 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_63 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_64 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_7 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_8 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of SOIPUF64x8_core_i_9 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sta_current[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sta_current[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sta_current[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[26]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[29]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tero2_trng_buf2[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[15]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[17]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[21]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[22]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[23]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[24]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[25]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[27]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[29]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[30]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[31]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tero4_trng_buf2[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of tig_pulse_i_1 : label is "soft_lutpair33";
begin
  SR(0) <= \^sr\(0);
SOIPUF64x6_core: entity work.design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x6
     port map (
      iC(63 downto 0) => puf4_chal(63 downto 0),
      resp(5 downto 0) => NLW_SOIPUF64x6_core_resp_UNCONNECTED(5 downto 0),
      resp_xor => p_0_in(0),
      tero_rand(31 downto 0) => tero4_trng_w(31 downto 0),
      tero_resp(31 downto 0) => tero4_resp_w(31 downto 0),
      tigReg => tig_pulse
    );
SOIPUF64x6_core_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(31),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(63),
      O => puf4_chal(63)
    );
SOIPUF64x6_core_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(22),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(54),
      O => puf4_chal(54)
    );
SOIPUF64x6_core_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(21),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(53),
      O => puf4_chal(53)
    );
SOIPUF64x6_core_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(20),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(52),
      O => puf4_chal(52)
    );
SOIPUF64x6_core_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(19),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(51),
      O => puf4_chal(51)
    );
SOIPUF64x6_core_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(18),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(50),
      O => puf4_chal(50)
    );
SOIPUF64x6_core_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(17),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(49),
      O => puf4_chal(49)
    );
SOIPUF64x6_core_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(16),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(48),
      O => puf4_chal(48)
    );
SOIPUF64x6_core_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(31),
      I1 => tero4_rand(31),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(47),
      O => puf4_chal(47)
    );
SOIPUF64x6_core_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(30),
      I1 => tero4_rand(30),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(46),
      O => puf4_chal(46)
    );
SOIPUF64x6_core_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(29),
      I1 => tero4_rand(29),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(45),
      O => puf4_chal(45)
    );
SOIPUF64x6_core_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(30),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(62),
      O => puf4_chal(62)
    );
SOIPUF64x6_core_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(28),
      I1 => tero4_rand(28),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(44),
      O => puf4_chal(44)
    );
SOIPUF64x6_core_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(27),
      I1 => tero4_rand(27),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(43),
      O => puf4_chal(43)
    );
SOIPUF64x6_core_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(26),
      I1 => tero4_rand(26),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(42),
      O => puf4_chal(42)
    );
SOIPUF64x6_core_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(25),
      I1 => tero4_rand(25),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(41),
      O => puf4_chal(41)
    );
SOIPUF64x6_core_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(24),
      I1 => tero4_rand(24),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(40),
      O => puf4_chal(40)
    );
SOIPUF64x6_core_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(23),
      I1 => tero4_rand(23),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(39),
      O => puf4_chal(39)
    );
SOIPUF64x6_core_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(22),
      I1 => tero4_rand(22),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(38),
      O => puf4_chal(38)
    );
SOIPUF64x6_core_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(21),
      I1 => tero4_rand(21),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(37),
      O => puf4_chal(37)
    );
SOIPUF64x6_core_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(20),
      I1 => tero4_rand(20),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(36),
      O => puf4_chal(36)
    );
SOIPUF64x6_core_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(19),
      I1 => tero4_rand(19),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(35),
      O => puf4_chal(35)
    );
SOIPUF64x6_core_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(29),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(61),
      O => puf4_chal(61)
    );
SOIPUF64x6_core_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(18),
      I1 => tero4_rand(18),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(34),
      O => puf4_chal(34)
    );
SOIPUF64x6_core_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(17),
      I1 => tero4_rand(17),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(33),
      O => puf4_chal(33)
    );
SOIPUF64x6_core_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(16),
      I1 => tero4_rand(16),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(32),
      O => puf4_chal(32)
    );
SOIPUF64x6_core_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(15),
      I1 => tero4_rand(15),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(31),
      O => puf4_chal(31)
    );
SOIPUF64x6_core_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(14),
      I1 => tero4_rand(14),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(30),
      O => puf4_chal(30)
    );
SOIPUF64x6_core_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(13),
      I1 => tero4_rand(13),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(29),
      O => puf4_chal(29)
    );
SOIPUF64x6_core_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(12),
      I1 => tero4_rand(12),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(28),
      O => puf4_chal(28)
    );
SOIPUF64x6_core_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(11),
      I1 => tero4_rand(11),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(27),
      O => puf4_chal(27)
    );
SOIPUF64x6_core_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(10),
      I1 => tero4_rand(10),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(26),
      O => puf4_chal(26)
    );
SOIPUF64x6_core_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(9),
      I1 => tero4_rand(9),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(25),
      O => puf4_chal(25)
    );
SOIPUF64x6_core_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(28),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(60),
      O => puf4_chal(60)
    );
SOIPUF64x6_core_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(8),
      I1 => tero4_rand(8),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(24),
      O => puf4_chal(24)
    );
SOIPUF64x6_core_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(7),
      I1 => tero4_rand(7),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(23),
      O => puf4_chal(23)
    );
SOIPUF64x6_core_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(6),
      I1 => tero4_rand(6),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(22),
      O => puf4_chal(22)
    );
SOIPUF64x6_core_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(5),
      I1 => tero4_rand(5),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(21),
      O => puf4_chal(21)
    );
SOIPUF64x6_core_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(4),
      I1 => tero4_rand(4),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(20),
      O => puf4_chal(20)
    );
SOIPUF64x6_core_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(3),
      I1 => tero4_rand(3),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(19),
      O => puf4_chal(19)
    );
SOIPUF64x6_core_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(2),
      I1 => tero4_rand(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(18),
      O => puf4_chal(18)
    );
SOIPUF64x6_core_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(1),
      I1 => tero4_rand(1),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(17),
      O => puf4_chal(17)
    );
SOIPUF64x6_core_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero4_resp(0),
      I1 => tero4_rand(0),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(16),
      O => puf4_chal(16)
    );
SOIPUF64x6_core_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(15),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(15),
      O => puf4_chal(15)
    );
SOIPUF64x6_core_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(27),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(59),
      O => puf4_chal(59)
    );
SOIPUF64x6_core_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(14),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(14),
      O => puf4_chal(14)
    );
SOIPUF64x6_core_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(13),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(13),
      O => puf4_chal(13)
    );
SOIPUF64x6_core_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(12),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(12),
      O => puf4_chal(12)
    );
SOIPUF64x6_core_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(11),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(11),
      O => puf4_chal(11)
    );
SOIPUF64x6_core_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(10),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(10),
      O => puf4_chal(10)
    );
SOIPUF64x6_core_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(9),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(9),
      O => puf4_chal(9)
    );
SOIPUF64x6_core_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(8),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(8),
      O => puf4_chal(8)
    );
SOIPUF64x6_core_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(7),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(7),
      O => puf4_chal(7)
    );
SOIPUF64x6_core_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(6),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(6),
      O => puf4_chal(6)
    );
SOIPUF64x6_core_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(5),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(5),
      O => puf4_chal(5)
    );
SOIPUF64x6_core_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(26),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(58),
      O => puf4_chal(58)
    );
SOIPUF64x6_core_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(4),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(4),
      O => puf4_chal(4)
    );
SOIPUF64x6_core_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(3),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(3),
      O => puf4_chal(3)
    );
SOIPUF64x6_core_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(2),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(2),
      O => puf4_chal(2)
    );
SOIPUF64x6_core_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(1),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(1),
      O => puf4_chal(1)
    );
SOIPUF64x6_core_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(0),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(0),
      O => puf4_chal(0)
    );
SOIPUF64x6_core_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(25),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(57),
      O => puf4_chal(57)
    );
SOIPUF64x6_core_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(24),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(56),
      O => puf4_chal(56)
    );
SOIPUF64x6_core_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero4_rand(23),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(55),
      O => puf4_chal(55)
    );
SOIPUF64x8_core: entity work.design_1_chaotic_puf_8lines_64stages_0_2_SOIPUF64x8
     port map (
      iC(63 downto 0) => puf2_chal(63 downto 0),
      resp(7 downto 0) => NLW_SOIPUF64x8_core_resp_UNCONNECTED(7 downto 0),
      resp_xor => p_0_in(1),
      tero_rand(31 downto 0) => tero2_trng_w(31 downto 0),
      tero_resp(31 downto 0) => tero2_resp_w(31 downto 0),
      tigReg => tig_pulse
    );
SOIPUF64x8_core_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(31),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(63),
      O => puf2_chal(63)
    );
SOIPUF64x8_core_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(22),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(54),
      O => puf2_chal(54)
    );
SOIPUF64x8_core_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(21),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(53),
      O => puf2_chal(53)
    );
SOIPUF64x8_core_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(20),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(52),
      O => puf2_chal(52)
    );
SOIPUF64x8_core_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(19),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(51),
      O => puf2_chal(51)
    );
SOIPUF64x8_core_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(18),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(50),
      O => puf2_chal(50)
    );
SOIPUF64x8_core_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(17),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(49),
      O => puf2_chal(49)
    );
SOIPUF64x8_core_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(16),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(48),
      O => puf2_chal(48)
    );
SOIPUF64x8_core_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABA8A"
    )
        port map (
      I0 => iC(47),
      I1 => sta_current(0),
      I2 => sta_current(1),
      I3 => tero2_rand(31),
      I4 => tero2_resp(31),
      O => puf2_chal(47)
    );
SOIPUF64x8_core_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABA8A"
    )
        port map (
      I0 => iC(46),
      I1 => sta_current(0),
      I2 => sta_current(1),
      I3 => tero2_rand(30),
      I4 => tero2_resp(30),
      O => puf2_chal(46)
    );
SOIPUF64x8_core_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABA8A"
    )
        port map (
      I0 => iC(45),
      I1 => sta_current(0),
      I2 => sta_current(1),
      I3 => tero2_rand(29),
      I4 => tero2_resp(29),
      O => puf2_chal(45)
    );
SOIPUF64x8_core_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(30),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(62),
      O => puf2_chal(62)
    );
SOIPUF64x8_core_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABA8A"
    )
        port map (
      I0 => iC(44),
      I1 => sta_current(0),
      I2 => sta_current(1),
      I3 => tero2_rand(28),
      I4 => tero2_resp(28),
      O => puf2_chal(44)
    );
SOIPUF64x8_core_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(27),
      I1 => tero2_rand(27),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(43),
      O => puf2_chal(43)
    );
SOIPUF64x8_core_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(26),
      I1 => tero2_rand(26),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(42),
      O => puf2_chal(42)
    );
SOIPUF64x8_core_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(25),
      I1 => tero2_rand(25),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(41),
      O => puf2_chal(41)
    );
SOIPUF64x8_core_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(24),
      I1 => tero2_rand(24),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(40),
      O => puf2_chal(40)
    );
SOIPUF64x8_core_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(23),
      I1 => tero2_rand(23),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(39),
      O => puf2_chal(39)
    );
SOIPUF64x8_core_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(22),
      I1 => tero2_rand(22),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(38),
      O => puf2_chal(38)
    );
SOIPUF64x8_core_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(21),
      I1 => tero2_rand(21),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(37),
      O => puf2_chal(37)
    );
SOIPUF64x8_core_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(20),
      I1 => tero2_rand(20),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(36),
      O => puf2_chal(36)
    );
SOIPUF64x8_core_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(19),
      I1 => tero2_rand(19),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(35),
      O => puf2_chal(35)
    );
SOIPUF64x8_core_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(29),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(61),
      O => puf2_chal(61)
    );
SOIPUF64x8_core_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(18),
      I1 => tero2_rand(18),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(34),
      O => puf2_chal(34)
    );
SOIPUF64x8_core_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(17),
      I1 => tero2_rand(17),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(33),
      O => puf2_chal(33)
    );
SOIPUF64x8_core_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(16),
      I1 => tero2_rand(16),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(32),
      O => puf2_chal(32)
    );
SOIPUF64x8_core_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8ABABA8A"
    )
        port map (
      I0 => iC(31),
      I1 => sta_current(0),
      I2 => sta_current(1),
      I3 => tero2_rand(15),
      I4 => tero2_resp(15),
      O => puf2_chal(31)
    );
SOIPUF64x8_core_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(14),
      I1 => tero2_rand(14),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(30),
      O => puf2_chal(30)
    );
SOIPUF64x8_core_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(13),
      I1 => tero2_rand(13),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(29),
      O => puf2_chal(29)
    );
SOIPUF64x8_core_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(12),
      I1 => tero2_rand(12),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(28),
      O => puf2_chal(28)
    );
SOIPUF64x8_core_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(11),
      I1 => tero2_rand(11),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(27),
      O => puf2_chal(27)
    );
SOIPUF64x8_core_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(10),
      I1 => tero2_rand(10),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(26),
      O => puf2_chal(26)
    );
SOIPUF64x8_core_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(9),
      I1 => tero2_rand(9),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(25),
      O => puf2_chal(25)
    );
SOIPUF64x8_core_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(28),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(60),
      O => puf2_chal(60)
    );
SOIPUF64x8_core_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(8),
      I1 => tero2_rand(8),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(24),
      O => puf2_chal(24)
    );
SOIPUF64x8_core_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(7),
      I1 => tero2_rand(7),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(23),
      O => puf2_chal(23)
    );
SOIPUF64x8_core_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(6),
      I1 => tero2_rand(6),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(22),
      O => puf2_chal(22)
    );
SOIPUF64x8_core_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(5),
      I1 => tero2_rand(5),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(21),
      O => puf2_chal(21)
    );
SOIPUF64x8_core_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(4),
      I1 => tero2_rand(4),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(20),
      O => puf2_chal(20)
    );
SOIPUF64x8_core_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(3),
      I1 => tero2_rand(3),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(19),
      O => puf2_chal(19)
    );
SOIPUF64x8_core_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(2),
      I1 => tero2_rand(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(18),
      O => puf2_chal(18)
    );
SOIPUF64x8_core_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(1),
      I1 => tero2_rand(1),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(17),
      O => puf2_chal(17)
    );
SOIPUF64x8_core_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => tero2_resp(0),
      I1 => tero2_rand(0),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => iC(16),
      O => puf2_chal(16)
    );
SOIPUF64x8_core_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(15),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(15),
      O => puf2_chal(15)
    );
SOIPUF64x8_core_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(27),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(59),
      O => puf2_chal(59)
    );
SOIPUF64x8_core_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(14),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(14),
      O => puf2_chal(14)
    );
SOIPUF64x8_core_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(13),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(13),
      O => puf2_chal(13)
    );
SOIPUF64x8_core_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(12),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(12),
      O => puf2_chal(12)
    );
SOIPUF64x8_core_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(11),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(11),
      O => puf2_chal(11)
    );
SOIPUF64x8_core_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(10),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(10),
      O => puf2_chal(10)
    );
SOIPUF64x8_core_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(9),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(9),
      O => puf2_chal(9)
    );
SOIPUF64x8_core_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(8),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(8),
      O => puf2_chal(8)
    );
SOIPUF64x8_core_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(7),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(7),
      O => puf2_chal(7)
    );
SOIPUF64x8_core_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(6),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(6),
      O => puf2_chal(6)
    );
SOIPUF64x8_core_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(5),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(5),
      O => puf2_chal(5)
    );
SOIPUF64x8_core_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(26),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(58),
      O => puf2_chal(58)
    );
SOIPUF64x8_core_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(4),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(4),
      O => puf2_chal(4)
    );
SOIPUF64x8_core_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(3),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(3),
      O => puf2_chal(3)
    );
SOIPUF64x8_core_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(2),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(2),
      O => puf2_chal(2)
    );
SOIPUF64x8_core_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(1),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(1),
      O => puf2_chal(1)
    );
SOIPUF64x8_core_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(0),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(0),
      O => puf2_chal(0)
    );
SOIPUF64x8_core_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(25),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(57),
      O => puf2_chal(57)
    );
SOIPUF64x8_core_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(24),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(56),
      O => puf2_chal(56)
    );
SOIPUF64x8_core_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tero2_rand(23),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => iC(55),
      O => puf2_chal(55)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => resp_reg(0),
      I2 => sel0(1),
      I3 => tero2_resp(0),
      I4 => sel0(0),
      I5 => iC(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tero2_rand(0),
      I1 => tero4_rand(0),
      I2 => sel0(1),
      I3 => tero4_resp(0),
      I4 => sel0(0),
      I5 => finish,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(10),
      I1 => sel0(1),
      I2 => tero2_resp(10),
      I3 => sel0(0),
      I4 => iC(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(10),
      I1 => tero4_rand(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(11),
      I1 => sel0(1),
      I2 => tero2_resp(11),
      I3 => sel0(0),
      I4 => iC(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(11),
      I1 => tero4_rand(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(12),
      I1 => sel0(1),
      I2 => tero2_resp(12),
      I3 => sel0(0),
      I4 => iC(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(12),
      I1 => tero4_rand(12),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(13),
      I1 => sel0(1),
      I2 => tero2_resp(13),
      I3 => sel0(0),
      I4 => iC(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(13),
      I1 => tero4_rand(13),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(14),
      I1 => sel0(1),
      I2 => tero2_resp(14),
      I3 => sel0(0),
      I4 => iC(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(14),
      I1 => tero4_rand(14),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(15),
      I1 => sel0(1),
      I2 => tero2_resp(15),
      I3 => sel0(0),
      I4 => iC(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(15),
      I1 => tero4_rand(15),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(16),
      I1 => sel0(1),
      I2 => tero2_resp(16),
      I3 => sel0(0),
      I4 => iC(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(16),
      I1 => tero4_rand(16),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(17),
      I1 => sel0(1),
      I2 => tero2_resp(17),
      I3 => sel0(0),
      I4 => iC(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(17),
      I1 => tero4_rand(17),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(18),
      I1 => sel0(1),
      I2 => tero2_resp(18),
      I3 => sel0(0),
      I4 => iC(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(18),
      I1 => tero4_rand(18),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(19),
      I1 => sel0(1),
      I2 => tero2_resp(19),
      I3 => sel0(0),
      I4 => iC(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(19),
      I1 => tero4_rand(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => resp_reg(1),
      I2 => sel0(1),
      I3 => tero2_resp(1),
      I4 => sel0(0),
      I5 => iC(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(1),
      I1 => tero4_rand(1),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(20),
      I1 => sel0(1),
      I2 => tero2_resp(20),
      I3 => sel0(0),
      I4 => iC(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(20),
      I1 => tero4_rand(20),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(21),
      I1 => sel0(1),
      I2 => tero2_resp(21),
      I3 => sel0(0),
      I4 => iC(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(21),
      I1 => tero4_rand(21),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(22),
      I1 => sel0(1),
      I2 => tero2_resp(22),
      I3 => sel0(0),
      I4 => iC(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(22),
      I1 => tero4_rand(22),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(23),
      I1 => sel0(1),
      I2 => tero2_resp(23),
      I3 => sel0(0),
      I4 => iC(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(23),
      I1 => tero4_rand(23),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(24),
      I1 => sel0(1),
      I2 => tero2_resp(24),
      I3 => sel0(0),
      I4 => iC(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(24),
      I1 => tero4_rand(24),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(25),
      I1 => sel0(1),
      I2 => tero2_resp(25),
      I3 => sel0(0),
      I4 => iC(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(25),
      I1 => tero4_rand(25),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(26),
      I1 => sel0(1),
      I2 => tero2_resp(26),
      I3 => sel0(0),
      I4 => iC(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(26),
      I1 => tero4_rand(26),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(27),
      I1 => sel0(1),
      I2 => tero2_resp(27),
      I3 => sel0(0),
      I4 => iC(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(27),
      I1 => tero4_rand(27),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(28),
      I1 => sel0(1),
      I2 => tero2_resp(28),
      I3 => sel0(0),
      I4 => iC(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(28),
      I1 => tero4_rand(28),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(29),
      I1 => sel0(1),
      I2 => tero2_resp(29),
      I3 => sel0(0),
      I4 => iC(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(29),
      I1 => tero4_rand(29),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => resp_reg(2),
      I2 => sel0(1),
      I3 => tero2_resp(2),
      I4 => sel0(0),
      I5 => iC(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(2),
      I1 => tero4_rand(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(30),
      I1 => sel0(1),
      I2 => tero2_resp(30),
      I3 => sel0(0),
      I4 => iC(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(30),
      I1 => tero4_rand(30),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(31),
      I1 => sel0(1),
      I2 => tero2_resp(31),
      I3 => sel0(0),
      I4 => iC(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(31),
      I1 => tero4_rand(31),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => resp_reg(3),
      I2 => sel0(1),
      I3 => tero2_resp(3),
      I4 => sel0(0),
      I5 => iC(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(3),
      I1 => tero4_rand(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(4),
      I1 => sel0(1),
      I2 => tero2_resp(4),
      I3 => sel0(0),
      I4 => iC(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(4),
      I1 => tero4_rand(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(5),
      I1 => sel0(1),
      I2 => tero2_resp(5),
      I3 => sel0(0),
      I4 => iC(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(5),
      I1 => tero4_rand(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(6),
      I1 => sel0(1),
      I2 => tero2_resp(6),
      I3 => sel0(0),
      I4 => iC(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(6),
      I1 => tero4_rand(6),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(7),
      I1 => sel0(1),
      I2 => tero2_resp(7),
      I3 => sel0(0),
      I4 => iC(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(7),
      I1 => tero4_rand(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(8),
      I1 => sel0(1),
      I2 => tero2_resp(8),
      I3 => sel0(0),
      I4 => iC(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(8),
      I1 => tero4_rand(8),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => Q(9),
      I1 => sel0(1),
      I2 => tero2_resp(9),
      I3 => sel0(0),
      I4 => iC(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tero2_rand(9),
      I1 => tero4_rand(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => tero4_resp(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => D(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => D(10),
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => D(11),
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => D(12),
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => D(13),
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => D(14),
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => D(15),
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => D(16),
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => D(17),
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => D(18),
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => D(19),
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => D(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      O => D(20),
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      O => D(21),
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      O => D(22),
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      O => D(23),
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      O => D(24),
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      O => D(25),
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      O => D(26),
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      O => D(27),
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      O => D(28),
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      O => D(29),
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => D(2),
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      O => D(30),
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => \axi_rdata[31]_i_3_n_0\,
      O => D(31),
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => D(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => D(4),
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => D(5),
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => D(6),
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => D(7),
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => D(8),
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => D(9),
      S => sel0(2)
    );
clk_div: entity work.design_1_chaotic_puf_8lines_64stages_0_2_clk_div
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      clk => clk,
      clk_o_reg_0 => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
finish_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => sta_current(2),
      I1 => sta_current(1),
      I2 => sta_current(0),
      I3 => finish,
      O => finish_i_1_n_0
    );
finish_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => tigReg,
      O => finish_i_2_n_0
    );
finish_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => finish_i_2_n_0,
      D => finish_i_1_n_0,
      Q => finish
    );
\resp_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in(0),
      I1 => sta_current(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => finish,
      I5 => resp_reg(2),
      O => \resp_reg[2]_i_1_n_0\
    );
\resp_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => p_0_in(1),
      I1 => sta_current(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      I4 => finish,
      I5 => resp_reg(3),
      O => \resp_reg[3]_i_1_n_0\
    );
\resp_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => p_0_in(0),
      Q => resp_reg(0)
    );
\resp_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => p_0_in(1),
      Q => resp_reg(1)
    );
\resp_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \resp_reg[2]_i_1_n_0\,
      Q => resp_reg(2)
    );
\resp_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \resp_reg[3]_i_1_n_0\,
      Q => resp_reg(3)
    );
\sta_current[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sta_current(1),
      I1 => sta_current(0),
      I2 => tigReg,
      I3 => sta_current(2),
      O => sta_next(0)
    );
\sta_current[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33B0"
    )
        port map (
      I0 => tigReg,
      I1 => sta_current(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      O => sta_next(1)
    );
\sta_current[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => tigReg,
      I1 => sta_current(2),
      I2 => sta_current(1),
      I3 => sta_current(0),
      O => sta_next(2)
    );
\sta_current_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => sta_next(0),
      Q => sta_current(0)
    );
\sta_current_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => sta_next(1),
      Q => sta_current(1)
    );
\sta_current_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => sta_next(2),
      Q => sta_current(2)
    );
\tero2_resp_buf1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sta_current(1),
      I1 => sta_current(0),
      I2 => sta_current(2),
      O => sta_trig1
    );
\tero2_resp_buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(0),
      Q => tero2_resp_buf1(0)
    );
\tero2_resp_buf1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(10),
      Q => tero2_resp_buf1(10)
    );
\tero2_resp_buf1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(11),
      Q => tero2_resp_buf1(11)
    );
\tero2_resp_buf1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(12),
      Q => tero2_resp_buf1(12)
    );
\tero2_resp_buf1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(13),
      Q => tero2_resp_buf1(13)
    );
\tero2_resp_buf1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(14),
      Q => tero2_resp_buf1(14)
    );
\tero2_resp_buf1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(15),
      Q => tero2_resp_buf1(15)
    );
\tero2_resp_buf1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(16),
      Q => tero2_resp_buf1(16)
    );
\tero2_resp_buf1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(17),
      Q => tero2_resp_buf1(17)
    );
\tero2_resp_buf1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(18),
      Q => tero2_resp_buf1(18)
    );
\tero2_resp_buf1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(19),
      Q => tero2_resp_buf1(19)
    );
\tero2_resp_buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(1),
      Q => tero2_resp_buf1(1)
    );
\tero2_resp_buf1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(20),
      Q => tero2_resp_buf1(20)
    );
\tero2_resp_buf1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(21),
      Q => tero2_resp_buf1(21)
    );
\tero2_resp_buf1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(22),
      Q => tero2_resp_buf1(22)
    );
\tero2_resp_buf1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(23),
      Q => tero2_resp_buf1(23)
    );
\tero2_resp_buf1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(24),
      Q => tero2_resp_buf1(24)
    );
\tero2_resp_buf1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(25),
      Q => tero2_resp_buf1(25)
    );
\tero2_resp_buf1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(26),
      Q => tero2_resp_buf1(26)
    );
\tero2_resp_buf1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(27),
      Q => tero2_resp_buf1(27)
    );
\tero2_resp_buf1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(28),
      Q => tero2_resp_buf1(28)
    );
\tero2_resp_buf1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(29),
      Q => tero2_resp_buf1(29)
    );
\tero2_resp_buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(2),
      Q => tero2_resp_buf1(2)
    );
\tero2_resp_buf1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(30),
      Q => tero2_resp_buf1(30)
    );
\tero2_resp_buf1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(31),
      Q => tero2_resp_buf1(31)
    );
\tero2_resp_buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(3),
      Q => tero2_resp_buf1(3)
    );
\tero2_resp_buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(4),
      Q => tero2_resp_buf1(4)
    );
\tero2_resp_buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(5),
      Q => tero2_resp_buf1(5)
    );
\tero2_resp_buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(6),
      Q => tero2_resp_buf1(6)
    );
\tero2_resp_buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(7),
      Q => tero2_resp_buf1(7)
    );
\tero2_resp_buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(8),
      Q => tero2_resp_buf1(8)
    );
\tero2_resp_buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_resp_w(9),
      Q => tero2_resp_buf1(9)
    );
\tero2_resp_buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(0),
      Q => tero2_resp(0)
    );
\tero2_resp_buf2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(10),
      Q => tero2_resp(10)
    );
\tero2_resp_buf2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(11),
      Q => tero2_resp(11)
    );
\tero2_resp_buf2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(12),
      Q => tero2_resp(12)
    );
\tero2_resp_buf2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(13),
      Q => tero2_resp(13)
    );
\tero2_resp_buf2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(14),
      Q => tero2_resp(14)
    );
\tero2_resp_buf2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(15),
      Q => tero2_resp(15)
    );
\tero2_resp_buf2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(16),
      Q => tero2_resp(16)
    );
\tero2_resp_buf2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(17),
      Q => tero2_resp(17)
    );
\tero2_resp_buf2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(18),
      Q => tero2_resp(18)
    );
\tero2_resp_buf2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(19),
      Q => tero2_resp(19)
    );
\tero2_resp_buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(1),
      Q => tero2_resp(1)
    );
\tero2_resp_buf2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(20),
      Q => tero2_resp(20)
    );
\tero2_resp_buf2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(21),
      Q => tero2_resp(21)
    );
\tero2_resp_buf2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(22),
      Q => tero2_resp(22)
    );
\tero2_resp_buf2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(23),
      Q => tero2_resp(23)
    );
\tero2_resp_buf2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(24),
      Q => tero2_resp(24)
    );
\tero2_resp_buf2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(25),
      Q => tero2_resp(25)
    );
\tero2_resp_buf2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(26),
      Q => tero2_resp(26)
    );
\tero2_resp_buf2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(27),
      Q => tero2_resp(27)
    );
\tero2_resp_buf2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(28),
      Q => tero2_resp(28)
    );
\tero2_resp_buf2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(29),
      Q => tero2_resp(29)
    );
\tero2_resp_buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(2),
      Q => tero2_resp(2)
    );
\tero2_resp_buf2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(30),
      Q => tero2_resp(30)
    );
\tero2_resp_buf2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(31),
      Q => tero2_resp(31)
    );
\tero2_resp_buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(3),
      Q => tero2_resp(3)
    );
\tero2_resp_buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(4),
      Q => tero2_resp(4)
    );
\tero2_resp_buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(5),
      Q => tero2_resp(5)
    );
\tero2_resp_buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(6),
      Q => tero2_resp(6)
    );
\tero2_resp_buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(7),
      Q => tero2_resp(7)
    );
\tero2_resp_buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(8),
      Q => tero2_resp(8)
    );
\tero2_resp_buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero2_resp_buf1(9),
      Q => tero2_resp(9)
    );
\tero2_trng_buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(0),
      Q => tero2_trng_buf1(0)
    );
\tero2_trng_buf1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(10),
      Q => tero2_trng_buf1(10)
    );
\tero2_trng_buf1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(11),
      Q => tero2_trng_buf1(11)
    );
\tero2_trng_buf1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(12),
      Q => tero2_trng_buf1(12)
    );
\tero2_trng_buf1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(13),
      Q => tero2_trng_buf1(13)
    );
\tero2_trng_buf1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(14),
      Q => tero2_trng_buf1(14)
    );
\tero2_trng_buf1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(15),
      Q => tero2_trng_buf1(15)
    );
\tero2_trng_buf1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(16),
      Q => tero2_trng_buf1(16)
    );
\tero2_trng_buf1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(17),
      Q => tero2_trng_buf1(17)
    );
\tero2_trng_buf1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(18),
      Q => tero2_trng_buf1(18)
    );
\tero2_trng_buf1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(19),
      Q => tero2_trng_buf1(19)
    );
\tero2_trng_buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(1),
      Q => tero2_trng_buf1(1)
    );
\tero2_trng_buf1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(20),
      Q => tero2_trng_buf1(20)
    );
\tero2_trng_buf1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(21),
      Q => tero2_trng_buf1(21)
    );
\tero2_trng_buf1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(22),
      Q => tero2_trng_buf1(22)
    );
\tero2_trng_buf1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(23),
      Q => tero2_trng_buf1(23)
    );
\tero2_trng_buf1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(24),
      Q => tero2_trng_buf1(24)
    );
\tero2_trng_buf1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(25),
      Q => tero2_trng_buf1(25)
    );
\tero2_trng_buf1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(26),
      Q => tero2_trng_buf1(26)
    );
\tero2_trng_buf1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(27),
      Q => tero2_trng_buf1(27)
    );
\tero2_trng_buf1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(28),
      Q => tero2_trng_buf1(28)
    );
\tero2_trng_buf1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(29),
      Q => tero2_trng_buf1(29)
    );
\tero2_trng_buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(2),
      Q => tero2_trng_buf1(2)
    );
\tero2_trng_buf1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(30),
      Q => tero2_trng_buf1(30)
    );
\tero2_trng_buf1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(31),
      Q => tero2_trng_buf1(31)
    );
\tero2_trng_buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(3),
      Q => tero2_trng_buf1(3)
    );
\tero2_trng_buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(4),
      Q => tero2_trng_buf1(4)
    );
\tero2_trng_buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(5),
      Q => tero2_trng_buf1(5)
    );
\tero2_trng_buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(6),
      Q => tero2_trng_buf1(6)
    );
\tero2_trng_buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(7),
      Q => tero2_trng_buf1(7)
    );
\tero2_trng_buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(8),
      Q => tero2_trng_buf1(8)
    );
\tero2_trng_buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero2_trng_w(9),
      Q => tero2_trng_buf1(9)
    );
\tero2_trng_buf2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(0),
      I1 => Q(16),
      O => \tero2_trng_buf2[0]_i_1_n_0\
    );
\tero2_trng_buf2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(10),
      I1 => Q(16),
      O => \tero2_trng_buf2[10]_i_1_n_0\
    );
\tero2_trng_buf2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(11),
      I1 => Q(16),
      O => \tero2_trng_buf2[11]_i_1_n_0\
    );
\tero2_trng_buf2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(12),
      I1 => Q(16),
      O => \tero2_trng_buf2[12]_i_1_n_0\
    );
\tero2_trng_buf2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(13),
      I1 => Q(16),
      O => \tero2_trng_buf2[13]_i_1_n_0\
    );
\tero2_trng_buf2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(14),
      I1 => Q(16),
      O => \tero2_trng_buf2[14]_i_1_n_0\
    );
\tero2_trng_buf2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(15),
      I1 => Q(16),
      O => \tero2_trng_buf2[15]_i_1_n_0\
    );
\tero2_trng_buf2[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(16),
      I1 => Q(16),
      O => \tero2_trng_buf2[16]_i_1_n_0\
    );
\tero2_trng_buf2[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(17),
      I1 => Q(16),
      O => \tero2_trng_buf2[17]_i_1_n_0\
    );
\tero2_trng_buf2[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(18),
      I1 => Q(16),
      O => \tero2_trng_buf2[18]_i_1_n_0\
    );
\tero2_trng_buf2[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(19),
      I1 => Q(16),
      O => \tero2_trng_buf2[19]_i_1_n_0\
    );
\tero2_trng_buf2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(1),
      I1 => Q(16),
      O => \tero2_trng_buf2[1]_i_1_n_0\
    );
\tero2_trng_buf2[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(20),
      I1 => Q(16),
      O => \tero2_trng_buf2[20]_i_1_n_0\
    );
\tero2_trng_buf2[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(21),
      I1 => Q(16),
      O => \tero2_trng_buf2[21]_i_1_n_0\
    );
\tero2_trng_buf2[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(22),
      I1 => Q(16),
      O => \tero2_trng_buf2[22]_i_1_n_0\
    );
\tero2_trng_buf2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(23),
      I1 => Q(16),
      O => \tero2_trng_buf2[23]_i_1_n_0\
    );
\tero2_trng_buf2[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(24),
      I1 => Q(16),
      O => \tero2_trng_buf2[24]_i_1_n_0\
    );
\tero2_trng_buf2[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(25),
      I1 => Q(16),
      O => \tero2_trng_buf2[25]_i_1_n_0\
    );
\tero2_trng_buf2[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(26),
      I1 => Q(16),
      O => \tero2_trng_buf2[26]_i_1_n_0\
    );
\tero2_trng_buf2[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(27),
      I1 => Q(16),
      O => \tero2_trng_buf2[27]_i_1_n_0\
    );
\tero2_trng_buf2[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(28),
      I1 => Q(16),
      O => \tero2_trng_buf2[28]_i_1_n_0\
    );
\tero2_trng_buf2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(29),
      I1 => Q(16),
      O => \tero2_trng_buf2[29]_i_1_n_0\
    );
\tero2_trng_buf2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(2),
      I1 => Q(16),
      O => \tero2_trng_buf2[2]_i_1_n_0\
    );
\tero2_trng_buf2[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(30),
      I1 => Q(16),
      O => \tero2_trng_buf2[30]_i_1_n_0\
    );
\tero2_trng_buf2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(31),
      I1 => Q(16),
      O => \tero2_trng_buf2[31]_i_1_n_0\
    );
\tero2_trng_buf2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(3),
      I1 => Q(16),
      O => \tero2_trng_buf2[3]_i_1_n_0\
    );
\tero2_trng_buf2[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(4),
      I1 => Q(16),
      O => \tero2_trng_buf2[4]_i_1_n_0\
    );
\tero2_trng_buf2[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(5),
      I1 => Q(16),
      O => \tero2_trng_buf2[5]_i_1_n_0\
    );
\tero2_trng_buf2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(6),
      I1 => Q(16),
      O => \tero2_trng_buf2[6]_i_1_n_0\
    );
\tero2_trng_buf2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(7),
      I1 => Q(16),
      O => \tero2_trng_buf2[7]_i_1_n_0\
    );
\tero2_trng_buf2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(8),
      I1 => Q(16),
      O => \tero2_trng_buf2[8]_i_1_n_0\
    );
\tero2_trng_buf2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero2_trng_buf1(9),
      I1 => Q(16),
      O => \tero2_trng_buf2[9]_i_1_n_0\
    );
\tero2_trng_buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[0]_i_1_n_0\,
      Q => tero2_rand(0)
    );
\tero2_trng_buf2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[10]_i_1_n_0\,
      Q => tero2_rand(10)
    );
\tero2_trng_buf2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[11]_i_1_n_0\,
      Q => tero2_rand(11)
    );
\tero2_trng_buf2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[12]_i_1_n_0\,
      Q => tero2_rand(12)
    );
\tero2_trng_buf2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[13]_i_1_n_0\,
      Q => tero2_rand(13)
    );
\tero2_trng_buf2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[14]_i_1_n_0\,
      Q => tero2_rand(14)
    );
\tero2_trng_buf2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[15]_i_1_n_0\,
      Q => tero2_rand(15)
    );
\tero2_trng_buf2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[16]_i_1_n_0\,
      Q => tero2_rand(16)
    );
\tero2_trng_buf2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[17]_i_1_n_0\,
      Q => tero2_rand(17)
    );
\tero2_trng_buf2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[18]_i_1_n_0\,
      Q => tero2_rand(18)
    );
\tero2_trng_buf2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[19]_i_1_n_0\,
      Q => tero2_rand(19)
    );
\tero2_trng_buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[1]_i_1_n_0\,
      Q => tero2_rand(1)
    );
\tero2_trng_buf2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[20]_i_1_n_0\,
      Q => tero2_rand(20)
    );
\tero2_trng_buf2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[21]_i_1_n_0\,
      Q => tero2_rand(21)
    );
\tero2_trng_buf2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[22]_i_1_n_0\,
      Q => tero2_rand(22)
    );
\tero2_trng_buf2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[23]_i_1_n_0\,
      Q => tero2_rand(23)
    );
\tero2_trng_buf2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[24]_i_1_n_0\,
      Q => tero2_rand(24)
    );
\tero2_trng_buf2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[25]_i_1_n_0\,
      Q => tero2_rand(25)
    );
\tero2_trng_buf2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[26]_i_1_n_0\,
      Q => tero2_rand(26)
    );
\tero2_trng_buf2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[27]_i_1_n_0\,
      Q => tero2_rand(27)
    );
\tero2_trng_buf2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[28]_i_1_n_0\,
      Q => tero2_rand(28)
    );
\tero2_trng_buf2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[29]_i_1_n_0\,
      Q => tero2_rand(29)
    );
\tero2_trng_buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[2]_i_1_n_0\,
      Q => tero2_rand(2)
    );
\tero2_trng_buf2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[30]_i_1_n_0\,
      Q => tero2_rand(30)
    );
\tero2_trng_buf2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[31]_i_1_n_0\,
      Q => tero2_rand(31)
    );
\tero2_trng_buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[3]_i_1_n_0\,
      Q => tero2_rand(3)
    );
\tero2_trng_buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[4]_i_1_n_0\,
      Q => tero2_rand(4)
    );
\tero2_trng_buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[5]_i_1_n_0\,
      Q => tero2_rand(5)
    );
\tero2_trng_buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[6]_i_1_n_0\,
      Q => tero2_rand(6)
    );
\tero2_trng_buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[7]_i_1_n_0\,
      Q => tero2_rand(7)
    );
\tero2_trng_buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[8]_i_1_n_0\,
      Q => tero2_rand(8)
    );
\tero2_trng_buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero2_trng_buf2[9]_i_1_n_0\,
      Q => tero2_rand(9)
    );
\tero4_resp_buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(0),
      Q => tero4_resp_buf1(0)
    );
\tero4_resp_buf1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(10),
      Q => tero4_resp_buf1(10)
    );
\tero4_resp_buf1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(11),
      Q => tero4_resp_buf1(11)
    );
\tero4_resp_buf1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(12),
      Q => tero4_resp_buf1(12)
    );
\tero4_resp_buf1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(13),
      Q => tero4_resp_buf1(13)
    );
\tero4_resp_buf1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(14),
      Q => tero4_resp_buf1(14)
    );
\tero4_resp_buf1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(15),
      Q => tero4_resp_buf1(15)
    );
\tero4_resp_buf1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(16),
      Q => tero4_resp_buf1(16)
    );
\tero4_resp_buf1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(17),
      Q => tero4_resp_buf1(17)
    );
\tero4_resp_buf1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(18),
      Q => tero4_resp_buf1(18)
    );
\tero4_resp_buf1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(19),
      Q => tero4_resp_buf1(19)
    );
\tero4_resp_buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(1),
      Q => tero4_resp_buf1(1)
    );
\tero4_resp_buf1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(20),
      Q => tero4_resp_buf1(20)
    );
\tero4_resp_buf1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(21),
      Q => tero4_resp_buf1(21)
    );
\tero4_resp_buf1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(22),
      Q => tero4_resp_buf1(22)
    );
\tero4_resp_buf1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(23),
      Q => tero4_resp_buf1(23)
    );
\tero4_resp_buf1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(24),
      Q => tero4_resp_buf1(24)
    );
\tero4_resp_buf1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(25),
      Q => tero4_resp_buf1(25)
    );
\tero4_resp_buf1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(26),
      Q => tero4_resp_buf1(26)
    );
\tero4_resp_buf1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(27),
      Q => tero4_resp_buf1(27)
    );
\tero4_resp_buf1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(28),
      Q => tero4_resp_buf1(28)
    );
\tero4_resp_buf1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(29),
      Q => tero4_resp_buf1(29)
    );
\tero4_resp_buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(2),
      Q => tero4_resp_buf1(2)
    );
\tero4_resp_buf1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(30),
      Q => tero4_resp_buf1(30)
    );
\tero4_resp_buf1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(31),
      Q => tero4_resp_buf1(31)
    );
\tero4_resp_buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(3),
      Q => tero4_resp_buf1(3)
    );
\tero4_resp_buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(4),
      Q => tero4_resp_buf1(4)
    );
\tero4_resp_buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(5),
      Q => tero4_resp_buf1(5)
    );
\tero4_resp_buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(6),
      Q => tero4_resp_buf1(6)
    );
\tero4_resp_buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(7),
      Q => tero4_resp_buf1(7)
    );
\tero4_resp_buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(8),
      Q => tero4_resp_buf1(8)
    );
\tero4_resp_buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_resp_w(9),
      Q => tero4_resp_buf1(9)
    );
\tero4_resp_buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(0),
      Q => tero4_resp(0)
    );
\tero4_resp_buf2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(10),
      Q => tero4_resp(10)
    );
\tero4_resp_buf2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(11),
      Q => tero4_resp(11)
    );
\tero4_resp_buf2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(12),
      Q => tero4_resp(12)
    );
\tero4_resp_buf2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(13),
      Q => tero4_resp(13)
    );
\tero4_resp_buf2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(14),
      Q => tero4_resp(14)
    );
\tero4_resp_buf2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(15),
      Q => tero4_resp(15)
    );
\tero4_resp_buf2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(16),
      Q => tero4_resp(16)
    );
\tero4_resp_buf2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(17),
      Q => tero4_resp(17)
    );
\tero4_resp_buf2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(18),
      Q => tero4_resp(18)
    );
\tero4_resp_buf2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(19),
      Q => tero4_resp(19)
    );
\tero4_resp_buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(1),
      Q => tero4_resp(1)
    );
\tero4_resp_buf2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(20),
      Q => tero4_resp(20)
    );
\tero4_resp_buf2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(21),
      Q => tero4_resp(21)
    );
\tero4_resp_buf2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(22),
      Q => tero4_resp(22)
    );
\tero4_resp_buf2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(23),
      Q => tero4_resp(23)
    );
\tero4_resp_buf2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(24),
      Q => tero4_resp(24)
    );
\tero4_resp_buf2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(25),
      Q => tero4_resp(25)
    );
\tero4_resp_buf2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(26),
      Q => tero4_resp(26)
    );
\tero4_resp_buf2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(27),
      Q => tero4_resp(27)
    );
\tero4_resp_buf2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(28),
      Q => tero4_resp(28)
    );
\tero4_resp_buf2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(29),
      Q => tero4_resp(29)
    );
\tero4_resp_buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(2),
      Q => tero4_resp(2)
    );
\tero4_resp_buf2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(30),
      Q => tero4_resp(30)
    );
\tero4_resp_buf2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(31),
      Q => tero4_resp(31)
    );
\tero4_resp_buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(3),
      Q => tero4_resp(3)
    );
\tero4_resp_buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(4),
      Q => tero4_resp(4)
    );
\tero4_resp_buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(5),
      Q => tero4_resp(5)
    );
\tero4_resp_buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(6),
      Q => tero4_resp(6)
    );
\tero4_resp_buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(7),
      Q => tero4_resp(7)
    );
\tero4_resp_buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(8),
      Q => tero4_resp(8)
    );
\tero4_resp_buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tero4_resp_buf1(9),
      Q => tero4_resp(9)
    );
\tero4_trng_buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(0),
      Q => tero4_trng_buf1(0)
    );
\tero4_trng_buf1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(10),
      Q => tero4_trng_buf1(10)
    );
\tero4_trng_buf1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(11),
      Q => tero4_trng_buf1(11)
    );
\tero4_trng_buf1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(12),
      Q => tero4_trng_buf1(12)
    );
\tero4_trng_buf1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(13),
      Q => tero4_trng_buf1(13)
    );
\tero4_trng_buf1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(14),
      Q => tero4_trng_buf1(14)
    );
\tero4_trng_buf1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(15),
      Q => tero4_trng_buf1(15)
    );
\tero4_trng_buf1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(16),
      Q => tero4_trng_buf1(16)
    );
\tero4_trng_buf1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(17),
      Q => tero4_trng_buf1(17)
    );
\tero4_trng_buf1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(18),
      Q => tero4_trng_buf1(18)
    );
\tero4_trng_buf1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(19),
      Q => tero4_trng_buf1(19)
    );
\tero4_trng_buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(1),
      Q => tero4_trng_buf1(1)
    );
\tero4_trng_buf1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(20),
      Q => tero4_trng_buf1(20)
    );
\tero4_trng_buf1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(21),
      Q => tero4_trng_buf1(21)
    );
\tero4_trng_buf1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(22),
      Q => tero4_trng_buf1(22)
    );
\tero4_trng_buf1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(23),
      Q => tero4_trng_buf1(23)
    );
\tero4_trng_buf1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(24),
      Q => tero4_trng_buf1(24)
    );
\tero4_trng_buf1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(25),
      Q => tero4_trng_buf1(25)
    );
\tero4_trng_buf1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(26),
      Q => tero4_trng_buf1(26)
    );
\tero4_trng_buf1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(27),
      Q => tero4_trng_buf1(27)
    );
\tero4_trng_buf1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(28),
      Q => tero4_trng_buf1(28)
    );
\tero4_trng_buf1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(29),
      Q => tero4_trng_buf1(29)
    );
\tero4_trng_buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(2),
      Q => tero4_trng_buf1(2)
    );
\tero4_trng_buf1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(30),
      Q => tero4_trng_buf1(30)
    );
\tero4_trng_buf1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(31),
      Q => tero4_trng_buf1(31)
    );
\tero4_trng_buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(3),
      Q => tero4_trng_buf1(3)
    );
\tero4_trng_buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(4),
      Q => tero4_trng_buf1(4)
    );
\tero4_trng_buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(5),
      Q => tero4_trng_buf1(5)
    );
\tero4_trng_buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(6),
      Q => tero4_trng_buf1(6)
    );
\tero4_trng_buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(7),
      Q => tero4_trng_buf1(7)
    );
\tero4_trng_buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(8),
      Q => tero4_trng_buf1(8)
    );
\tero4_trng_buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => sta_trig1,
      CLR => \^sr\(0),
      D => tero4_trng_w(9),
      Q => tero4_trng_buf1(9)
    );
\tero4_trng_buf2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(0),
      I1 => Q(16),
      O => \tero4_trng_buf2[0]_i_1_n_0\
    );
\tero4_trng_buf2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(10),
      I1 => Q(16),
      O => \tero4_trng_buf2[10]_i_1_n_0\
    );
\tero4_trng_buf2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(11),
      I1 => Q(16),
      O => \tero4_trng_buf2[11]_i_1_n_0\
    );
\tero4_trng_buf2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(12),
      I1 => Q(16),
      O => \tero4_trng_buf2[12]_i_1_n_0\
    );
\tero4_trng_buf2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(13),
      I1 => Q(16),
      O => \tero4_trng_buf2[13]_i_1_n_0\
    );
\tero4_trng_buf2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(14),
      I1 => Q(16),
      O => \tero4_trng_buf2[14]_i_1_n_0\
    );
\tero4_trng_buf2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(15),
      I1 => Q(16),
      O => \tero4_trng_buf2[15]_i_1_n_0\
    );
\tero4_trng_buf2[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(16),
      I1 => Q(16),
      O => \tero4_trng_buf2[16]_i_1_n_0\
    );
\tero4_trng_buf2[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(17),
      I1 => Q(16),
      O => \tero4_trng_buf2[17]_i_1_n_0\
    );
\tero4_trng_buf2[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(18),
      I1 => Q(16),
      O => \tero4_trng_buf2[18]_i_1_n_0\
    );
\tero4_trng_buf2[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(19),
      I1 => Q(16),
      O => \tero4_trng_buf2[19]_i_1_n_0\
    );
\tero4_trng_buf2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(1),
      I1 => Q(16),
      O => \tero4_trng_buf2[1]_i_1_n_0\
    );
\tero4_trng_buf2[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(20),
      I1 => Q(16),
      O => \tero4_trng_buf2[20]_i_1_n_0\
    );
\tero4_trng_buf2[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(21),
      I1 => Q(16),
      O => \tero4_trng_buf2[21]_i_1_n_0\
    );
\tero4_trng_buf2[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(22),
      I1 => Q(16),
      O => \tero4_trng_buf2[22]_i_1_n_0\
    );
\tero4_trng_buf2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(23),
      I1 => Q(16),
      O => \tero4_trng_buf2[23]_i_1_n_0\
    );
\tero4_trng_buf2[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(24),
      I1 => Q(16),
      O => \tero4_trng_buf2[24]_i_1_n_0\
    );
\tero4_trng_buf2[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(25),
      I1 => Q(16),
      O => \tero4_trng_buf2[25]_i_1_n_0\
    );
\tero4_trng_buf2[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(26),
      I1 => Q(16),
      O => \tero4_trng_buf2[26]_i_1_n_0\
    );
\tero4_trng_buf2[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(27),
      I1 => Q(16),
      O => \tero4_trng_buf2[27]_i_1_n_0\
    );
\tero4_trng_buf2[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(28),
      I1 => Q(16),
      O => \tero4_trng_buf2[28]_i_1_n_0\
    );
\tero4_trng_buf2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(29),
      I1 => Q(16),
      O => \tero4_trng_buf2[29]_i_1_n_0\
    );
\tero4_trng_buf2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(2),
      I1 => Q(16),
      O => \tero4_trng_buf2[2]_i_1_n_0\
    );
\tero4_trng_buf2[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(30),
      I1 => Q(16),
      O => \tero4_trng_buf2[30]_i_1_n_0\
    );
\tero4_trng_buf2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(31),
      I1 => Q(16),
      O => \tero4_trng_buf2[31]_i_1_n_0\
    );
\tero4_trng_buf2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(3),
      I1 => Q(16),
      O => \tero4_trng_buf2[3]_i_1_n_0\
    );
\tero4_trng_buf2[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(4),
      I1 => Q(16),
      O => \tero4_trng_buf2[4]_i_1_n_0\
    );
\tero4_trng_buf2[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(5),
      I1 => Q(16),
      O => \tero4_trng_buf2[5]_i_1_n_0\
    );
\tero4_trng_buf2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(6),
      I1 => Q(16),
      O => \tero4_trng_buf2[6]_i_1_n_0\
    );
\tero4_trng_buf2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(7),
      I1 => Q(16),
      O => \tero4_trng_buf2[7]_i_1_n_0\
    );
\tero4_trng_buf2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(8),
      I1 => Q(16),
      O => \tero4_trng_buf2[8]_i_1_n_0\
    );
\tero4_trng_buf2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tero4_trng_buf1(9),
      I1 => Q(16),
      O => \tero4_trng_buf2[9]_i_1_n_0\
    );
\tero4_trng_buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[0]_i_1_n_0\,
      Q => tero4_rand(0)
    );
\tero4_trng_buf2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[10]_i_1_n_0\,
      Q => tero4_rand(10)
    );
\tero4_trng_buf2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[11]_i_1_n_0\,
      Q => tero4_rand(11)
    );
\tero4_trng_buf2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[12]_i_1_n_0\,
      Q => tero4_rand(12)
    );
\tero4_trng_buf2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[13]_i_1_n_0\,
      Q => tero4_rand(13)
    );
\tero4_trng_buf2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[14]_i_1_n_0\,
      Q => tero4_rand(14)
    );
\tero4_trng_buf2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[15]_i_1_n_0\,
      Q => tero4_rand(15)
    );
\tero4_trng_buf2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[16]_i_1_n_0\,
      Q => tero4_rand(16)
    );
\tero4_trng_buf2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[17]_i_1_n_0\,
      Q => tero4_rand(17)
    );
\tero4_trng_buf2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[18]_i_1_n_0\,
      Q => tero4_rand(18)
    );
\tero4_trng_buf2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[19]_i_1_n_0\,
      Q => tero4_rand(19)
    );
\tero4_trng_buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[1]_i_1_n_0\,
      Q => tero4_rand(1)
    );
\tero4_trng_buf2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[20]_i_1_n_0\,
      Q => tero4_rand(20)
    );
\tero4_trng_buf2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[21]_i_1_n_0\,
      Q => tero4_rand(21)
    );
\tero4_trng_buf2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[22]_i_1_n_0\,
      Q => tero4_rand(22)
    );
\tero4_trng_buf2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[23]_i_1_n_0\,
      Q => tero4_rand(23)
    );
\tero4_trng_buf2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[24]_i_1_n_0\,
      Q => tero4_rand(24)
    );
\tero4_trng_buf2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[25]_i_1_n_0\,
      Q => tero4_rand(25)
    );
\tero4_trng_buf2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[26]_i_1_n_0\,
      Q => tero4_rand(26)
    );
\tero4_trng_buf2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[27]_i_1_n_0\,
      Q => tero4_rand(27)
    );
\tero4_trng_buf2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[28]_i_1_n_0\,
      Q => tero4_rand(28)
    );
\tero4_trng_buf2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[29]_i_1_n_0\,
      Q => tero4_rand(29)
    );
\tero4_trng_buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[2]_i_1_n_0\,
      Q => tero4_rand(2)
    );
\tero4_trng_buf2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[30]_i_1_n_0\,
      Q => tero4_rand(30)
    );
\tero4_trng_buf2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[31]_i_1_n_0\,
      Q => tero4_rand(31)
    );
\tero4_trng_buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[3]_i_1_n_0\,
      Q => tero4_rand(3)
    );
\tero4_trng_buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[4]_i_1_n_0\,
      Q => tero4_rand(4)
    );
\tero4_trng_buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[5]_i_1_n_0\,
      Q => tero4_rand(5)
    );
\tero4_trng_buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[6]_i_1_n_0\,
      Q => tero4_rand(6)
    );
\tero4_trng_buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[7]_i_1_n_0\,
      Q => tero4_rand(7)
    );
\tero4_trng_buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[8]_i_1_n_0\,
      Q => tero4_rand(8)
    );
\tero4_trng_buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => \tero4_trng_buf2[9]_i_1_n_0\,
      Q => tero4_rand(9)
    );
tigReg_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => slv_reg2(0),
      Q => tigReg
    );
tig_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sta_current(0),
      I1 => sta_current(1),
      I2 => tigReg,
      I3 => sta_current(2),
      O => tig_pulse_next
    );
tig_pulse_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \^sr\(0),
      D => tig_pulse_next,
      Q => tig_pulse
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0_S00_AXI is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0_S00_AXI;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal iC : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal puf_top_core_n_0 : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal trng_enable : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair67";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => puf_top_core_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      R => puf_top_core_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      R => puf_top_core_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      R => puf_top_core_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => puf_top_core_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_wvalid,
      I5 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => puf_top_core_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => puf_top_core_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => puf_top_core_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => puf_top_core_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => puf_top_core_n_0
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => puf_top_core_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => puf_top_core_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => puf_top_core_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => puf_top_core_n_0
    );
puf_top_core: entity work.design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_rngcnt_clkdiv
     port map (
      D(31 downto 0) => reg_data_out(31 downto 0),
      Q(31) => \slv_reg3_reg_n_0_[31]\,
      Q(30) => \slv_reg3_reg_n_0_[30]\,
      Q(29) => \slv_reg3_reg_n_0_[29]\,
      Q(28) => \slv_reg3_reg_n_0_[28]\,
      Q(27) => \slv_reg3_reg_n_0_[27]\,
      Q(26) => \slv_reg3_reg_n_0_[26]\,
      Q(25) => \slv_reg3_reg_n_0_[25]\,
      Q(24) => \slv_reg3_reg_n_0_[24]\,
      Q(23) => \slv_reg3_reg_n_0_[23]\,
      Q(22) => \slv_reg3_reg_n_0_[22]\,
      Q(21) => \slv_reg3_reg_n_0_[21]\,
      Q(20) => \slv_reg3_reg_n_0_[20]\,
      Q(19) => \slv_reg3_reg_n_0_[19]\,
      Q(18) => \slv_reg3_reg_n_0_[18]\,
      Q(17) => \slv_reg3_reg_n_0_[17]\,
      Q(16) => trng_enable,
      Q(15) => \slv_reg3_reg_n_0_[15]\,
      Q(14) => \slv_reg3_reg_n_0_[14]\,
      Q(13) => \slv_reg3_reg_n_0_[13]\,
      Q(12) => \slv_reg3_reg_n_0_[12]\,
      Q(11) => \slv_reg3_reg_n_0_[11]\,
      Q(10) => \slv_reg3_reg_n_0_[10]\,
      Q(9) => \slv_reg3_reg_n_0_[9]\,
      Q(8) => \slv_reg3_reg_n_0_[8]\,
      Q(7) => \slv_reg3_reg_n_0_[7]\,
      Q(6) => \slv_reg3_reg_n_0_[6]\,
      Q(5) => \slv_reg3_reg_n_0_[5]\,
      Q(4) => \slv_reg3_reg_n_0_[4]\,
      Q(3) => \slv_reg3_reg_n_0_[3]\,
      Q(2) => \slv_reg3_reg_n_0_[2]\,
      Q(1) => \slv_reg3_reg_n_0_[1]\,
      Q(0) => \slv_reg3_reg_n_0_[0]\,
      SR(0) => puf_top_core_n_0,
      iC(63 downto 0) => iC(63 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sel0(2 downto 0) => sel0(2 downto 0),
      slv_reg2(0) => slv_reg2(0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => s00_axi_wstrb(1),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => s00_axi_wstrb(2),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => s00_axi_wstrb(3),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => s00_axi_wstrb(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => iC(0),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => iC(10),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => iC(11),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => iC(12),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => iC(13),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => iC(14),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => iC(15),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => iC(16),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => iC(17),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => iC(18),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => iC(19),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => iC(1),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => iC(20),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => iC(21),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => iC(22),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => iC(23),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => iC(24),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => iC(25),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => iC(26),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => iC(27),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => iC(28),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => iC(29),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => iC(2),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => iC(30),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => iC(31),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => iC(3),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => iC(4),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => iC(5),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => iC(6),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => iC(7),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => iC(8),
      R => puf_top_core_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => iC(9),
      R => puf_top_core_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => iC(32),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => iC(42),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => iC(43),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => iC(44),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => iC(45),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => iC(46),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => iC(47),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => iC(48),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => iC(49),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => iC(50),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => iC(51),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => iC(33),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => iC(52),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => iC(53),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => iC(54),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => iC(55),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => iC(56),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => iC(57),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => iC(58),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => iC(59),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => iC(60),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => iC(61),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => iC(34),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => iC(62),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => iC(63),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => iC(35),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => iC(36),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => iC(37),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => iC(38),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => iC(39),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => iC(40),
      R => puf_top_core_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => iC(41),
      R => puf_top_core_n_0
    );
\slv_reg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \slv_reg2[0]_i_2_n_0\,
      I2 => \slv_reg3[31]_i_2_n_0\,
      I3 => slv_reg2(0),
      O => \slv_reg2[0]_i_1_n_0\
    );
\slv_reg2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      O => \slv_reg2[0]_i_2_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg2[0]_i_1_n_0\,
      Q => slv_reg2(0),
      R => puf_top_core_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      O => \slv_reg3[31]_i_2_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      I4 => \slv_reg3[31]_i_2_n_0\,
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => trng_enable,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg3_reg_n_0_[1]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg3_reg_n_0_[3]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg3_reg_n_0_[5]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg3_reg_n_0_[6]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg3_reg_n_0_[7]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg3_reg_n_0_[8]\,
      R => puf_top_core_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg3_reg_n_0_[9]\,
      R => puf_top_core_n_0
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0 is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0 is
begin
chaotic_puf_8lines_64stages_v1_0_S00_AXI_inst: entity work.design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(2 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(2 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_chaotic_puf_8lines_64stages_0_2 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_chaotic_puf_8lines_64stages_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_chaotic_puf_8lines_64stages_0_2 : entity is "design_1_chaotic_puf_8lines_64stages_0_1,chaotic_puf_8lines_64stages_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_chaotic_puf_8lines_64stages_0_2 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_chaotic_puf_8lines_64stages_0_2 : entity is "chaotic_puf_8lines_64stages_v1_0,Vivado 2017.4";
end design_1_chaotic_puf_8lines_64stages_0_2;

architecture STRUCTURE of design_1_chaotic_puf_8lines_64stages_0_2 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 8, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_chaotic_puf_8lines_64stages_0_2_chaotic_puf_8lines_64stages_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(2 downto 0) => s00_axi_araddr(4 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(2 downto 0) => s00_axi_awaddr(4 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
