`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:42:34 CST (Jun  3 2025 16:42:34 UTC)

module dut_GreaterThan_15Ux16U_1U_4(in2, in1, out1);
  input [14:0] in2;
  input [15:0] in1;
  output out1;
  wire [14:0] in2;
  wire [15:0] in1;
  wire out1;
  wire gt_16_31_n_0, gt_16_31_n_1, gt_16_31_n_2, gt_16_31_n_3,
       gt_16_31_n_4, gt_16_31_n_5, gt_16_31_n_6, gt_16_31_n_7;
  wire gt_16_31_n_8, gt_16_31_n_9, gt_16_31_n_10, gt_16_31_n_11,
       gt_16_31_n_12, gt_16_31_n_13, gt_16_31_n_14, gt_16_31_n_15;
  wire gt_16_31_n_16, gt_16_31_n_17, gt_16_31_n_18, gt_16_31_n_19,
       gt_16_31_n_20, gt_16_31_n_21, gt_16_31_n_22, gt_16_31_n_23;
  wire gt_16_31_n_24, gt_16_31_n_25, gt_16_31_n_26, gt_16_31_n_27,
       gt_16_31_n_28, gt_16_31_n_29, gt_16_31_n_30, gt_16_31_n_31;
  wire gt_16_31_n_32, gt_16_31_n_33, gt_16_31_n_34, gt_16_31_n_35,
       gt_16_31_n_36, gt_16_31_n_37, gt_16_31_n_38, gt_16_31_n_39;
  wire gt_16_31_n_40, gt_16_31_n_41, gt_16_31_n_42, gt_16_31_n_43,
       gt_16_31_n_44, gt_16_31_n_45;
  AOI221X1 gt_16_31_g380(.A0 (gt_16_31_n_34), .A1 (gt_16_31_n_41), .B0
       (gt_16_31_n_40), .B1 (gt_16_31_n_45), .C0 (gt_16_31_n_42), .Y
       (out1));
  OAI211X1 gt_16_31_g381(.A0 (gt_16_31_n_31), .A1 (gt_16_31_n_38), .B0
       (gt_16_31_n_44), .C0 (gt_16_31_n_35), .Y (gt_16_31_n_45));
  NAND4BX1 gt_16_31_g382(.AN (gt_16_31_n_31), .B (gt_16_31_n_43), .C
       (gt_16_31_n_18), .D (gt_16_31_n_25), .Y (gt_16_31_n_44));
  OAI211X1 gt_16_31_g383(.A0 (gt_16_31_n_12), .A1 (in2[3]), .B0
       (gt_16_31_n_39), .C0 (gt_16_31_n_30), .Y (gt_16_31_n_43));
  OAI221X1 gt_16_31_g384(.A0 (gt_16_31_n_21), .A1 (gt_16_31_n_36), .B0
       (gt_16_31_n_14), .B1 (in2[14]), .C0 (gt_16_31_n_9), .Y
       (gt_16_31_n_42));
  OAI221X1 gt_16_31_g385(.A0 (gt_16_31_n_32), .A1 (gt_16_31_n_37), .B0
       (gt_16_31_n_10), .B1 (in2[11]), .C0 (gt_16_31_n_29), .Y
       (gt_16_31_n_41));
  NOR4X1 gt_16_31_g386(.A (gt_16_31_n_33), .B (gt_16_31_n_32), .C
       (gt_16_31_n_23), .D (gt_16_31_n_19), .Y (gt_16_31_n_40));
  OAI221X1 gt_16_31_g387(.A0 (gt_16_31_n_16), .A1 (gt_16_31_n_28), .B0
       (gt_16_31_n_5), .B1 (in1[2]), .C0 (gt_16_31_n_22), .Y
       (gt_16_31_n_39));
  AOI32X1 gt_16_31_g388(.A0 (gt_16_31_n_18), .A1 (in1[4]), .A2
       (gt_16_31_n_1), .B0 (in1[5]), .B1 (gt_16_31_n_0), .Y
       (gt_16_31_n_38));
  AOI32X1 gt_16_31_g389(.A0 (gt_16_31_n_24), .A1 (in1[8]), .A2
       (gt_16_31_n_6), .B0 (in1[9]), .B1 (gt_16_31_n_13), .Y
       (gt_16_31_n_37));
  AOI32X1 gt_16_31_g390(.A0 (gt_16_31_n_26), .A1 (in1[12]), .A2
       (gt_16_31_n_11), .B0 (in1[13]), .B1 (gt_16_31_n_3), .Y
       (gt_16_31_n_36));
  AOI32X1 gt_16_31_g391(.A0 (gt_16_31_n_17), .A1 (in1[6]), .A2
       (gt_16_31_n_2), .B0 (in1[7]), .B1 (gt_16_31_n_7), .Y
       (gt_16_31_n_35));
  INVX1 gt_16_31_g392(.A (gt_16_31_n_33), .Y (gt_16_31_n_34));
  OAI211X1 gt_16_31_g393(.A0 (gt_16_31_n_11), .A1 (in1[12]), .B0
       (gt_16_31_n_20), .C0 (gt_16_31_n_26), .Y (gt_16_31_n_33));
  OAI21X1 gt_16_31_g394(.A0 (gt_16_31_n_8), .A1 (in1[10]), .B0
       (gt_16_31_n_27), .Y (gt_16_31_n_32));
  OAI21X1 gt_16_31_g395(.A0 (gt_16_31_n_2), .A1 (in1[6]), .B0
       (gt_16_31_n_17), .Y (gt_16_31_n_31));
  NAND3X1 gt_16_31_g396(.A (gt_16_31_n_22), .B (in1[2]), .C
       (gt_16_31_n_5), .Y (gt_16_31_n_30));
  NAND3BXL gt_16_31_g397(.AN (in2[10]), .B (gt_16_31_n_27), .C
       (in1[10]), .Y (gt_16_31_n_29));
  AOI22X1 gt_16_31_g398(.A0 (in2[0]), .A1 (gt_16_31_n_15), .B0
       (in2[1]), .B1 (gt_16_31_n_4), .Y (gt_16_31_n_28));
  NAND2X1 gt_16_31_g399(.A (in2[11]), .B (gt_16_31_n_10), .Y
       (gt_16_31_n_27));
  NAND2BX1 gt_16_31_g400(.AN (in1[13]), .B (in2[13]), .Y
       (gt_16_31_n_26));
  NAND2BX1 gt_16_31_g401(.AN (in1[4]), .B (in2[4]), .Y (gt_16_31_n_25));
  INVX1 gt_16_31_g402(.A (gt_16_31_n_23), .Y (gt_16_31_n_24));
  NOR2X1 gt_16_31_g403(.A (gt_16_31_n_13), .B (in1[9]), .Y
       (gt_16_31_n_23));
  NAND2X1 gt_16_31_g404(.A (in2[3]), .B (gt_16_31_n_12), .Y
       (gt_16_31_n_22));
  INVX1 gt_16_31_g405(.A (gt_16_31_n_20), .Y (gt_16_31_n_21));
  NAND2X1 gt_16_31_g406(.A (in2[14]), .B (gt_16_31_n_14), .Y
       (gt_16_31_n_20));
  NOR2X1 gt_16_31_g407(.A (gt_16_31_n_6), .B (in1[8]), .Y
       (gt_16_31_n_19));
  NAND2BX1 gt_16_31_g408(.AN (in1[5]), .B (in2[5]), .Y (gt_16_31_n_18));
  NAND2BX1 gt_16_31_g409(.AN (in1[7]), .B (in2[7]), .Y (gt_16_31_n_17));
  NOR2X1 gt_16_31_g410(.A (gt_16_31_n_4), .B (in2[1]), .Y
       (gt_16_31_n_16));
  INVX1 gt_16_31_g411(.A (in1[0]), .Y (gt_16_31_n_15));
  INVX1 gt_16_31_g412(.A (in1[14]), .Y (gt_16_31_n_14));
  INVX1 gt_16_31_g413(.A (in2[9]), .Y (gt_16_31_n_13));
  INVX1 gt_16_31_g414(.A (in1[3]), .Y (gt_16_31_n_12));
  INVX1 gt_16_31_g415(.A (in2[12]), .Y (gt_16_31_n_11));
  INVX1 gt_16_31_g416(.A (in1[11]), .Y (gt_16_31_n_10));
  INVX1 gt_16_31_g417(.A (in1[15]), .Y (gt_16_31_n_9));
  INVX1 gt_16_31_g418(.A (in2[10]), .Y (gt_16_31_n_8));
  INVX1 gt_16_31_g419(.A (in2[7]), .Y (gt_16_31_n_7));
  INVX1 gt_16_31_g420(.A (in2[8]), .Y (gt_16_31_n_6));
  INVX1 gt_16_31_g421(.A (in2[2]), .Y (gt_16_31_n_5));
  INVX1 gt_16_31_g422(.A (in1[1]), .Y (gt_16_31_n_4));
  INVX1 gt_16_31_g423(.A (in2[13]), .Y (gt_16_31_n_3));
  INVX1 gt_16_31_g424(.A (in2[6]), .Y (gt_16_31_n_2));
  INVX1 gt_16_31_g425(.A (in2[4]), .Y (gt_16_31_n_1));
  INVX1 gt_16_31_g426(.A (in2[5]), .Y (gt_16_31_n_0));
endmodule


