ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Oct 06, 2025 at 12:39:28 BST
ncverilog
	-sv
	OUTPUTS/lfsr4_soc.v
	SRC/lfsr4_tb.sv
	+sdf_verbose
	+access+rwc
file: OUTPUTS/lfsr4_soc.v
	module worklib.lfsr4:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Modules w/wo timescales:
		timescale of worklib.lfsr4_tb:sv = 1ns/1ps
		timescale of worklib.lfsr4:v = NOTSET
		timescale of worklib.INVD0BWP7T:v = 1ns/1ps
		timescale of worklib.DFSNQD1BWP7T:v = 1ns/1ps
		timescale of worklib.DFCNQD1BWP7T:v = 1ns/1ps
		timescale of worklib.CKXOR2D0BWP7T:v = 1ns/1ps
		timescale of worklib.CKBD0BWP7T:v = 1ns/1ps
		timescale of worklib.BUFFD1BWP7T:v = 1ns/1ps
ncelab: *F,CUMSTS: Timescale directive missing on one or more modules.
ncverilog: *E,ELBERR: Error during elaboration (status 2), exiting.
TOOL:	ncverilog	15.20-s058: Exiting on Oct 06, 2025 at 12:39:28 BST  (total: 00:00:00)
