Analysis & Synthesis report for DUT
Tue May 10 18:47:11 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "IITB_RISC:add_instance|datapath:datapath1"
 10. Port Connectivity Checks: "IITB_RISC:add_instance"
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue May 10 18:47:11 2022       ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 2                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl           ;         ;
; i_mem.vhdl                       ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl         ;         ;
; d_mem.vhd                        ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd          ;         ;
; T2.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd             ;         ;
; T1.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd             ;         ;
; T0.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd             ;         ;
; SE10.vhd                         ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd           ;         ;
; SE7.vhd                          ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd            ;         ;
; PC.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd             ;         ;
; IR.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd             ;         ;
; D3.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd             ;         ;
; A2.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd             ;         ;
; A1.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd             ;         ;
; A3.vhd                           ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd             ;         ;
; register_16.vhd                  ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd    ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd  ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd            ;         ;
; shifter.vhd                      ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd        ;         ;
; sign_extend.vhd                  ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd    ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd         ;         ;
; count.vhd                        ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd          ;         ;
; fsm_controller.vhd               ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd       ;         ;
; IITB_RISC.vhd                    ; yes             ; User VHDL File  ; D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd      ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 2     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)       ; 0            ; 0          ; 2    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |DUT                ; DUT         ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IITB_RISC:add_instance|datapath:datapath1"                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction[11..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "IITB_RISC:add_instance" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; rst  ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue May 10 18:47:00 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Project1 -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl Line: 9
    Info (12023): Found entity 1: DUT File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file i_mem.vhdl
    Info (12022): Found design unit 1: i_mem-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 17
    Info (12023): Found entity 1: i_mem File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d_mem.vhd
    Info (12022): Found design unit 1: d_mem-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 19
    Info (12023): Found entity 1: d_mem File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file t2.vhd
    Info (12022): Found design unit 1: Temp2-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd Line: 17
    Info (12023): Found entity 1: Temp2 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: Temp1-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd Line: 17
    Info (12023): Found entity 1: Temp1 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file t0.vhd
    Info (12022): Found design unit 1: Temp0-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd Line: 15
    Info (12023): Found entity 1: Temp0 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-se File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 12
    Info (12023): Found entity 1: SE10 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-se File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 12
    Info (12023): Found entity 1: SE7 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 15
    Info (12023): Found entity 1: PC File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd Line: 14
    Info (12023): Found entity 1: IR File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file d3.vhd
    Info (12022): Found design unit 1: D3-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd Line: 17
    Info (12023): Found entity 1: D3 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file a2.vhd
    Info (12022): Found design unit 1: A2-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd Line: 20
    Info (12023): Found entity 1: A2 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file a1.vhd
    Info (12022): Found design unit 1: A1-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd Line: 14
    Info (12023): Found entity 1: A1 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file a3.vhd
    Info (12022): Found design unit 1: A3-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd Line: 16
    Info (12023): Found entity 1: A3 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_16.vhd
    Info (12022): Found design unit 1: register_16-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd Line: 13
    Info (12023): Found entity 1: register_16 File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd Line: 18
    Info (12023): Found entity 1: register_file File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-func File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 19
    Info (12023): Found entity 1: alu File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-shift File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-se File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd Line: 14
    Info (12023): Found entity 1: sign_extend File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd Line: 17
    Info (12023): Found entity 1: memory File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file count.vhd
    Info (12022): Found design unit 1: count-beh File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd Line: 10
    Info (12023): Found entity 1: count File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_controller.vhd
    Info (12022): Found design unit 1: fsm_controller-state_machine File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 16
    Info (12023): Found entity 1: fsm_controller File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-struct File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 17
    Info (12023): Found entity 1: datapath File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: IITB_RISC-f File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd Line: 12
    Info (12023): Found entity 1: IITB_RISC File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd Line: 6
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "IITB_RISC" for hierarchy "IITB_RISC:add_instance" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl Line: 20
Warning (10541): VHDL Signal Declaration warning at IITB_RISC.vhd(8): used implicit default value for signal "dummy_output" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd Line: 8
Info (12128): Elaborating entity "datapath" for hierarchy "IITB_RISC:add_instance|datapath:datapath1" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd Line: 29
Info (12128): Elaborating entity "register_file" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|register_file:RF" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 53
Info (12129): Elaborating entity "register_16" using architecture "A:beh" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:0:reg" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd Line: 28
Warning (10492): VHDL Process Statement warning at register_16.vhd(17): signal "write_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd Line: 17
Info (12128): Elaborating entity "A3" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|A3:A3" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 54
Info (12128): Elaborating entity "A2" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|A2:A2" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 55
Info (12128): Elaborating entity "A1" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|A1:A1" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 56
Info (12128): Elaborating entity "D3" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|D3:D3" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 57
Info (12128): Elaborating entity "shifter" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|shifter:shifter" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 58
Warning (10492): VHDL Process Statement warning at shifter.vhd(43): signal "opcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 43
Warning (10631): VHDL Process Statement warning at shifter.vhd(39): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[0]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[1]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[2]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[3]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[4]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[5]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[6]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[7]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[8]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[9]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[10]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[11]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[12]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[13]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[14]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (10041): Inferred latch for "B[15]" at shifter.vhd(39) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd Line: 39
Info (12128): Elaborating entity "Temp0" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|Temp0:T0" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 59
Warning (10492): VHDL Process Statement warning at T0.vhd(41): signal "Mem_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd Line: 41
Info (12128): Elaborating entity "Temp1" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|Temp1:T1" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 60
Info (12128): Elaborating entity "Temp2" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|Temp2:T2" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 61
Info (12128): Elaborating entity "d_mem" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|d_mem:DMem" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 62
Warning (10492): VHDL Process Statement warning at d_mem.vhd(26): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 26
Warning (10492): VHDL Process Statement warning at d_mem.vhd(28): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 28
Warning (10492): VHDL Process Statement warning at d_mem.vhd(28): signal "Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 28
Warning (10631): VHDL Process Statement warning at d_mem.vhd(24): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[0]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[1]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[2]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[3]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[4]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[5]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[6]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[7]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[8]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[9]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[10]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[11]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[12]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[13]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[14]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[15]" at d_mem.vhd(24) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd Line: 24
Info (12128): Elaborating entity "i_mem" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|i_mem:IMem" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 63
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(28): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(29): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 29
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(29): signal "Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 29
Warning (10631): VHDL Process Statement warning at i_mem.vhdl(26): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[0]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[1]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[2]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[3]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[4]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[5]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[6]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[7]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[8]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[9]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[10]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[11]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[12]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[13]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[14]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (10041): Inferred latch for "Dout[15]" at i_mem.vhdl(26) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl Line: 26
Info (12128): Elaborating entity "alu" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|alu:ALU" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 64
Warning (10492): VHDL Process Statement warning at alu.vhd(116): signal "t0_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 116
Warning (10492): VHDL Process Statement warning at alu.vhd(120): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 120
Warning (10492): VHDL Process Statement warning at alu.vhd(124): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 124
Warning (10492): VHDL Process Statement warning at alu.vhd(125): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 125
Warning (10492): VHDL Process Statement warning at alu.vhd(129): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 129
Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 130
Warning (10492): VHDL Process Statement warning at alu.vhd(134): signal "t0_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 134
Warning (10492): VHDL Process Statement warning at alu.vhd(135): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 135
Warning (10492): VHDL Process Statement warning at alu.vhd(139): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 139
Warning (10492): VHDL Process Statement warning at alu.vhd(142): signal "t0_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 142
Warning (10631): VHDL Process Statement warning at alu.vhd(111): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[0]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[1]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[2]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[3]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[4]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[5]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[6]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[7]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[8]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[9]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[10]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[11]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[12]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[13]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[14]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (10041): Inferred latch for "alu_b[15]" at alu.vhd(111) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd Line: 111
Info (12128): Elaborating entity "PC" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|PC:PC" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 65
Warning (10631): VHDL Process Statement warning at PC.vhd(21): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[0]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[1]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[2]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[3]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[4]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[5]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[6]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[7]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[8]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[9]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[10]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[11]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[12]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[13]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[14]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (10041): Inferred latch for "output[15]" at PC.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd Line: 21
Info (12128): Elaborating entity "IR" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|IR:IR" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 66
Info (12128): Elaborating entity "count" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|count:count" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 67
Info (12128): Elaborating entity "SE10" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|SE10:SE10" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 68
Warning (10542): VHDL Variable Declaration warning at SE10.vhd(21): used initial value expression for variable "ones" because variable was never assigned a value File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 21
Warning (10631): VHDL Process Statement warning at SE10.vhd(19): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[0]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[1]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[2]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[3]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[4]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[5]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[6]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[7]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[8]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[9]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[10]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[11]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[12]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[13]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[14]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[15]" at SE10.vhd(19) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd Line: 19
Info (12128): Elaborating entity "SE7" for hierarchy "IITB_RISC:add_instance|datapath:datapath1|SE7:SE7" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd Line: 69
Warning (10542): VHDL Variable Declaration warning at SE7.vhd(23): used initial value expression for variable "ones" because variable was never assigned a value File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 23
Warning (10631): VHDL Process Statement warning at SE7.vhd(21): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[0]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[1]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[2]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[3]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[4]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[5]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[6]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[7]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[8]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[9]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[10]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[11]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[12]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[13]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[14]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (10041): Inferred latch for "B[15]" at SE7.vhd(21) File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd Line: 21
Info (12128): Elaborating entity "fsm_controller" for hierarchy "IITB_RISC:add_instance|fsm_controller:controller" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd Line: 30
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "CZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(160): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 160
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(167): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd Line: 167
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[0]" is stuck at GND File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl Line: 6
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[0]" File: D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl Line: 5
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Tue May 10 18:47:11 2022
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:27


