// Seed: 2827510713
module module_0 #(
    parameter id_5 = 32'd87
) (
    output supply0 id_0,
    output wor id_1
    , _id_5,
    output tri0 id_2,
    input tri0 id_3
    , id_6
);
  logic [id_5 : -1] id_7;
  ;
  assign module_1.id_0 = 0;
  initial begin : LABEL_0
    $clog2(9);
    ;
    id_6 <= id_7[(1)+:-1];
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    input tri id_0,
    input tri0 _id_1,
    output supply0 id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6
);
  wire [(  -1  )  &  id_1 : !  1] id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_0
  );
endmodule
