+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      512x512x512
MPI ranks:  256
Grids: (4, 8, 8)  (1, 16, 16)  (16, 1, 16)  (16, 16, 1)  (4, 8, 8)  
Time per run: 0.0898185 (s)
Performance:  201.733 GFlops/s
Memory usage: 16MB/rank
Tolerance:    0.0005
Max error:    1.49012e-06

Application 28483634 resources: utime ~425s, stime ~157s, Rss ~74196, inblocks ~421286, outblocks ~80
