<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dovahfullsubstruct.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fullsub.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fullsub.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fullsub.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fullsub.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullsub.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fullsub.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fullsub.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fullsub.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullsub_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fullsub_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fullsub_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fullsub_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullsub_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fullsub_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullsub_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fullsub_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfsub.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="halfsub.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="halfsub.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="orgate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="orgate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="orgate.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xorgate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="xorgate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="xorgate.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1675713933" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1675713933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675713933" xil_pn:in_ck="9188489754308378756" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1675713933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andgate.vhd"/>
      <outfile xil_pn:name="fullsub.vhd"/>
      <outfile xil_pn:name="halfsub.vhd"/>
      <outfile xil_pn:name="notgate.vhd"/>
      <outfile xil_pn:name="orgate.vhd"/>
      <outfile xil_pn:name="xorgate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1675713935" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2421214998095691360" xil_pn:start_ts="1675713935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675713935" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7034788225724152734" xil_pn:start_ts="1675713935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675713935" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7767824262983433915" xil_pn:start_ts="1675713935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675713935" xil_pn:in_ck="9188489754308378756" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1675713935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="andgate.vhd"/>
      <outfile xil_pn:name="fullsub.vhd"/>
      <outfile xil_pn:name="halfsub.vhd"/>
      <outfile xil_pn:name="notgate.vhd"/>
      <outfile xil_pn:name="orgate.vhd"/>
      <outfile xil_pn:name="xorgate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1675713938" xil_pn:in_ck="9188489754308378756" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4926301013326126059" xil_pn:start_ts="1675713935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fullsub_beh.prj"/>
      <outfile xil_pn:name="fullsub_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1675713939" xil_pn:in_ck="-4428235513499072084" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6995972887073292990" xil_pn:start_ts="1675713938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fullsub_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4630459745857924894" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7767824262983433915" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2421214998095691360" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675615886" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3553360041645259781" xil_pn:start_ts="1675615886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675621000" xil_pn:in_ck="9188489754308378756" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3592418392269899736" xil_pn:start_ts="1675620993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fullsub.lso"/>
      <outfile xil_pn:name="fullsub.ngc"/>
      <outfile xil_pn:name="fullsub.ngr"/>
      <outfile xil_pn:name="fullsub.prj"/>
      <outfile xil_pn:name="fullsub.stx"/>
      <outfile xil_pn:name="fullsub.syr"/>
      <outfile xil_pn:name="fullsub.xst"/>
      <outfile xil_pn:name="fullsub_vhdl.prj"/>
      <outfile xil_pn:name="fullsub_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
