// Seed: 4290943793
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3
);
  tri1 id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    output wand id_7
    , id_14, id_15,
    output tri id_8,
    output tri0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12
);
  module_0(
      id_0, id_11, id_4, id_4
  );
  assign id_7 = id_4;
  always_latch id_1 = #1 1;
endmodule
