

================================================================
== Vivado HLS Report for 'AttentionMatmulQuant'
================================================================
* Date:           Tue Feb  7 00:11:07 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|  131|   11|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    8|  128|         2|          1|          1| 8 ~ 128 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     229|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     264|    -|
|Register         |        -|      -|      685|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      685|     493|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_405_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_334_p2                   |     +    |      0|  0|  39|           5|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V20_status                |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V1_status                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_369_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_400_p2                |   icmp   |      0|  0|  20|          32|          32|
    |icmp_fu_322_p2                    |   icmp   |      0|  0|  20|          28|           1|
    |tmp_3_fu_328_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_7_fu_411_p2                   |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp_fu_357_p3                 |  select  |      0|  0|  32|           1|           5|
    |val_assign_fu_374_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp1_fu_364_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 229|         145|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_reg_248                |   9|          2|   32|         64|
    |in_V_data_V1_blk_n       |   9|          2|    1|          2|
    |in_V_dest_V3_blk_n       |   9|          2|    1|          2|
    |in_V_id_V2_blk_n         |   9|          2|    1|          2|
    |in_V_last_V5_blk_n       |   9|          2|    1|          2|
    |in_V_user_V4_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_din         |  21|          4|  512|       2048|
    |out_V_dest_V_blk_n       |   9|          2|    1|          2|
    |out_V_dest_V_din         |  21|          4|    8|         32|
    |out_V_id_V_blk_n         |   9|          2|    1|          2|
    |out_V_id_V_din           |  21|          4|    8|         32|
    |out_V_last_V_blk_n       |   9|          2|    1|          2|
    |out_V_last_V_din         |  21|          4|    1|          4|
    |out_V_user_V_blk_n       |   9|          2|    1|          2|
    |out_V_user_V_din         |  21|          4|   16|         64|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 264|         54|  591|       2276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |Nc_2_reg_481             |   32|   0|   32|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_reg_248                |   32|   0|   32|          0|
    |icmp_reg_489             |    1|   0|    1|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_3_reg_495            |    1|   0|    1|          0|
    |tmp_7_reg_514            |    1|   0|    1|          0|
    |tmp_data_V_25_reg_456    |  512|   0|  512|          0|
    |tmp_dest_V_3_reg_466     |    8|   0|    8|          0|
    |tmp_dest_V_fu_206        |    8|   0|    8|          0|
    |tmp_id_V_3_reg_461       |    8|   0|    8|          0|
    |tmp_id_V_fu_210          |    8|   0|    8|          0|
    |tmp_last_V_3_reg_476     |    1|   0|    1|          0|
    |tmp_last_V_fu_198        |    1|   0|    1|          0|
    |tmp_user_V_3_reg_471     |   16|   0|   16|          0|
    |tmp_user_V_fu_202        |   16|   0|   16|          0|
    |val_assign_reg_500       |   32|   0|   32|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  685|   0|  685|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_start              |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_done               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_idle               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_ready              | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_out             | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_write           | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|in_V_data_V1_dout     |  in |  512|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_empty_n  |  in |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_read     | out |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_id_V2_dout       |  in |    8|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_empty_n    |  in |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_read       | out |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_dest_V3_dout     |  in |    8|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_empty_n  |  in |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_read     | out |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_user_V4_dout     |  in |   16|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_empty_n  |  in |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_read     | out |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_last_V5_dout     |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_empty_n  |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_read     | out |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|out_V_data_V_din      | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n   |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write    | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din        | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n     |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write      | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din      | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n   |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write    | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din      | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n   |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write    | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din      | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n   |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write    | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

