
ADC_with_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000145d0  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f7c  08014820  08014820  00015820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801679c  0801679c  00018258  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801679c  0801679c  0001779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080167a4  080167a4  00018258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080167a4  080167a4  000177a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080167a8  080167a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  080167ac  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f48  20000258  08016a04  00018258  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011a0  08016a04  000191a0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00018258  2**0
                  CONTENTS, READONLY
 12 .debug_info   000259b1  00000000  00000000  0001828e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048b1  00000000  00000000  0003dc3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd0  00000000  00000000  000424f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001653  00000000  00000000  000441c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039837  00000000  00000000  00045813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026731  00000000  00000000  0007f04a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015ed6f  00000000  00000000  000a577b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002044ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c7c  00000000  00000000  00204530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0020d1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	20000258 	.word	0x20000258
 800026c:	00000000 	.word	0x00000000
 8000270:	08014808 	.word	0x08014808

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	2000025c 	.word	0x2000025c
 800028c:	08014808 	.word	0x08014808

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b9b0 	b.w	8000f40 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000bfe:	4688      	mov	r8, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	468e      	mov	lr, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d95f      	bls.n	8000cce <__udivmoddi4+0xd6>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c1c:	40b7      	lsls	r7, r6
 8000c1e:	40b4      	lsls	r4, r6
 8000c20:	fa20 f303 	lsr.w	r3, r0, r3
 8000c24:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c28:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	0c23      	lsrs	r3, r4, #16
 8000c32:	fbbe f1f8 	udiv	r1, lr, r8
 8000c36:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c3e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x5e>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x5c>
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	f200 8154 	bhi.w	8000efc <__udivmoddi4+0x304>
 8000c54:	4601      	mov	r1, r0
 8000c56:	1a9b      	subs	r3, r3, r2
 8000c58:	b2a2      	uxth	r2, r4
 8000c5a:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5e:	fb08 3310 	mls	r3, r8, r0, r3
 8000c62:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c6a:	4594      	cmp	ip, r2
 8000c6c:	d90b      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c6e:	18ba      	adds	r2, r7, r2
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	bf2c      	ite	cs
 8000c76:	2401      	movcs	r4, #1
 8000c78:	2400      	movcc	r4, #0
 8000c7a:	4594      	cmp	ip, r2
 8000c7c:	d902      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c7e:	2c00      	cmp	r4, #0
 8000c80:	f000 813f 	beq.w	8000f02 <__udivmoddi4+0x30a>
 8000c84:	4618      	mov	r0, r3
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba2 020c 	sub.w	r2, r2, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f2      	lsrs	r2, r6
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c5 2300 	strd	r2, r3, [r5]
 8000c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d14e      	bne.n	8000d54 <__udivmoddi4+0x15c>
 8000cb6:	4543      	cmp	r3, r8
 8000cb8:	f0c0 8112 	bcc.w	8000ee0 <__udivmoddi4+0x2e8>
 8000cbc:	4282      	cmp	r2, r0
 8000cbe:	f240 810f 	bls.w	8000ee0 <__udivmoddi4+0x2e8>
 8000cc2:	4608      	mov	r0, r1
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d0e8      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cc8:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ccc:	e7e5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	2a00      	cmp	r2, #0
 8000cd0:	f000 80ac 	beq.w	8000e2c <__udivmoddi4+0x234>
 8000cd4:	fab2 f682 	clz	r6, r2
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	f040 80bb 	bne.w	8000e54 <__udivmoddi4+0x25c>
 8000cde:	1a8b      	subs	r3, r1, r2
 8000ce0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ce4:	b2bc      	uxth	r4, r7
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	0c02      	lsrs	r2, r0, #16
 8000cea:	b280      	uxth	r0, r0
 8000cec:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cf0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000cf8:	fb04 f20c 	mul.w	r2, r4, ip
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d90e      	bls.n	8000d1e <__udivmoddi4+0x126>
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d06:	bf2c      	ite	cs
 8000d08:	f04f 0901 	movcs.w	r9, #1
 8000d0c:	f04f 0900 	movcc.w	r9, #0
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d903      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d14:	f1b9 0f00 	cmp.w	r9, #0
 8000d18:	f000 80ec 	beq.w	8000ef4 <__udivmoddi4+0x2fc>
 8000d1c:	46c4      	mov	ip, r8
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d28:	fb04 f408 	mul.w	r4, r4, r8
 8000d2c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d30:	4294      	cmp	r4, r2
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x154>
 8000d34:	18ba      	adds	r2, r7, r2
 8000d36:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d3a:	bf2c      	ite	cs
 8000d3c:	2001      	movcs	r0, #1
 8000d3e:	2000      	movcc	r0, #0
 8000d40:	4294      	cmp	r4, r2
 8000d42:	d902      	bls.n	8000d4a <__udivmoddi4+0x152>
 8000d44:	2800      	cmp	r0, #0
 8000d46:	f000 80d1 	beq.w	8000eec <__udivmoddi4+0x2f4>
 8000d4a:	4698      	mov	r8, r3
 8000d4c:	1b12      	subs	r2, r2, r4
 8000d4e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d52:	e79d      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa08 f401 	lsl.w	r4, r8, r1
 8000d5e:	fa00 f901 	lsl.w	r9, r0, r1
 8000d62:	fa22 f706 	lsr.w	r7, r2, r6
 8000d66:	fa28 f806 	lsr.w	r8, r8, r6
 8000d6a:	408a      	lsls	r2, r1
 8000d6c:	431f      	orrs	r7, r3
 8000d6e:	fa20 f306 	lsr.w	r3, r0, r6
 8000d72:	0c38      	lsrs	r0, r7, #16
 8000d74:	4323      	orrs	r3, r4
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	fbb8 fef0 	udiv	lr, r8, r0
 8000d80:	fb00 881e 	mls	r8, r0, lr, r8
 8000d84:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d88:	fb0e f80c 	mul.w	r8, lr, ip
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	d90e      	bls.n	8000dae <__udivmoddi4+0x1b6>
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d96:	bf2c      	ite	cs
 8000d98:	f04f 0b01 	movcs.w	fp, #1
 8000d9c:	f04f 0b00 	movcc.w	fp, #0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d903      	bls.n	8000dac <__udivmoddi4+0x1b4>
 8000da4:	f1bb 0f00 	cmp.w	fp, #0
 8000da8:	f000 80b8 	beq.w	8000f1c <__udivmoddi4+0x324>
 8000dac:	46d6      	mov	lr, sl
 8000dae:	eba4 0408 	sub.w	r4, r4, r8
 8000db2:	fa1f f883 	uxth.w	r8, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc2:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d90e      	bls.n	8000de8 <__udivmoddi4+0x1f0>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	bf2c      	ite	cs
 8000dd2:	f04f 0801 	movcs.w	r8, #1
 8000dd6:	f04f 0800 	movcc.w	r8, #0
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	d903      	bls.n	8000de6 <__udivmoddi4+0x1ee>
 8000dde:	f1b8 0f00 	cmp.w	r8, #0
 8000de2:	f000 809f 	beq.w	8000f24 <__udivmoddi4+0x32c>
 8000de6:	4603      	mov	r3, r0
 8000de8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dec:	eba4 040c 	sub.w	r4, r4, ip
 8000df0:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df4:	4564      	cmp	r4, ip
 8000df6:	4673      	mov	r3, lr
 8000df8:	46e0      	mov	r8, ip
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0x20a>
 8000dfc:	d107      	bne.n	8000e0e <__udivmoddi4+0x216>
 8000dfe:	45f1      	cmp	r9, lr
 8000e00:	d205      	bcs.n	8000e0e <__udivmoddi4+0x216>
 8000e02:	ebbe 0302 	subs.w	r3, lr, r2
 8000e06:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	46e0      	mov	r8, ip
 8000e0e:	b15d      	cbz	r5, 8000e28 <__udivmoddi4+0x230>
 8000e10:	ebb9 0203 	subs.w	r2, r9, r3
 8000e14:	eb64 0408 	sbc.w	r4, r4, r8
 8000e18:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1c:	fa22 f301 	lsr.w	r3, r2, r1
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	431e      	orrs	r6, r3
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e736      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e2c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e30:	0c01      	lsrs	r1, r0, #16
 8000e32:	4614      	mov	r4, r2
 8000e34:	b280      	uxth	r0, r0
 8000e36:	4696      	mov	lr, r2
 8000e38:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e3c:	2620      	movs	r6, #32
 8000e3e:	4690      	mov	r8, r2
 8000e40:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e44:	4610      	mov	r0, r2
 8000e46:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e4a:	eba3 0308 	sub.w	r3, r3, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e74b      	b.n	8000cec <__udivmoddi4+0xf4>
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	f1c6 0320 	rsb	r3, r6, #32
 8000e5a:	fa01 f206 	lsl.w	r2, r1, r6
 8000e5e:	fa21 f803 	lsr.w	r8, r1, r3
 8000e62:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e66:	fa20 f303 	lsr.w	r3, r0, r3
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	40b0      	lsls	r0, r6
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	0c02      	lsrs	r2, r0, #16
 8000e72:	0c19      	lsrs	r1, r3, #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e7a:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e7e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e82:	fb09 f804 	mul.w	r8, r9, r4
 8000e86:	4588      	cmp	r8, r1
 8000e88:	d951      	bls.n	8000f2e <__udivmoddi4+0x336>
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000e90:	bf2c      	ite	cs
 8000e92:	f04f 0a01 	movcs.w	sl, #1
 8000e96:	f04f 0a00 	movcc.w	sl, #0
 8000e9a:	4588      	cmp	r8, r1
 8000e9c:	d902      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000e9e:	f1ba 0f00 	cmp.w	sl, #0
 8000ea2:	d031      	beq.n	8000f08 <__udivmoddi4+0x310>
 8000ea4:	eba1 0108 	sub.w	r1, r1, r8
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	4543      	cmp	r3, r8
 8000ebc:	d235      	bcs.n	8000f2a <__udivmoddi4+0x332>
 8000ebe:	18fb      	adds	r3, r7, r3
 8000ec0:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ec4:	bf2c      	ite	cs
 8000ec6:	f04f 0a01 	movcs.w	sl, #1
 8000eca:	f04f 0a00 	movcc.w	sl, #0
 8000ece:	4543      	cmp	r3, r8
 8000ed0:	d2bb      	bcs.n	8000e4a <__udivmoddi4+0x252>
 8000ed2:	f1ba 0f00 	cmp.w	sl, #0
 8000ed6:	d1b8      	bne.n	8000e4a <__udivmoddi4+0x252>
 8000ed8:	f1a9 0102 	sub.w	r1, r9, #2
 8000edc:	443b      	add	r3, r7
 8000ede:	e7b4      	b.n	8000e4a <__udivmoddi4+0x252>
 8000ee0:	1a84      	subs	r4, r0, r2
 8000ee2:	eb68 0203 	sbc.w	r2, r8, r3
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	4696      	mov	lr, r2
 8000eea:	e6eb      	b.n	8000cc4 <__udivmoddi4+0xcc>
 8000eec:	443a      	add	r2, r7
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	e72b      	b.n	8000d4c <__udivmoddi4+0x154>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e710      	b.n	8000d1e <__udivmoddi4+0x126>
 8000efc:	3902      	subs	r1, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	e6a9      	b.n	8000c56 <__udivmoddi4+0x5e>
 8000f02:	443a      	add	r2, r7
 8000f04:	3802      	subs	r0, #2
 8000f06:	e6be      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000f08:	eba7 0808 	sub.w	r8, r7, r8
 8000f0c:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f10:	4441      	add	r1, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c9      	b.n	8000eb0 <__udivmoddi4+0x2b8>
 8000f1c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	e744      	b.n	8000dae <__udivmoddi4+0x1b6>
 8000f24:	3b02      	subs	r3, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e75e      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000f2a:	4649      	mov	r1, r9
 8000f2c:	e78d      	b.n	8000e4a <__udivmoddi4+0x252>
 8000f2e:	eba1 0108 	sub.w	r1, r1, r8
 8000f32:	46cc      	mov	ip, r9
 8000f34:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f38:	fb09 f804 	mul.w	r8, r9, r4
 8000f3c:	e7b8      	b.n	8000eb0 <__udivmoddi4+0x2b8>
 8000f3e:	bf00      	nop

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	f04f 33ff 	mov.w	r3, #4294967295
 8000f58:	68b9      	ldr	r1, [r7, #8]
 8000f5a:	4804      	ldr	r0, [pc, #16]	@ (8000f6c <_write+0x28>)
 8000f5c:	f00e fc89 	bl	800f872 <HAL_UART_Transmit>
    return len;
 8000f60:	687b      	ldr	r3, [r7, #4]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000368 	.word	0x20000368

08000f70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b08e      	sub	sp, #56	@ 0x38
 8000f74:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f76:	f005 f987 	bl	8006288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7a:	f000 f8bd 	bl	80010f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f7e:	f000 fa4b 	bl	8001418 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000f82:	f000 f98f 	bl	80012a4 <MX_GPDMA1_Init>
  MX_ADC1_Init();
 8000f86:	f000 f927 	bl	80011d8 <MX_ADC1_Init>
  MX_ICACHE_Init();
 8000f8a:	f000 f9e5 	bl	8001358 <MX_ICACHE_Init>
  MX_USART1_UART_Init();
 8000f8e:	f000 f9f7 	bl	8001380 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize LCD to black */
  if (BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE) != BSP_ERROR_NONE)
 8000f92:	2102      	movs	r1, #2
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 fbc9 	bl	800472c <BSP_LCD_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <main+0x34>
  {
    Error_Handler();
 8000fa0:	f000 fd16 	bl	80019d0 <Error_Handler>
  }

  /* Initialize Touch screen with interrupts */
  BspTSInit.Orientation = TS_ORIENTATION_LANDSCAPE;
 8000fa4:	4b47      	ldr	r3, [pc, #284]	@ (80010c4 <main+0x154>)
 8000fa6:	2203      	movs	r2, #3
 8000fa8:	609a      	str	r2, [r3, #8]
  BspTSInit.Accuracy = 5;
 8000faa:	4b46      	ldr	r3, [pc, #280]	@ (80010c4 <main+0x154>)
 8000fac:	2205      	movs	r2, #5
 8000fae:	60da      	str	r2, [r3, #12]
  BspTSInit.Width = LCD_DEFAULT_WIDTH;
 8000fb0:	4b44      	ldr	r3, [pc, #272]	@ (80010c4 <main+0x154>)
 8000fb2:	22f0      	movs	r2, #240	@ 0xf0
 8000fb4:	601a      	str	r2, [r3, #0]
  BspTSInit.Height = LCD_DEFAULT_HEIGHT;
 8000fb6:	4b43      	ldr	r3, [pc, #268]	@ (80010c4 <main+0x154>)
 8000fb8:	22f0      	movs	r2, #240	@ 0xf0
 8000fba:	605a      	str	r2, [r3, #4]
  if (BSP_TS_Init(0, &BspTSInit) != BSP_ERROR_NONE)
 8000fbc:	4941      	ldr	r1, [pc, #260]	@ (80010c4 <main+0x154>)
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f004 ff42 	bl	8005e48 <BSP_TS_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <main+0x5e>
  {
    Error_Handler();
 8000fca:	f000 fd01 	bl	80019d0 <Error_Handler>
  }
  BSP_TS_EnableIT(0);
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f005 f822 	bl	8006018 <BSP_TS_EnableIT>

  /* Initialize OCTAL NOR memory */
  BspOSPINORInit.InterfaceMode = BSP_OSPI_NOR_OPI_MODE;
 8000fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80010c8 <main+0x158>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
  BspOSPINORInit.TransferRate = BSP_OSPI_NOR_DTR_TRANSFER;
 8000fda:	4b3b      	ldr	r3, [pc, #236]	@ (80010c8 <main+0x158>)
 8000fdc:	2201      	movs	r2, #1
 8000fde:	705a      	strb	r2, [r3, #1]
  if (BSP_OSPI_NOR_Init(0, &BspOSPINORInit) != BSP_ERROR_NONE)
 8000fe0:	4939      	ldr	r1, [pc, #228]	@ (80010c8 <main+0x158>)
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f004 f910 	bl	8005208 <BSP_OSPI_NOR_Init>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <main+0x82>
  {
    Error_Handler();
 8000fee:	f000 fcef 	bl	80019d0 <Error_Handler>
  }
  UTIL_LCD_SetFuncDriver(&LCD_Driver);
 8000ff2:	4836      	ldr	r0, [pc, #216]	@ (80010cc <main+0x15c>)
 8000ff4:	f010 fa50 	bl	8011498 <UTIL_LCD_SetFuncDriver>
     UTIL_LCD_SetFont(&Font24);
 8000ff8:	4835      	ldr	r0, [pc, #212]	@ (80010d0 <main+0x160>)
 8000ffa:	f010 facb 	bl	8011594 <UTIL_LCD_SetFont>
     UTIL_LCD_Clear(UTIL_LCD_COLOR_ST_BLUE_DARK);
 8000ffe:	4835      	ldr	r0, [pc, #212]	@ (80010d4 <main+0x164>)
 8001000:	f010 faf8 	bl	80115f4 <UTIL_LCD_Clear>
     UTIL_LCD_SetBackColor(UTIL_LCD_COLOR_ST_BLUE_DARK);
 8001004:	4833      	ldr	r0, [pc, #204]	@ (80010d4 <main+0x164>)
 8001006:	f010 fab1 	bl	801156c <UTIL_LCD_SetBackColor>
     UTIL_LCD_SetTextColor(UTIL_LCD_COLOR_WHITE);
 800100a:	f04f 30ff 	mov.w	r0, #4294967295
 800100e:	f010 fa99 	bl	8011544 <UTIL_LCD_SetTextColor>
     UTIL_LCD_DisplayStringAt(0, 25, (uint8_t *)"Welcome to", CENTER_MODE);
 8001012:	2301      	movs	r3, #1
 8001014:	4a30      	ldr	r2, [pc, #192]	@ (80010d8 <main+0x168>)
 8001016:	2119      	movs	r1, #25
 8001018:	2000      	movs	r0, #0
 800101a:	f010 fb37 	bl	801168c <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, 50, (uint8_t *)"aiXtrusion!", CENTER_MODE);
 800101e:	2301      	movs	r3, #1
 8001020:	4a2e      	ldr	r2, [pc, #184]	@ (80010dc <main+0x16c>)
 8001022:	2132      	movs	r1, #50	@ 0x32
 8001024:	2000      	movs	r0, #0
 8001026:	f010 fb31 	bl	801168c <UTIL_LCD_DisplayStringAt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start(&hadc1);
 800102a:	482d      	ldr	r0, [pc, #180]	@ (80010e0 <main+0x170>)
 800102c:	f005 fdb4 	bl	8006b98 <HAL_ADC_Start>
	      HAL_ADC_PollForConversion(&hadc1, 10);
 8001030:	210a      	movs	r1, #10
 8001032:	482b      	ldr	r0, [pc, #172]	@ (80010e0 <main+0x170>)
 8001034:	f005 fe6a 	bl	8006d0c <HAL_ADC_PollForConversion>
	      uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 8001038:	4829      	ldr	r0, [pc, #164]	@ (80010e0 <main+0x170>)
 800103a:	f005 ff3f 	bl	8006ebc <HAL_ADC_GetValue>
 800103e:	62f8      	str	r0, [r7, #44]	@ 0x2c

	      float voltage = (float)adc_value * 3.3f / 4095.0f;
 8001040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001042:	ee07 3a90 	vmov	s15, r3
 8001046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800104a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80010e4 <main+0x174>
 800104e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001052:	eddf 6a25 	vldr	s13, [pc, #148]	@ 80010e8 <main+0x178>
 8001056:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800105a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	      float temperature = (voltage - 0.5f) * 100.0f;
 800105e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001062:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001066:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800106a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80010ec <main+0x17c>
 800106e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001072:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	      // Print to UART
	      printf("ADC Value: %lu, Voltage: %.3f V, Temperature: %.2f C\r\n",
 8001076:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001078:	f7ff fa76 	bl	8000568 <__aeabi_f2d>
 800107c:	4604      	mov	r4, r0
 800107e:	460d      	mov	r5, r1
 8001080:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001082:	f7ff fa71 	bl	8000568 <__aeabi_f2d>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	e9cd 2300 	strd	r2, r3, [sp]
 800108e:	4622      	mov	r2, r4
 8001090:	462b      	mov	r3, r5
 8001092:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001094:	4816      	ldr	r0, [pc, #88]	@ (80010f0 <main+0x180>)
 8001096:	f011 fa55 	bl	8012544 <iprintf>
	             adc_value, voltage, temperature);

	      // Print to LCD
	      char temp_str[32];
	      sprintf(temp_str, "Temp: %.2f C", temperature);
 800109a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800109c:	f7ff fa64 	bl	8000568 <__aeabi_f2d>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	1d38      	adds	r0, r7, #4
 80010a6:	4913      	ldr	r1, [pc, #76]	@ (80010f4 <main+0x184>)
 80010a8:	f011 fa5e 	bl	8012568 <siprintf>
	      UTIL_LCD_DisplayStringAt(0, 75, (uint8_t*)temp_str, CENTER_MODE);
 80010ac:	1d3a      	adds	r2, r7, #4
 80010ae:	2301      	movs	r3, #1
 80010b0:	214b      	movs	r1, #75	@ 0x4b
 80010b2:	2000      	movs	r0, #0
 80010b4:	f010 faea 	bl	801168c <UTIL_LCD_DisplayStringAt>
//	   	char adc_v[20];  // allocate enough space for the string
//	   	sprintf(adc_v, "ADC: %lu", adc_value);  // use %lu for unsigned long
//	   	UTIL_LCD_DisplayStringAt(0, 100, (uint8_t*)adc_v, CENTER_MODE);


	  HAL_Delay(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010bc:	f005 f9a2 	bl	8006404 <HAL_Delay>
  {
 80010c0:	bf00      	nop
 80010c2:	e7b2      	b.n	800102a <main+0xba>
 80010c4:	20000274 	.word	0x20000274
 80010c8:	20000284 	.word	0x20000284
 80010cc:	0801491c 	.word	0x0801491c
 80010d0:	20000088 	.word	0x20000088
 80010d4:	ff002052 	.word	0xff002052
 80010d8:	08014820 	.word	0x08014820
 80010dc:	0801482c 	.word	0x0801482c
 80010e0:	20000288 	.word	0x20000288
 80010e4:	40533333 	.word	0x40533333
 80010e8:	457ff000 	.word	0x457ff000
 80010ec:	42c80000 	.word	0x42c80000
 80010f0:	08014838 	.word	0x08014838
 80010f4:	08014870 	.word	0x08014870

080010f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b09c      	sub	sp, #112	@ 0x70
 80010fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fe:	f107 0320 	add.w	r3, r7, #32
 8001102:	2250      	movs	r2, #80	@ 0x50
 8001104:	2100      	movs	r1, #0
 8001106:	4618      	mov	r0, r3
 8001108:	f011 fa93 	bl	8012632 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800110c:	f107 0308 	add.w	r3, r7, #8
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
 800111c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800111e:	4b2c      	ldr	r3, [pc, #176]	@ (80011d0 <SystemClock_Config+0xd8>)
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	4a2b      	ldr	r2, [pc, #172]	@ (80011d0 <SystemClock_Config+0xd8>)
 8001124:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001128:	6113      	str	r3, [r2, #16]
 800112a:	4b29      	ldr	r3, [pc, #164]	@ (80011d0 <SystemClock_Config+0xd8>)
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001136:	bf00      	nop
 8001138:	4b25      	ldr	r3, [pc, #148]	@ (80011d0 <SystemClock_Config+0xd8>)
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	f003 0308 	and.w	r3, r3, #8
 8001140:	2b08      	cmp	r3, #8
 8001142:	d1f9      	bne.n	8001138 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001144:	2301      	movs	r3, #1
 8001146:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
 8001148:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 8001152:	2303      	movs	r3, #3
 8001154:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001156:	2305      	movs	r3, #5
 8001158:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800115a:	2364      	movs	r3, #100	@ 0x64
 800115c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800115e:	2302      	movs	r3, #2
 8001160:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001162:	2302      	movs	r3, #2
 8001164:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001166:	2302      	movs	r3, #2
 8001168:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800116a:	2308      	movs	r3, #8
 800116c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800116e:	2300      	movs	r3, #0
 8001170:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001176:	f107 0320 	add.w	r3, r7, #32
 800117a:	4618      	mov	r0, r3
 800117c:	f008 fac8 	bl	8009710 <HAL_RCC_OscConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001186:	f000 fc23 	bl	80019d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118a:	231f      	movs	r3, #31
 800118c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118e:	2303      	movs	r3, #3
 8001190:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119a:	2300      	movs	r3, #0
 800119c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011a2:	f107 0308 	add.w	r3, r7, #8
 80011a6:	2105      	movs	r1, #5
 80011a8:	4618      	mov	r0, r3
 80011aa:	f008 fee9 	bl	8009f80 <HAL_RCC_ClockConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011b4:	f000 fc0c 	bl	80019d0 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <SystemClock_Config+0xdc>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80011c0:	4a04      	ldr	r2, [pc, #16]	@ (80011d4 <SystemClock_Config+0xdc>)
 80011c2:	f043 0320 	orr.w	r3, r3, #32
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	3770      	adds	r7, #112	@ 0x70
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	44020800 	.word	0x44020800
 80011d4:	40022000 	.word	0x40022000

080011d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011de:	463b      	mov	r3, r7
 80011e0:	2220      	movs	r2, #32
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f011 fa24 	bl	8012632 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_ADC1_Init+0xc0>)
 80011ec:	4a2b      	ldr	r2, [pc, #172]	@ (800129c <MX_ADC1_Init+0xc4>)
 80011ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80011f0:	4b29      	ldr	r3, [pc, #164]	@ (8001298 <MX_ADC1_Init+0xc0>)
 80011f2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80011f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011f8:	4b27      	ldr	r3, [pc, #156]	@ (8001298 <MX_ADC1_Init+0xc0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011fe:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001204:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001206:	2200      	movs	r2, #0
 8001208:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800120a:	4b23      	ldr	r3, [pc, #140]	@ (8001298 <MX_ADC1_Init+0xc0>)
 800120c:	2204      	movs	r2, #4
 800120e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001210:	4b21      	ldr	r3, [pc, #132]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001212:	2200      	movs	r2, #0
 8001214:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001216:	4b20      	ldr	r3, [pc, #128]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001218:	2201      	movs	r2, #1
 800121a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800121c:	4b1e      	ldr	r3, [pc, #120]	@ (8001298 <MX_ADC1_Init+0xc0>)
 800121e:	2201      	movs	r2, #1
 8001220:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001222:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800122a:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <MX_ADC1_Init+0xc0>)
 800122c:	2200      	movs	r2, #0
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001230:	4b19      	ldr	r3, [pc, #100]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001232:	2200      	movs	r2, #0
 8001234:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001236:	4b18      	ldr	r3, [pc, #96]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001238:	2200      	movs	r2, #0
 800123a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 800123e:	4b16      	ldr	r3, [pc, #88]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001240:	2200      	movs	r2, #0
 8001242:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001246:	2200      	movs	r2, #0
 8001248:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800124a:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <MX_ADC1_Init+0xc0>)
 800124c:	2200      	movs	r2, #0
 800124e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001252:	4811      	ldr	r0, [pc, #68]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001254:	f005 fb4c 	bl	80068f0 <HAL_ADC_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800125e:	f000 fbb7 	bl	80019d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <MX_ADC1_Init+0xc8>)
 8001264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001266:	2306      	movs	r3, #6
 8001268:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800126e:	237f      	movs	r3, #127	@ 0x7f
 8001270:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001272:	2304      	movs	r3, #4
 8001274:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	@ (8001298 <MX_ADC1_Init+0xc0>)
 8001280:	f005 fe2a 	bl	8006ed8 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800128a:	f000 fba1 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3720      	adds	r7, #32
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000288 	.word	0x20000288
 800129c:	42028000 	.word	0x42028000
 80012a0:	c3210000 	.word	0xc3210000

080012a4 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 80012aa:	4b28      	ldr	r3, [pc, #160]	@ (800134c <MX_GPDMA1_Init+0xa8>)
 80012ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012b0:	4a26      	ldr	r2, [pc, #152]	@ (800134c <MX_GPDMA1_Init+0xa8>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80012ba:	4b24      	ldr	r3, [pc, #144]	@ (800134c <MX_GPDMA1_Init+0xa8>)
 80012bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 80012c8:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012ca:	4a22      	ldr	r2, [pc, #136]	@ (8001354 <MX_GPDMA1_Init+0xb0>)
 80012cc:	601a      	str	r2, [r3, #0]
  handle_GPDMA1_Channel0.Init.Request = DMA_REQUEST_SW;
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d4:	605a      	str	r2, [r3, #4]
  handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 80012d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  handle_GPDMA1_Channel0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80012dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e2:	60da      	str	r2, [r3, #12]
  handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 80012e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_FIXED;
 80012ea:	4b19      	ldr	r3, [pc, #100]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	615a      	str	r2, [r3, #20]
  handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 80012f6:	4b16      	ldr	r3, [pc, #88]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	61da      	str	r2, [r3, #28]
  handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 80012fe:	2200      	movs	r2, #0
 8001300:	621a      	str	r2, [r3, #32]
  handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 8001304:	2201      	movs	r2, #1
 8001306:	625a      	str	r2, [r3, #36]	@ 0x24
  handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 8001308:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 800130a:	2201      	movs	r2, #1
 800130c:	629a      	str	r2, [r3, #40]	@ 0x28
  handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800130e:	4b10      	ldr	r3, [pc, #64]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 8001310:	2200      	movs	r2, #0
 8001312:	62da      	str	r2, [r3, #44]	@ 0x2c
  handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8001314:	4b0e      	ldr	r3, [pc, #56]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 8001316:	2200      	movs	r2, #0
 8001318:	631a      	str	r2, [r3, #48]	@ 0x30
  handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 800131a:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 800131c:	2200      	movs	r2, #0
 800131e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8001320:	480b      	ldr	r0, [pc, #44]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 8001322:	f006 fbfb 	bl	8007b1c <HAL_DMA_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_GPDMA1_Init+0x8c>
  {
    Error_Handler();
 800132c:	f000 fb50 	bl	80019d0 <Error_Handler>
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001330:	2110      	movs	r1, #16
 8001332:	4807      	ldr	r0, [pc, #28]	@ (8001350 <MX_GPDMA1_Init+0xac>)
 8001334:	f006 fdb0 	bl	8007e98 <HAL_DMA_ConfigChannelAttributes>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_GPDMA1_Init+0x9e>
  {
    Error_Handler();
 800133e:	f000 fb47 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	44020c00 	.word	0x44020c00
 8001350:	200002f0 	.word	0x200002f0
 8001354:	40020050 	.word	0x40020050

08001358 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800135c:	2000      	movs	r0, #0
 800135e:	f008 f9a7 	bl	80096b0 <HAL_ICACHE_ConfigAssociativityMode>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001368:	f000 fb32 	bl	80019d0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 800136c:	f008 f9c0 	bl	80096f0 <HAL_ICACHE_Enable>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001376:	f000 fb2b 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001384:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 8001386:	4a23      	ldr	r2, [pc, #140]	@ (8001414 <MX_USART1_UART_Init+0x94>)
 8001388:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800138a:	4b21      	ldr	r3, [pc, #132]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b1f      	ldr	r3, [pc, #124]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b1d      	ldr	r3, [pc, #116]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800139e:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b6:	4b16      	ldr	r3, [pc, #88]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013bc:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013be:	2200      	movs	r2, #0
 80013c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013c2:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013c8:	4811      	ldr	r0, [pc, #68]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013ca:	f00e fa02 	bl	800f7d2 <HAL_UART_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013d4:	f000 fafc 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d8:	2100      	movs	r1, #0
 80013da:	480d      	ldr	r0, [pc, #52]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013dc:	f00e ff2e 	bl	801023c <HAL_UARTEx_SetTxFifoThreshold>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013e6:	f000 faf3 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013ea:	2100      	movs	r1, #0
 80013ec:	4808      	ldr	r0, [pc, #32]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013ee:	f00e ff63 	bl	80102b8 <HAL_UARTEx_SetRxFifoThreshold>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013f8:	f000 faea 	bl	80019d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013fc:	4804      	ldr	r0, [pc, #16]	@ (8001410 <MX_USART1_UART_Init+0x90>)
 80013fe:	f00e fee4 	bl	80101ca <HAL_UARTEx_DisableFifoMode>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001408:	f000 fae2 	bl	80019d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000368 	.word	0x20000368
 8001414:	40013800 	.word	0x40013800

08001418 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08e      	sub	sp, #56	@ 0x38
 800141c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800142e:	4bbd      	ldr	r3, [pc, #756]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001434:	4abb      	ldr	r2, [pc, #748]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001436:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800143a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800143e:	4bb9      	ldr	r3, [pc, #740]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001440:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001444:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001448:	623b      	str	r3, [r7, #32]
 800144a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800144c:	4bb5      	ldr	r3, [pc, #724]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800144e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001452:	4ab4      	ldr	r2, [pc, #720]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001454:	f043 0302 	orr.w	r3, r3, #2
 8001458:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800145c:	4bb1      	ldr	r3, [pc, #708]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800145e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	61fb      	str	r3, [r7, #28]
 8001468:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800146a:	4bae      	ldr	r3, [pc, #696]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800146c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001470:	4aac      	ldr	r2, [pc, #688]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001476:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800147a:	4baa      	ldr	r3, [pc, #680]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800147c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001484:	61bb      	str	r3, [r7, #24]
 8001486:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001488:	4ba6      	ldr	r3, [pc, #664]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800148a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800148e:	4aa5      	ldr	r2, [pc, #660]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001490:	f043 0310 	orr.w	r3, r3, #16
 8001494:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001498:	4ba2      	ldr	r3, [pc, #648]	@ (8001724 <MX_GPIO_Init+0x30c>)
 800149a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800149e:	f003 0310 	and.w	r3, r3, #16
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a6:	4b9f      	ldr	r3, [pc, #636]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ac:	4a9d      	ldr	r2, [pc, #628]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014ae:	f043 0308 	orr.w	r3, r3, #8
 80014b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014b6:	4b9b      	ldr	r3, [pc, #620]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	4b97      	ldr	r3, [pc, #604]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014ca:	4a96      	ldr	r2, [pc, #600]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014d4:	4b93      	ldr	r3, [pc, #588]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e2:	4b90      	ldr	r3, [pc, #576]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014e8:	4a8e      	ldr	r2, [pc, #568]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014ea:	f043 0304 	orr.w	r3, r3, #4
 80014ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014f2:	4b8c      	ldr	r3, [pc, #560]	@ (8001724 <MX_GPIO_Init+0x30c>)
 80014f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001500:	4b88      	ldr	r3, [pc, #544]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001502:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001506:	4a87      	ldr	r2, [pc, #540]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800150c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001510:	4b84      	ldr	r3, [pc, #528]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001512:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800151e:	4b81      	ldr	r3, [pc, #516]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001524:	4a7f      	ldr	r2, [pc, #508]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001526:	f043 0320 	orr.w	r3, r3, #32
 800152a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800152e:	4b7d      	ldr	r3, [pc, #500]	@ (8001724 <MX_GPIO_Init+0x30c>)
 8001530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001534:	f003 0320 	and.w	r3, r3, #32
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 800153c:	2200      	movs	r2, #0
 800153e:	f248 1139 	movw	r1, #33081	@ 0x8139
 8001542:	4879      	ldr	r0, [pc, #484]	@ (8001728 <MX_GPIO_Init+0x310>)
 8001544:	f007 fa0a 	bl	800895c <HAL_GPIO_WritePin>
                          |ARD_D4_Pin|UCPD_PWR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, MEMS_LED_Pin|DETECTN_Pin, GPIO_PIN_RESET);
 8001548:	2200      	movs	r2, #0
 800154a:	2103      	movs	r1, #3
 800154c:	4877      	ldr	r0, [pc, #476]	@ (800172c <MX_GPIO_Init+0x314>)
 800154e:	f007 fa05 	bl	800895c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, USER_LED1_Pin|USER_LED2_Pin|AUDIO_NRST_Pin, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	f44f 6130 	mov.w	r1, #2816	@ 0xb00
 8001558:	4875      	ldr	r0, [pc, #468]	@ (8001730 <MX_GPIO_Init+0x318>)
 800155a:	f007 f9ff 	bl	800895c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, USER_LED3_Pin|USER_LED4_Pin|STMOD_17_Pin, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	211a      	movs	r1, #26
 8001562:	4874      	ldr	r0, [pc, #464]	@ (8001734 <MX_GPIO_Init+0x31c>)
 8001564:	f007 f9fa 	bl	800895c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, STMOD_11_INT_Pin|STMOD_14_PWM_Pin|STMOD_20_Pin|STMOD_12_Pin
 8001568:	2200      	movs	r2, #0
 800156a:	f241 2170 	movw	r1, #4720	@ 0x1270
 800156e:	4872      	ldr	r0, [pc, #456]	@ (8001738 <MX_GPIO_Init+0x320>)
 8001570:	f007 f9f4 	bl	800895c <HAL_GPIO_WritePin>
                          |STMOD_19_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SAI2_FS_A_Pin SAI2_SCK_A_Pin SAI2_MCLK_A_Pin SAI2_SD_A_Pin */
  GPIO_InitStruct.Pin = SAI2_FS_A_Pin|SAI2_SCK_A_Pin|SAI2_MCLK_A_Pin|SAI2_SD_A_Pin;
 8001574:	23f0      	movs	r3, #240	@ 0xf0
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	2302      	movs	r3, #2
 800157a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2300      	movs	r3, #0
 8001582:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001584:	230a      	movs	r3, #10
 8001586:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	4868      	ldr	r0, [pc, #416]	@ (8001730 <MX_GPIO_Init+0x318>)
 8001590:	f006 ffca 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001594:	2320      	movs	r3, #32
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	2302      	movs	r3, #2
 800159a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	2300      	movs	r3, #0
 80015a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80015a4:	2302      	movs	r3, #2
 80015a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80015a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ac:	4619      	mov	r1, r3
 80015ae:	4863      	ldr	r0, [pc, #396]	@ (800173c <MX_GPIO_Init+0x324>)
 80015b0:	f006 ffba 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D2_Pin ARD_D8_Pin LCD_CTP_RST_Pin ARD_D7_Pin
                           ARD_D4_Pin UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = ARD_D2_Pin|ARD_D8_Pin|LCD_CTP_RST_Pin|ARD_D7_Pin
 80015b4:	f248 1339 	movw	r3, #33081	@ 0x8139
 80015b8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |ARD_D4_Pin|UCPD_PWR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ba:	2301      	movs	r3, #1
 80015bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	2300      	movs	r3, #0
 80015c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ca:	4619      	mov	r1, r3
 80015cc:	4856      	ldr	r0, [pc, #344]	@ (8001728 <MX_GPIO_Init+0x310>)
 80015ce:	f006 ffab 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI2_SD_B_Pin;
 80015d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80015e4:	230a      	movs	r3, #10
 80015e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	484e      	ldr	r0, [pc, #312]	@ (8001728 <MX_GPIO_Init+0x310>)
 80015f0:	f006 ff9a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin;
 80015f4:	2306      	movs	r3, #6
 80015f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	2300      	movs	r3, #0
 8001602:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001604:	2305      	movs	r3, #5
 8001606:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001608:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800160c:	4619      	mov	r1, r3
 800160e:	4848      	ldr	r0, [pc, #288]	@ (8001730 <MX_GPIO_Init+0x318>)
 8001610:	f006 ff8a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_LED_Pin DETECTN_Pin */
  GPIO_InitStruct.Pin = MEMS_LED_Pin|DETECTN_Pin;
 8001614:	2303      	movs	r3, #3
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2300      	movs	r3, #0
 8001622:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001628:	4619      	mov	r1, r3
 800162a:	4840      	ldr	r0, [pc, #256]	@ (800172c <MX_GPIO_Init+0x314>)
 800162c:	f006 ff7c 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001630:	23c0      	movs	r3, #192	@ 0xc0
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001634:	2312      	movs	r3, #18
 8001636:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001640:	2304      	movs	r3, #4
 8001642:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001648:	4619      	mov	r1, r3
 800164a:	483c      	ldr	r0, [pc, #240]	@ (800173c <MX_GPIO_Init+0x324>)
 800164c:	f006 ff6c 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TX_EN_Pin;
 8001650:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001654:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165e:	2302      	movs	r3, #2
 8001660:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001662:	230b      	movs	r3, #11
 8001664:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001666:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800166a:	4619      	mov	r1, r3
 800166c:	482e      	ldr	r0, [pc, #184]	@ (8001728 <MX_GPIO_Init+0x310>)
 800166e:	f006 ff5b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001672:	2340      	movs	r3, #64	@ 0x40
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001676:	2302      	movs	r3, #2
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8001682:	2306      	movs	r3, #6
 8001684:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001686:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800168a:	4619      	mov	r1, r3
 800168c:	482c      	ldr	r0, [pc, #176]	@ (8001740 <MX_GPIO_Init+0x328>)
 800168e:	f006 ff4b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001692:	2310      	movs	r3, #16
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 80016a2:	2302      	movs	r3, #2
 80016a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016aa:	4619      	mov	r1, r3
 80016ac:	481f      	ldr	r0, [pc, #124]	@ (800172c <MX_GPIO_Init+0x314>)
 80016ae:	f006 ff3b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO1_CMD_Pin */
  GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 80016b2:	2304      	movs	r3, #4
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b6:	2302      	movs	r3, #2
 80016b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016be:	2302      	movs	r3, #2
 80016c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80016c2:	230c      	movs	r3, #12
 80016c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 80016c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ca:	4619      	mov	r1, r3
 80016cc:	481c      	ldr	r0, [pc, #112]	@ (8001740 <MX_GPIO_Init+0x328>)
 80016ce:	f006 ff2b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDIO1_CK_Pin SDIO1_D3_Pin SDIO1_D2_Pin SDIO1_D1_Pin
                           SDIO1_D0_Pin */
  GPIO_InitStruct.Pin = SDIO1_CK_Pin|SDIO1_D3_Pin|SDIO1_D2_Pin|SDIO1_D1_Pin
 80016d2:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDIO1_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d8:	2302      	movs	r3, #2
 80016da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e0:	2302      	movs	r3, #2
 80016e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80016e4:	230c      	movs	r3, #12
 80016e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ec:	4619      	mov	r1, r3
 80016ee:	4815      	ldr	r0, [pc, #84]	@ (8001744 <MX_GPIO_Init+0x32c>)
 80016f0:	f006 ff1a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_P_Pin USB_FS_N_Pin */
  GPIO_InitStruct.Pin = USB_FS_P_Pin|USB_FS_N_Pin;
 80016f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001706:	230a      	movs	r3, #10
 8001708:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800170e:	4619      	mov	r1, r3
 8001710:	480d      	ldr	r0, [pc, #52]	@ (8001748 <MX_GPIO_Init+0x330>)
 8001712:	f006 ff09 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_DETECT_Pin */
  GPIO_InitStruct.Pin = uSD_DETECT_Pin;
 8001716:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171c:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <MX_GPIO_Init+0x334>)
 800171e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	e015      	b.n	8001750 <MX_GPIO_Init+0x338>
 8001724:	44020c00 	.word	0x44020c00
 8001728:	42021800 	.word	0x42021800
 800172c:	42021000 	.word	0x42021000
 8001730:	42022000 	.word	0x42022000
 8001734:	42021400 	.word	0x42021400
 8001738:	42021c00 	.word	0x42021c00
 800173c:	42020400 	.word	0x42020400
 8001740:	42020c00 	.word	0x42020c00
 8001744:	42020800 	.word	0x42020800
 8001748:	42020000 	.word	0x42020000
 800174c:	10110000 	.word	0x10110000
 8001750:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(uSD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8001752:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001756:	4619      	mov	r1, r3
 8001758:	4894      	ldr	r0, [pc, #592]	@ (80019ac <MX_GPIO_Init+0x594>)
 800175a:	f006 fee5 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED1_Pin USER_LED2_Pin AUDIO_NRST_Pin */
  GPIO_InitStruct.Pin = USER_LED1_Pin|USER_LED2_Pin|AUDIO_NRST_Pin;
 800175e:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001764:	2301      	movs	r3, #1
 8001766:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176c:	2300      	movs	r3, #0
 800176e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001774:	4619      	mov	r1, r3
 8001776:	488e      	ldr	r0, [pc, #568]	@ (80019b0 <MX_GPIO_Init+0x598>)
 8001778:	f006 fed6 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : WAKEUP_Pin */
  GPIO_InitStruct.Pin = WAKEUP_Pin;
 800177c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001782:	4b8c      	ldr	r3, [pc, #560]	@ (80019b4 <MX_GPIO_Init+0x59c>)
 8001784:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(WAKEUP_GPIO_Port, &GPIO_InitStruct);
 800178a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178e:	4619      	mov	r1, r3
 8001790:	4889      	ldr	r0, [pc, #548]	@ (80019b8 <MX_GPIO_Init+0x5a0>)
 8001792:	f006 fec9 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER_LED3_Pin USER_LED4_Pin STMOD_17_Pin */
  GPIO_InitStruct.Pin = USER_LED3_Pin|USER_LED4_Pin|STMOD_17_Pin;
 8001796:	231a      	movs	r3, #26
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179a:	2301      	movs	r3, #1
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2300      	movs	r3, #0
 80017a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017aa:	4619      	mov	r1, r3
 80017ac:	4883      	ldr	r0, [pc, #524]	@ (80019bc <MX_GPIO_Init+0x5a4>)
 80017ae:	f006 febb 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RX_ER_Pin */
  GPIO_InitStruct.Pin = RMII_RX_ER_Pin;
 80017b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b8:	2302      	movs	r3, #2
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c0:	2302      	movs	r3, #2
 80017c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80017c4:	230b      	movs	r3, #11
 80017c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 80017c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017cc:	4619      	mov	r1, r3
 80017ce:	4878      	ldr	r0, [pc, #480]	@ (80019b0 <MX_GPIO_Init+0x598>)
 80017d0:	f006 feaa 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 80017d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017da:	2302      	movs	r3, #2
 80017dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e2:	2300      	movs	r3, #0
 80017e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80017e6:	2301      	movs	r3, #1
 80017e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ee:	4619      	mov	r1, r3
 80017f0:	4873      	ldr	r0, [pc, #460]	@ (80019c0 <MX_GPIO_Init+0x5a8>)
 80017f2:	f006 fe99 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80017f6:	2332      	movs	r3, #50	@ 0x32
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001802:	2302      	movs	r3, #2
 8001804:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001806:	230b      	movs	r3, #11
 8001808:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800180a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800180e:	4619      	mov	r1, r3
 8001810:	4869      	ldr	r0, [pc, #420]	@ (80019b8 <MX_GPIO_Init+0x5a0>)
 8001812:	f006 fe89 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001816:	2386      	movs	r3, #134	@ 0x86
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001822:	2302      	movs	r3, #2
 8001824:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001826:	230b      	movs	r3, #11
 8001828:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800182e:	4619      	mov	r1, r3
 8001830:	4863      	ldr	r0, [pc, #396]	@ (80019c0 <MX_GPIO_Init+0x5a8>)
 8001832:	f006 fe79 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_18_Pin */
  GPIO_InitStruct.Pin = STMOD_18_Pin;
 8001836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800183a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800183c:	4b5d      	ldr	r3, [pc, #372]	@ (80019b4 <MX_GPIO_Init+0x59c>)
 800183e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_18_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001848:	4619      	mov	r1, r3
 800184a:	485e      	ldr	r0, [pc, #376]	@ (80019c4 <MX_GPIO_Init+0x5ac>)
 800184c:	f006 fe6c 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001850:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001856:	2302      	movs	r3, #2
 8001858:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185e:	2300      	movs	r3, #0
 8001860:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8001862:	2302      	movs	r3, #2
 8001864:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800186a:	4619      	mov	r1, r3
 800186c:	4856      	ldr	r0, [pc, #344]	@ (80019c8 <MX_GPIO_Init+0x5b0>)
 800186e:	f006 fe5b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001872:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001876:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
 800187a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001880:	2300      	movs	r3, #0
 8001882:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001884:	2307      	movs	r3, #7
 8001886:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001888:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800188c:	4619      	mov	r1, r3
 800188e:	484d      	ldr	r0, [pc, #308]	@ (80019c4 <MX_GPIO_Init+0x5ac>)
 8001890:	f006 fe4a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_11_INT_Pin STMOD_14_PWM_Pin STMOD_20_Pin STMOD_12_Pin
                           STMOD_19_Pin */
  GPIO_InitStruct.Pin = STMOD_11_INT_Pin|STMOD_14_PWM_Pin|STMOD_20_Pin|STMOD_12_Pin
 8001894:	f241 2370 	movw	r3, #4720	@ 0x1270
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
                          |STMOD_19_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018aa:	4619      	mov	r1, r3
 80018ac:	483f      	ldr	r0, [pc, #252]	@ (80019ac <MX_GPIO_Init+0x594>)
 80018ae:	f006 fe3b 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D11_Pin;
 80018b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b8:	2302      	movs	r3, #2
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018c4:	2305      	movs	r3, #5
 80018c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D11_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018cc:	4619      	mov	r1, r3
 80018ce:	483d      	ldr	r0, [pc, #244]	@ (80019c4 <MX_GPIO_Init+0x5ac>)
 80018d0:	f006 fe2a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_SAI1_SD3_Pin */
  GPIO_InitStruct.Pin = PDM_SAI1_SD3_Pin;
 80018d4:	2308      	movs	r3, #8
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 80018e4:	2302      	movs	r3, #2
 80018e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(PDM_SAI1_SD3_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ec:	4619      	mov	r1, r3
 80018ee:	4832      	ldr	r0, [pc, #200]	@ (80019b8 <MX_GPIO_Init+0x5a0>)
 80018f0:	f006 fe1a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 80018f4:	2308      	movs	r3, #8
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001900:	2300      	movs	r3, #0
 8001902:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001904:	2305      	movs	r3, #5
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	482c      	ldr	r0, [pc, #176]	@ (80019c0 <MX_GPIO_Init+0x5a8>)
 8001910:	f006 fe0a 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_9_MISOs_Pin STMOD_12_RST_Pin */
  GPIO_InitStruct.Pin = STMOD_9_MISOs_Pin|STMOD_12_RST_Pin;
 8001914:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001926:	2305      	movs	r3, #5
 8001928:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800192a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192e:	4619      	mov	r1, r3
 8001930:	481e      	ldr	r0, [pc, #120]	@ (80019ac <MX_GPIO_Init+0x594>)
 8001932:	f006 fdf9 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D6_Pin ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin|ARD_D5_Pin;
 8001936:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001948:	2302      	movs	r3, #2
 800194a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800194c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001950:	4619      	mov	r1, r3
 8001952:	4816      	ldr	r0, [pc, #88]	@ (80019ac <MX_GPIO_Init+0x594>)
 8001954:	f006 fde8 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : UCPD_CC2_Pin UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = UCPD_CC2_Pin|UCPD_CC1_Pin;
 8001958:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800195e:	2303      	movs	r3, #3
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196a:	4619      	mov	r1, r3
 800196c:	4815      	ldr	r0, [pc, #84]	@ (80019c4 <MX_GPIO_Init+0x5ac>)
 800196e:	f006 fddb 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pins : IBUS_SENSE_Pin VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = IBUS_SENSE_Pin|VBUS_SENSE_Pin;
 8001972:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001978:	2303      	movs	r3, #3
 800197a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001984:	4619      	mov	r1, r3
 8001986:	480d      	ldr	r0, [pc, #52]	@ (80019bc <MX_GPIO_Init+0x5a4>)
 8001988:	f006 fdce 	bl	8008528 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 800198c:	2302      	movs	r3, #2
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <MX_GPIO_Init+0x59c>)
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8001998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800199c:	4619      	mov	r1, r3
 800199e:	480b      	ldr	r0, [pc, #44]	@ (80019cc <MX_GPIO_Init+0x5b4>)
 80019a0:	f006 fdc2 	bl	8008528 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80019a4:	bf00      	nop
 80019a6:	3738      	adds	r7, #56	@ 0x38
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	42021c00 	.word	0x42021c00
 80019b0:	42022000 	.word	0x42022000
 80019b4:	10110000 	.word	0x10110000
 80019b8:	42020800 	.word	0x42020800
 80019bc:	42021400 	.word	0x42021400
 80019c0:	42020000 	.word	0x42020000
 80019c4:	42020400 	.word	0x42020400
 80019c8:	42020c00 	.word	0x42020c00
 80019cc:	42021800 	.word	0x42021800

080019d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d4:	b672      	cpsid	i
}
 80019d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <Error_Handler+0x8>

080019dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b0ce      	sub	sp, #312	@ 0x138
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80019f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80019fa:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a10:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001a14:	4618      	mov	r0, r3
 8001a16:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	f010 fe08 	bl	8012632 <memset>
  if(hadc->Instance==ADC1)
 8001a22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a57      	ldr	r2, [pc, #348]	@ (8001b8c <HAL_ADC_MspInit+0x1a0>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	f040 80a5 	bne.w	8001b80 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8001a36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a3a:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001a3e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 8001a4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a4e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001a52:	2200      	movs	r2, #0
 8001a54:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a58:	f107 0318 	add.w	r3, r7, #24
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f008 fdd1 	bl	800a604 <HAL_RCCEx_PeriphCLKConfig>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 8001a68:	f7ff ffb2 	bl	80019d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a6c:	4b48      	ldr	r3, [pc, #288]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a72:	4a47      	ldr	r2, [pc, #284]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001a74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a78:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a7c:	4b44      	ldr	r3, [pc, #272]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a82:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8001a86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a8a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001a94:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001a98:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aa0:	4a3b      	ldr	r2, [pc, #236]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001aaa:	4b39      	ldr	r3, [pc, #228]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001aac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ab0:	f003 0201 	and.w	r2, r3, #1
 8001ab4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ab8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ac2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001ac6:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ac8:	4b31      	ldr	r3, [pc, #196]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ace:	4a30      	ldr	r2, [pc, #192]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001ad0:	f043 0320 	orr.w	r3, r3, #32
 8001ad4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001ada:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ade:	f003 0220 	and.w	r2, r3, #32
 8001ae2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ae6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001af0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001af4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af6:	4b26      	ldr	r3, [pc, #152]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001afc:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001afe:	f043 0302 	orr.w	r3, r3, #2
 8001b02:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001b06:	4b22      	ldr	r3, [pc, #136]	@ (8001b90 <HAL_ADC_MspInit+0x1a4>)
 8001b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b0c:	f003 0202 	and.w	r2, r3, #2
 8001b10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b14:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001b1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001b22:	681b      	ldr	r3, [r3, #0]
    PA6     ------> ADC1_INP3
    PA5     ------> ADC1_INP19
    PB0     ------> ADC1_INP9
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A4_Pin|ARD_A3_Pin;
 8001b24:	2371      	movs	r3, #113	@ 0x71
 8001b26:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4815      	ldr	r0, [pc, #84]	@ (8001b94 <HAL_ADC_MspInit+0x1a8>)
 8001b3e:	f006 fcf3 	bl	8008528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A5_Pin|STMOD_13_Pin;
 8001b42:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b56:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	480e      	ldr	r0, [pc, #56]	@ (8001b98 <HAL_ADC_MspInit+0x1ac>)
 8001b5e:	f006 fce3 	bl	8008528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A0_Pin;
 8001b62:	2301      	movs	r3, #1
 8001b64:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(ARD_A0_GPIO_Port, &GPIO_InitStruct);
 8001b74:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4808      	ldr	r0, [pc, #32]	@ (8001b9c <HAL_ADC_MspInit+0x1b0>)
 8001b7c:	f006 fcd4 	bl	8008528 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b80:	bf00      	nop
 8001b82:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	42028000 	.word	0x42028000
 8001b90:	44020c00 	.word	0x44020c00
 8001b94:	42020000 	.word	0x42020000
 8001b98:	42021400 	.word	0x42021400
 8001b9c:	42020400 	.word	0x42020400

08001ba0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b0cc      	sub	sp, #304	@ 0x130
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001baa:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001bae:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bc0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bc4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001bce:	461a      	mov	r2, r3
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	f010 fd2e 	bl	8012632 <memset>
  if(huart->Instance==USART1)
 8001bd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bda:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a33      	ldr	r2, [pc, #204]	@ (8001cb0 <HAL_UART_MspInit+0x110>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d15d      	bne.n	8001ca4 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001be8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001bec:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001bf0:	f04f 0201 	mov.w	r2, #1
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bfc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c00:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001c04:	2200      	movs	r2, #0
 8001c06:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f008 fcf9 	bl	800a604 <HAL_RCCEx_PeriphCLKConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001c18:	f7ff feda 	bl	80019d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c1c:	4b25      	ldr	r3, [pc, #148]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001c22:	4a24      	ldr	r2, [pc, #144]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c28:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001c2c:	4b21      	ldr	r3, [pc, #132]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c2e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001c32:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8001c36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c3a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c44:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001c48:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c50:	4a18      	ldr	r2, [pc, #96]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c5a:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <HAL_UART_MspInit+0x114>)
 8001c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c60:	f003 0201 	and.w	r2, r3, #1
 8001c64:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c68:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001c72:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001c76:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLK_VCP_TX_Pin|STLK_VCP_RX_Pin;
 8001c78:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c7c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c92:	2307      	movs	r3, #7
 8001c94:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4806      	ldr	r0, [pc, #24]	@ (8001cb8 <HAL_UART_MspInit+0x118>)
 8001ca0:	f006 fc42 	bl	8008528 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ca4:	bf00      	nop
 8001ca6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40013800 	.word	0x40013800
 8001cb4:	44020c00 	.word	0x44020c00
 8001cb8:	42020000 	.word	0x42020000

08001cbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <NMI_Handler+0x4>

08001cc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <HardFault_Handler+0x4>

08001ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <MemManage_Handler+0x4>

08001cd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <BusFault_Handler+0x4>

08001cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <UsageFault_Handler+0x4>

08001ce4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr

08001cf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d12:	f004 fb57 	bl	80063c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <EXTI7_IRQHandler>:

/**
  * @brief This function handles EXTI Line7 interrupt.
  */
void EXTI7_IRQHandler(void)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI7_IRQn 0 */

  /* USER CODE END EXTI7_IRQn 0 */
  BSP_TS_IRQHandler(0);
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f004 f9f0 	bl	8006104 <BSP_TS_IRQHandler>
  /* USER CODE BEGIN EXTI7_IRQn 1 */

  /* USER CODE END EXTI7_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return 1;
 8001d2c:	2301      	movs	r3, #1
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <_kill>:

int _kill(int pid, int sig)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d42:	f010 fcc9 	bl	80126d8 <__errno>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2216      	movs	r2, #22
 8001d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_exit>:

void _exit (int status)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d60:	f04f 31ff 	mov.w	r1, #4294967295
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff ffe7 	bl	8001d38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d6a:	bf00      	nop
 8001d6c:	e7fd      	b.n	8001d6a <_exit+0x12>

08001d6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b086      	sub	sp, #24
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	e00a      	b.n	8001d96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d80:	f3af 8000 	nop.w
 8001d84:	4601      	mov	r1, r0
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	60ba      	str	r2, [r7, #8]
 8001d8c:	b2ca      	uxtb	r2, r1
 8001d8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	3301      	adds	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	dbf0      	blt.n	8001d80 <_read+0x12>
  }

  return len;
 8001d9e:	687b      	ldr	r3, [r7, #4]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3718      	adds	r7, #24
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001db0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dd0:	605a      	str	r2, [r3, #4]
  return 0;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <_isatty>:

int _isatty(int file)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001de8:	2301      	movs	r3, #1
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001df6:	b480      	push	{r7}
 8001df8:	b085      	sub	sp, #20
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	60f8      	str	r0, [r7, #12]
 8001dfe:	60b9      	str	r1, [r7, #8]
 8001e00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e18:	4a14      	ldr	r2, [pc, #80]	@ (8001e6c <_sbrk+0x5c>)
 8001e1a:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <_sbrk+0x60>)
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e24:	4b13      	ldr	r3, [pc, #76]	@ (8001e74 <_sbrk+0x64>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d102      	bne.n	8001e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e2c:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <_sbrk+0x64>)
 8001e2e:	4a12      	ldr	r2, [pc, #72]	@ (8001e78 <_sbrk+0x68>)
 8001e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e32:	4b10      	ldr	r3, [pc, #64]	@ (8001e74 <_sbrk+0x64>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d207      	bcs.n	8001e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e40:	f010 fc4a 	bl	80126d8 <__errno>
 8001e44:	4603      	mov	r3, r0
 8001e46:	220c      	movs	r2, #12
 8001e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4e:	e009      	b.n	8001e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <_sbrk+0x64>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	4a05      	ldr	r2, [pc, #20]	@ (8001e74 <_sbrk+0x64>)
 8001e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e62:	68fb      	ldr	r3, [r7, #12]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	200a0000 	.word	0x200a0000
 8001e70:	00000400 	.word	0x00000400
 8001e74:	200003fc 	.word	0x200003fc
 8001e78:	200011a0 	.word	0x200011a0

08001e7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e82:	4b35      	ldr	r3, [pc, #212]	@ (8001f58 <SystemInit+0xdc>)
 8001e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e88:	4a33      	ldr	r2, [pc, #204]	@ (8001f58 <SystemInit+0xdc>)
 8001e8a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e8e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001e92:	4b32      	ldr	r3, [pc, #200]	@ (8001f5c <SystemInit+0xe0>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001e98:	4b30      	ldr	r3, [pc, #192]	@ (8001f5c <SystemInit+0xe0>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001e9e:	4b2f      	ldr	r3, [pc, #188]	@ (8001f5c <SystemInit+0xe0>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f5c <SystemInit+0xe0>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	492c      	ldr	r1, [pc, #176]	@ (8001f5c <SystemInit+0xe0>)
 8001eaa:	4b2d      	ldr	r3, [pc, #180]	@ (8001f60 <SystemInit+0xe4>)
 8001eac:	4013      	ands	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f5c <SystemInit+0xe0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001eb6:	4b29      	ldr	r3, [pc, #164]	@ (8001f5c <SystemInit+0xe0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001ebc:	4b27      	ldr	r3, [pc, #156]	@ (8001f5c <SystemInit+0xe0>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001ec2:	4b26      	ldr	r3, [pc, #152]	@ (8001f5c <SystemInit+0xe0>)
 8001ec4:	4a27      	ldr	r2, [pc, #156]	@ (8001f64 <SystemInit+0xe8>)
 8001ec6:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001ec8:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <SystemInit+0xe0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001ece:	4b23      	ldr	r3, [pc, #140]	@ (8001f5c <SystemInit+0xe0>)
 8001ed0:	4a24      	ldr	r2, [pc, #144]	@ (8001f64 <SystemInit+0xe8>)
 8001ed2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001ed4:	4b21      	ldr	r3, [pc, #132]	@ (8001f5c <SystemInit+0xe0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001eda:	4b20      	ldr	r3, [pc, #128]	@ (8001f5c <SystemInit+0xe0>)
 8001edc:	4a21      	ldr	r2, [pc, #132]	@ (8001f64 <SystemInit+0xe8>)
 8001ede:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f5c <SystemInit+0xe0>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <SystemInit+0xe0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a1c      	ldr	r2, [pc, #112]	@ (8001f5c <SystemInit+0xe0>)
 8001eec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001ef2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f5c <SystemInit+0xe0>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ef8:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <SystemInit+0xdc>)
 8001efa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001efe:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001f00:	4b19      	ldr	r3, [pc, #100]	@ (8001f68 <SystemInit+0xec>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001f08:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001f10:	d003      	beq.n	8001f1a <SystemInit+0x9e>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001f18:	d117      	bne.n	8001f4a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001f1a:	4b13      	ldr	r3, [pc, #76]	@ (8001f68 <SystemInit+0xec>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d005      	beq.n	8001f32 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001f26:	4b10      	ldr	r3, [pc, #64]	@ (8001f68 <SystemInit+0xec>)
 8001f28:	4a10      	ldr	r2, [pc, #64]	@ (8001f6c <SystemInit+0xf0>)
 8001f2a:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <SystemInit+0xec>)
 8001f2e:	4a10      	ldr	r2, [pc, #64]	@ (8001f70 <SystemInit+0xf4>)
 8001f30:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001f32:	4b0d      	ldr	r3, [pc, #52]	@ (8001f68 <SystemInit+0xec>)
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	4a0c      	ldr	r2, [pc, #48]	@ (8001f68 <SystemInit+0xec>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <SystemInit+0xec>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	4a09      	ldr	r2, [pc, #36]	@ (8001f68 <SystemInit+0xec>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	61d3      	str	r3, [r2, #28]
  }
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	e000ed00 	.word	0xe000ed00
 8001f5c:	44020c00 	.word	0x44020c00
 8001f60:	eae2eae3 	.word	0xeae2eae3
 8001f64:	01010280 	.word	0x01010280
 8001f68:	40022000 	.word	0x40022000
 8001f6c:	08192a3b 	.word	0x08192a3b
 8001f70:	4c5d6e7f 	.word	0x4c5d6e7f

08001f74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001f74:	480d      	ldr	r0, [pc, #52]	@ (8001fac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001f76:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f78:	f7ff ff80 	bl	8001e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f7c:	480c      	ldr	r0, [pc, #48]	@ (8001fb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f7e:	490d      	ldr	r1, [pc, #52]	@ (8001fb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f80:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb8 <LoopForever+0xe>)
  movs r3, #0
 8001f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f84:	e002      	b.n	8001f8c <LoopCopyDataInit>

08001f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f8a:	3304      	adds	r3, #4

08001f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f90:	d3f9      	bcc.n	8001f86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f94:	4c0a      	ldr	r4, [pc, #40]	@ (8001fc0 <LoopForever+0x16>)
  movs r3, #0
 8001f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f98:	e001      	b.n	8001f9e <LoopFillZerobss>

08001f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f9c:	3204      	adds	r2, #4

08001f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa0:	d3fb      	bcc.n	8001f9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001fa2:	f010 fb9f 	bl	80126e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fa6:	f7fe ffe3 	bl	8000f70 <main>

08001faa <LoopForever>:

LoopForever:
    b LoopForever
 8001faa:	e7fe      	b.n	8001faa <LoopForever>
  ldr   r0, =_estack
 8001fac:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001fb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb4:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8001fb8:	080167ac 	.word	0x080167ac
  ldr r2, =_sbss
 8001fbc:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8001fc0:	200011a0 	.word	0x200011a0

08001fc4 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc4:	e7fe      	b.n	8001fc4 <ADC1_IRQHandler>
	...

08001fc8 <FT6X06_RegisterBusIO>:
  * @brief  Register IO bus to component object
  * @param  Component object pointer
  * @retval error status
  */
int32_t FT6X06_RegisterBusIO (FT6X06_Object_t *pObj, FT6X06_IO_t *pIO)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  if (pObj == NULL)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d103      	bne.n	8001fe0 <FT6X06_RegisterBusIO+0x18>
  {
    ret = FT6X06_ERROR;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	e02c      	b.n	800203a <FT6X06_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	891a      	ldrh	r2, [r3, #8]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68da      	ldr	r2, [r3, #12]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	691a      	ldr	r2, [r3, #16]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	615a      	str	r2, [r3, #20]
    
    pObj->Ctx.ReadReg  = ReadRegWrap;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a0c      	ldr	r2, [pc, #48]	@ (8002044 <FT6X06_RegisterBusIO+0x7c>)
 8002014:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = WriteRegWrap;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a0b      	ldr	r2, [pc, #44]	@ (8002048 <FT6X06_RegisterBusIO+0x80>)
 800201a:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	621a      	str	r2, [r3, #32]
    
    if(pObj->IO.Init != NULL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d004      	beq.n	8002034 <FT6X06_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4798      	blx	r3
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	e002      	b.n	800203a <FT6X06_RegisterBusIO+0x72>
    }
    else
    {
      ret = FT6X06_ERROR;
 8002034:	f04f 33ff 	mov.w	r3, #4294967295
 8002038:	60fb      	str	r3, [r7, #12]
    }
  }    
  
  return ret;
 800203a:	68fb      	ldr	r3, [r7, #12]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	080023d7 	.word	0x080023d7
 8002048:	0800240b 	.word	0x0800240b

0800204c <FT6X06_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to FT6X06 sensor capabilities
  * @retval Component status
  */
int32_t FT6X06_GetCapabilities(const FT6X06_Object_t *pObj, FT6X06_Capabilities_t *Capabilities)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Store component's capabilities */
  Capabilities->MultiTouch = 1;
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	2201      	movs	r2, #1
 800205a:	701a      	strb	r2, [r3, #0]
  Capabilities->Gesture    = 0;  /* Gesture feature is currently not activated on FW chipset */
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	2200      	movs	r2, #0
 8002060:	705a      	strb	r2, [r3, #1]
  Capabilities->MaxTouch   = FT6X06_MAX_NB_TOUCH;
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	2202      	movs	r2, #2
 8002066:	709a      	strb	r2, [r3, #2]
  Capabilities->MaxXl      = FT6X06_MAX_X_LENGTH;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	22f0      	movs	r2, #240	@ 0xf0
 800206c:	605a      	str	r2, [r3, #4]
  Capabilities->MaxYl      = FT6X06_MAX_Y_LENGTH;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	22f0      	movs	r2, #240	@ 0xf0
 8002072:	609a      	str	r2, [r3, #8]
  
  return FT6X06_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	370c      	adds	r7, #12
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <FT6X06_Init>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_Init(FT6X06_Object_t *pObj)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  int32_t ret = FT6X06_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
  
  if(pObj->IsInitialized == 0U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002094:	2b00      	cmp	r3, #0
 8002096:	d10d      	bne.n	80020b4 <FT6X06_Init+0x32>
  {    
    /* Initialize IO BUS layer */
    pObj->IO.Init();
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4798      	blx	r3
    /* This is called internal calibration of the touch screen                 */
    ret += FT6X06_TS_Calibration(pObj);
#endif /* (FT6X06_AUTO_CALIBRATION_ENABLED == 1) */    
    /* By default set FT6X06 IC in Polling mode : no INT generation on FT6X06 for new touch available */
    /* Note TS_INT is active low                                                                      */
    ret += FT6X06_DisableIT(pObj);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f954 	bl	800234c <FT6X06_DisableIT>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4413      	add	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
    
    pObj->IsInitialized = 1;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  if(ret != FT6X06_OK)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <FT6X06_Init+0x3e>
  {
    ret = FT6X06_ERROR;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;
 80020c0:	68fb      	ldr	r3, [r7, #12]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <FT6X06_DeInit>:
  *         from MCU to FT6X06 : ie I2C channel initialization (if required).
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DeInit(FT6X06_Object_t *pObj)
{
 80020ca:	b480      	push	{r7}
 80020cc:	b083      	sub	sp, #12
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  if(pObj->IsInitialized == 1U)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d103      	bne.n	80020e4 <FT6X06_DeInit+0x1a>
  {
    pObj->IsInitialized = 0;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  return FT6X06_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <FT6X06_GestureConfig>:
  * @param  pObj  Component object pointer
  * @param  GestureInit Gesture init structure
  * @retval Component status
  */
int32_t FT6X06_GestureConfig(FT6X06_Object_t *pObj, FT6X06_Gesture_Init_t *GestureInit)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b084      	sub	sp, #16
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_radian_value(&pObj->Ctx, (uint8_t)GestureInit->Radian);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f103 0218 	add.w	r2, r3, #24
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	b2db      	uxtb	r3, r3
 8002108:	4619      	mov	r1, r3
 800210a:	4610      	mov	r0, r2
 800210c:	f000 f9f4 	bl	80024f8 <ft6x06_radian_value>
 8002110:	60f8      	str	r0, [r7, #12]
  ret += ft6x06_offset_left_right(&pObj->Ctx, (uint8_t)GestureInit->OffsetLeftRight);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f103 0218 	add.w	r2, r3, #24
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	b2db      	uxtb	r3, r3
 800211e:	4619      	mov	r1, r3
 8002120:	4610      	mov	r0, r2
 8002122:	f000 f9fa 	bl	800251a <ft6x06_offset_left_right>
 8002126:	4602      	mov	r2, r0
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4413      	add	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_offset_up_down(&pObj->Ctx, (uint8_t)GestureInit->OffsetUpDown);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f103 0218 	add.w	r2, r3, #24
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	b2db      	uxtb	r3, r3
 800213a:	4619      	mov	r1, r3
 800213c:	4610      	mov	r0, r2
 800213e:	f000 f9fd 	bl	800253c <ft6x06_offset_up_down>
 8002142:	4602      	mov	r2, r0
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4413      	add	r3, r2
 8002148:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_disatnce_left_right(&pObj->Ctx, (uint8_t)GestureInit->DistanceLeftRight);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f103 0218 	add.w	r2, r3, #24
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	4619      	mov	r1, r3
 8002158:	4610      	mov	r0, r2
 800215a:	f000 fa00 	bl	800255e <ft6x06_disatnce_left_right>
 800215e:	4602      	mov	r2, r0
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	4413      	add	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_up_down(&pObj->Ctx, (uint8_t)GestureInit->DistanceUpDown);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f103 0218 	add.w	r2, r3, #24
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	691b      	ldr	r3, [r3, #16]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	4619      	mov	r1, r3
 8002174:	4610      	mov	r0, r2
 8002176:	f000 fa03 	bl	8002580 <ft6x06_distance_up_down>
 800217a:	4602      	mov	r2, r0
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4413      	add	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  ret += ft6x06_distance_zoom(&pObj->Ctx, (uint8_t)GestureInit->DistanceZoom);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	f103 0218 	add.w	r2, r3, #24
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	695b      	ldr	r3, [r3, #20]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	4619      	mov	r1, r3
 8002190:	4610      	mov	r0, r2
 8002192:	f000 fa06 	bl	80025a2 <ft6x06_distance_zoom>
 8002196:	4602      	mov	r2, r0
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4413      	add	r3, r2
 800219c:	60fb      	str	r3, [r7, #12]
  
  if(ret != FT6X06_OK)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <FT6X06_GestureConfig+0xb8>
  {
    ret = FT6X06_ERROR;
 80021a4:	f04f 33ff 	mov.w	r3, #4294967295
 80021a8:	60fb      	str	r3, [r7, #12]
  }
  
  return ret;   
 80021aa:	68fb      	ldr	r3, [r7, #12]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <FT6X06_ReadID>:
  * @param  pObj Component object pointer
  * @param  Id Pointer to component's ID
  * @retval Component status
  */
int32_t FT6X06_ReadID(FT6X06_Object_t *pObj, uint32_t *Id)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t ft6x06_id;

  ret = ft6x06_chip_id(&pObj->Ctx, &ft6x06_id);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	3318      	adds	r3, #24
 80021c2:	f107 020b 	add.w	r2, r7, #11
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f000 fa0c 	bl	80025e6 <ft6x06_chip_id>
 80021ce:	60f8      	str	r0, [r7, #12]
  *Id = (uint32_t) ft6x06_id;
 80021d0:	7afb      	ldrb	r3, [r7, #11]
 80021d2:	461a      	mov	r2, r3
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	601a      	str	r2, [r3, #0]

  return ret;
 80021d8:	68fb      	ldr	r3, [r7, #12]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <FT6X06_GetState>:
  * @param  pObj Component object pointer
  * @param  State Single Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetState(FT6X06_Object_t *pObj, FT6X06_State_t *State)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b084      	sub	sp, #16
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;
 80021ec:	2300      	movs	r3, #0
 80021ee:	60fb      	str	r3, [r7, #12]
  uint8_t  data[4];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 f8d0 	bl	8002396 <FT6X06_DetectTouch>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	601a      	str	r2, [r3, #0]
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f103 0018 	add.w	r0, r3, #24
 8002204:	f107 0208 	add.w	r2, r7, #8
 8002208:	2304      	movs	r3, #4
 800220a:	2103      	movs	r1, #3
 800220c:	f000 f917 	bl	800243e <ft6x06_read_reg>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <FT6X06_GetState+0x3c>
  {
    ret = FT6X06_ERROR;
 8002216:	f04f 33ff 	mov.w	r3, #4294967295
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	e00f      	b.n	800223e <FT6X06_GetState+0x5c>
  }
  else
  {
    /* Send back first ready X position to caller */
    State->TouchX = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 800221e:	7a3b      	ldrb	r3, [r7, #8]
 8002220:	021b      	lsls	r3, r3, #8
 8002222:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002226:	7a7a      	ldrb	r2, [r7, #9]
 8002228:	431a      	orrs	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 800222e:	7abb      	ldrb	r3, [r7, #10]
 8002230:	021b      	lsls	r3, r3, #8
 8002232:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002236:	7afa      	ldrb	r2, [r7, #11]
 8002238:	431a      	orrs	r2, r3
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	609a      	str	r2, [r3, #8]
  }
  
  return ret;
 800223e:	68fb      	ldr	r3, [r7, #12]
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <FT6X06_GetMultiTouchState>:
  * @param  pObj Component object pointer
  * @param  State Multi Touch structure pointer
  * @retval Component status.
  */
int32_t FT6X06_GetMultiTouchState(FT6X06_Object_t *pObj, FT6X06_MultiTouch_State_t *State)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  int32_t ret = FT6X06_OK;  
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
  uint8_t  data[12];
  
  State->TouchDetected = (uint32_t)FT6X06_DetectTouch(pObj);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f89d 	bl	8002396 <FT6X06_DetectTouch>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	601a      	str	r2, [r3, #0]
  
  if(ft6x06_read_reg(&pObj->Ctx, FT6X06_P1_XH_REG, data, (uint16_t)sizeof(data)) != FT6X06_OK)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f103 0018 	add.w	r0, r3, #24
 800226a:	f107 0208 	add.w	r2, r7, #8
 800226e:	230c      	movs	r3, #12
 8002270:	2103      	movs	r1, #3
 8002272:	f000 f8e4 	bl	800243e <ft6x06_read_reg>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <FT6X06_GetMultiTouchState+0x3c>
  {
    ret = FT6X06_ERROR;
 800227c:	f04f 33ff 	mov.w	r3, #4294967295
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	e03f      	b.n	8002304 <FT6X06_GetMultiTouchState+0xbc>
  }
  else
  {  
    /* Send back first ready X position to caller */
    State->TouchX[0] = (((uint32_t)data[0] & FT6X06_P1_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[1] & FT6X06_P1_XL_TP_BIT_MASK);
 8002284:	7a3b      	ldrb	r3, [r7, #8]
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800228c:	7a7a      	ldrb	r2, [r7, #9]
 800228e:	431a      	orrs	r2, r3
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	605a      	str	r2, [r3, #4]
    /* Send back first ready Y position to caller */
    State->TouchY[0] = (((uint32_t)data[2] & FT6X06_P1_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[3] & FT6X06_P1_YL_TP_BIT_MASK);
 8002294:	7abb      	ldrb	r3, [r7, #10]
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800229c:	7afa      	ldrb	r2, [r7, #11]
 800229e:	431a      	orrs	r2, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	60da      	str	r2, [r3, #12]
    /* Send back first ready Event to caller */  
    State->TouchEvent[0] = (((uint32_t)data[0] & FT6X06_P1_XH_EF_BIT_MASK) >> FT6X06_P1_XH_EF_BIT_POSITION);
 80022a4:	7a3b      	ldrb	r3, [r7, #8]
 80022a6:	099b      	lsrs	r3, r3, #6
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	461a      	mov	r2, r3
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	61da      	str	r2, [r3, #28]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[0] = ((uint32_t)data[4] & FT6X06_P1_WEIGHT_BIT_MASK);
 80022b0:	7b3b      	ldrb	r3, [r7, #12]
 80022b2:	461a      	mov	r2, r3
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	615a      	str	r2, [r3, #20]
    /* Send back first ready Area to caller */  
    State->TouchArea[0] = ((uint32_t)data[5] & FT6X06_P1_MISC_BIT_MASK) >> FT6X06_P1_MISC_BIT_POSITION;
 80022b8:	7b7b      	ldrb	r3, [r7, #13]
 80022ba:	091b      	lsrs	r3, r3, #4
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	461a      	mov	r2, r3
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	625a      	str	r2, [r3, #36]	@ 0x24
    
    /* Send back first ready X position to caller */
    State->TouchX[1] = (((uint32_t)data[6] & FT6X06_P2_XH_TP_BIT_MASK) << 8) | ((uint32_t)data[7] & FT6X06_P2_XL_TP_BIT_MASK);
 80022c4:	7bbb      	ldrb	r3, [r7, #14]
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80022cc:	7bfa      	ldrb	r2, [r7, #15]
 80022ce:	431a      	orrs	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	609a      	str	r2, [r3, #8]
    /* Send back first ready Y position to caller */
    State->TouchY[1] = (((uint32_t)data[8] & FT6X06_P2_YH_TP_BIT_MASK) << 8) | ((uint32_t)data[9] & FT6X06_P2_YL_TP_BIT_MASK);
 80022d4:	7c3b      	ldrb	r3, [r7, #16]
 80022d6:	021b      	lsls	r3, r3, #8
 80022d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80022dc:	7c7a      	ldrb	r2, [r7, #17]
 80022de:	431a      	orrs	r2, r3
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	611a      	str	r2, [r3, #16]
    /* Send back first ready Event to caller */  
    State->TouchEvent[1] = (((uint32_t)data[6] & FT6X06_P2_XH_EF_BIT_MASK) >> FT6X06_P2_XH_EF_BIT_POSITION);
 80022e4:	7bbb      	ldrb	r3, [r7, #14]
 80022e6:	099b      	lsrs	r3, r3, #6
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	621a      	str	r2, [r3, #32]
    /* Send back first ready Weight to caller */  
    State->TouchWeight[1] = ((uint32_t)data[10] & FT6X06_P2_WEIGHT_BIT_MASK);
 80022f0:	7cbb      	ldrb	r3, [r7, #18]
 80022f2:	461a      	mov	r2, r3
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	619a      	str	r2, [r3, #24]
    /* Send back first ready Area to caller */  
    State->TouchArea[1] = ((uint32_t)data[11] & FT6X06_P2_MISC_BIT_MASK) >> FT6X06_P2_MISC_BIT_POSITION;
 80022f8:	7cfb      	ldrb	r3, [r7, #19]
 80022fa:	091b      	lsrs	r3, r3, #4
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	461a      	mov	r2, r3
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  
  return ret;  
 8002304:	697b      	ldr	r3, [r7, #20]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3718      	adds	r7, #24
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <FT6X06_GetGesture>:
  * @param  pObj Component object pointer
  * @param  GestureId gesture ID
  * @retval Component status
  */
int32_t FT6X06_GetGesture(FT6X06_Object_t *pObj, uint8_t *GestureId)
{  
 800230e:	b580      	push	{r7, lr}
 8002310:	b082      	sub	sp, #8
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
 8002316:	6039      	str	r1, [r7, #0]
  return ft6x06_gest_id(&pObj->Ctx, GestureId);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3318      	adds	r3, #24
 800231c:	6839      	ldr	r1, [r7, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f000 f8bb 	bl	800249a <ft6x06_gest_id>
 8002324:	4603      	mov	r3, r0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <FT6X06_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_EnableIT(FT6X06_Object_t *pObj)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_TRIGGER);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	3318      	adds	r3, #24
 800233a:	2101      	movs	r1, #1
 800233c:	4618      	mov	r0, r3
 800233e:	f000 f941 	bl	80025c4 <ft6x06_g_mode>
 8002342:	4603      	mov	r3, r0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <FT6X06_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_DisableIT(FT6X06_Object_t *pObj)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  return ft6x06_g_mode(&pObj->Ctx, FT6X06_G_MODE_INTERRUPT_POLLING);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3318      	adds	r3, #24
 8002358:	2100      	movs	r1, #0
 800235a:	4618      	mov	r0, r3
 800235c:	f000 f932 	bl	80025c4 <ft6x06_g_mode>
 8002360:	4603      	mov	r3, r0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <FT6X06_ITStatus>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ITStatus(const FT6X06_Object_t *pObj)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <FT6X06_ClearIT>:
  *         @note : This feature is not supported by FT6X06.
  * @param  pObj Component object pointer
  * @retval Component status
  */
int32_t FT6X06_ClearIT(const FT6X06_Object_t *pObj)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  /* Always return FT6X06_OK as feature not supported by FT6X06 */
  return FT6X06_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <FT6X06_DetectTouch>:
  * @param  pObj Component object pointer
  * @retval Number of active touches detected (can be 0, 1 or 2) or FT6X06_ERROR
  *         in case of error
  */
static int32_t FT6X06_DetectTouch(FT6X06_Object_t *pObj)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b084      	sub	sp, #16
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t nb_touch;
  
  /* Read register FT6X06_TD_STAT_REG to check number of touches detection */
  if(ft6x06_td_status(&pObj->Ctx, &nb_touch) != FT6X06_OK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3318      	adds	r3, #24
 80023a2:	f107 020b 	add.w	r2, r7, #11
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 f886 	bl	80024ba <ft6x06_td_status>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <FT6X06_DetectTouch+0x26>
  {
    ret = FT6X06_ERROR;
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	e007      	b.n	80023cc <FT6X06_DetectTouch+0x36>
  }
  else
  {
    if(nb_touch > FT6X06_MAX_NB_TOUCH)
 80023bc:	7afb      	ldrb	r3, [r7, #11]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d902      	bls.n	80023c8 <FT6X06_DetectTouch+0x32>
    {
      /* If invalid number of touch detected, set it to zero */
      ret = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	e001      	b.n	80023cc <FT6X06_DetectTouch+0x36>
    }
    else
    {
      ret = (int32_t)nb_touch;
 80023c8:	7afb      	ldrb	r3, [r7, #11]
 80023ca:	60fb      	str	r3, [r7, #12]
    }
  }
  return ret;
 80023cc:	68fb      	ldr	r3, [r7, #12]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <ReadRegWrap>:
  * @param  pData The target register value to be read
  * @param  Length buffer size to be read
  * @retval Component status.
  */
static int32_t ReadRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 80023d6:	b590      	push	{r4, r7, lr}
 80023d8:	b087      	sub	sp, #28
 80023da:	af00      	add	r7, sp, #0
 80023dc:	60f8      	str	r0, [r7, #12]
 80023de:	607a      	str	r2, [r7, #4]
 80023e0:	461a      	mov	r2, r3
 80023e2:	460b      	mov	r3, r1
 80023e4:	72fb      	strb	r3, [r7, #11]
 80023e6:	4613      	mov	r3, r2
 80023e8:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	691c      	ldr	r4, [r3, #16]
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	8918      	ldrh	r0, [r3, #8]
 80023f6:	7afb      	ldrb	r3, [r7, #11]
 80023f8:	b299      	uxth	r1, r3
 80023fa:	893b      	ldrh	r3, [r7, #8]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	47a0      	blx	r4
 8002400:	4603      	mov	r3, r0
}
 8002402:	4618      	mov	r0, r3
 8002404:	371c      	adds	r7, #28
 8002406:	46bd      	mov	sp, r7
 8002408:	bd90      	pop	{r4, r7, pc}

0800240a <WriteRegWrap>:
  * @param  pData The target register value to be written
  * @param  Length buffer size to be written
  * @retval Component status.
  */
static int32_t WriteRegWrap(const void *handle, uint8_t Reg, uint8_t* pData, uint16_t Length)
{
 800240a:	b590      	push	{r4, r7, lr}
 800240c:	b087      	sub	sp, #28
 800240e:	af00      	add	r7, sp, #0
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	607a      	str	r2, [r7, #4]
 8002414:	461a      	mov	r2, r3
 8002416:	460b      	mov	r3, r1
 8002418:	72fb      	strb	r3, [r7, #11]
 800241a:	4613      	mov	r3, r2
 800241c:	813b      	strh	r3, [r7, #8]
  const FT6X06_Object_t *pObj = (const FT6X06_Object_t *)handle;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	68dc      	ldr	r4, [r3, #12]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	8918      	ldrh	r0, [r3, #8]
 800242a:	7afb      	ldrb	r3, [r7, #11]
 800242c:	b299      	uxth	r1, r3
 800242e:	893b      	ldrh	r3, [r7, #8]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	47a0      	blx	r4
 8002434:	4603      	mov	r3, r0
}
 8002436:	4618      	mov	r0, r3
 8002438:	371c      	adds	r7, #28
 800243a:	46bd      	mov	sp, r7
 800243c:	bd90      	pop	{r4, r7, pc}

0800243e <ft6x06_read_reg>:
*                 I2C or SPI reading functions
* Input         : Register Address, length of buffer
* Output        : pdata Read
*******************************************************************************/
int32_t ft6x06_read_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800243e:	b590      	push	{r4, r7, lr}
 8002440:	b085      	sub	sp, #20
 8002442:	af00      	add	r7, sp, #0
 8002444:	60f8      	str	r0, [r7, #12]
 8002446:	607a      	str	r2, [r7, #4]
 8002448:	461a      	mov	r2, r3
 800244a:	460b      	mov	r3, r1
 800244c:	72fb      	strb	r3, [r7, #11]
 800244e:	4613      	mov	r3, r2
 8002450:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	685c      	ldr	r4, [r3, #4]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6898      	ldr	r0, [r3, #8]
 800245a:	893b      	ldrh	r3, [r7, #8]
 800245c:	7af9      	ldrb	r1, [r7, #11]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	47a0      	blx	r4
 8002462:	4603      	mov	r3, r0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	bd90      	pop	{r4, r7, pc}

0800246c <ft6x06_write_reg>:
*                 I2C or SPI writing function
* Input         : Register Address, pdata to be written, length of buffer
* Output        : None
*******************************************************************************/
int32_t ft6x06_write_reg(const ft6x06_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint16_t length)
{
 800246c:	b590      	push	{r4, r7, lr}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	607a      	str	r2, [r7, #4]
 8002476:	461a      	mov	r2, r3
 8002478:	460b      	mov	r3, r1
 800247a:	72fb      	strb	r3, [r7, #11]
 800247c:	4613      	mov	r3, r2
 800247e:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681c      	ldr	r4, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6898      	ldr	r0, [r3, #8]
 8002488:	893b      	ldrh	r3, [r7, #8]
 800248a:	7af9      	ldrb	r1, [r7, #11]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	47a0      	blx	r4
 8002490:	4603      	mov	r3, r0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}

0800249a <ft6x06_gest_id>:
* Input          : Pointer to uint8_t
* Output         : Status of GEST_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_gest_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
  return ft6x06_read_reg(ctx, FT6X06_GEST_ID_REG, value, 1);
 80024a4:	2301      	movs	r3, #1
 80024a6:	683a      	ldr	r2, [r7, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffc7 	bl	800243e <ft6x06_read_reg>
 80024b0:	4603      	mov	r3, r0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <ft6x06_td_status>:
* Input          : Pointer to uint8_t
* Output         : Status of TD_STATUS register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_td_status(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b084      	sub	sp, #16
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
 80024c2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_TD_STAT_REG, (uint8_t *)value, 1);
 80024c4:	2301      	movs	r3, #1
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	2102      	movs	r1, #2
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff ffb7 	bl	800243e <ft6x06_read_reg>
 80024d0:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10a      	bne.n	80024ee <ft6x06_td_status+0x34>
  {
    *value &= FT6X06_TD_STATUS_BIT_MASK; 
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	f003 030f 	and.w	r3, r3, #15
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_TD_STATUS_BIT_POSITION; 
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	781a      	ldrb	r2, [r3, #0]
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <ft6x06_radian_value>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_radian_value(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_RADIAN_VALUE_REG, &value, 1);
 8002504:	1cfa      	adds	r2, r7, #3
 8002506:	2301      	movs	r3, #1
 8002508:	2191      	movs	r1, #145	@ 0x91
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f7ff ffae 	bl	800246c <ft6x06_write_reg>
 8002510:	4603      	mov	r3, r0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <ft6x06_offset_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	460b      	mov	r3, r1
 8002524:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_LR_REG, &value, 1);
 8002526:	1cfa      	adds	r2, r7, #3
 8002528:	2301      	movs	r3, #1
 800252a:	2192      	movs	r1, #146	@ 0x92
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f7ff ff9d 	bl	800246c <ft6x06_write_reg>
 8002532:	4603      	mov	r3, r0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <ft6x06_offset_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_offset_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_OFFSET_UD_REG, &value, 1);
 8002548:	1cfa      	adds	r2, r7, #3
 800254a:	2301      	movs	r3, #1
 800254c:	2193      	movs	r1, #147	@ 0x93
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7ff ff8c 	bl	800246c <ft6x06_write_reg>
 8002554:	4603      	mov	r3, r0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <ft6x06_disatnce_left_right>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_disatnce_left_right(const ft6x06_ctx_t *ctx, uint8_t value)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_LR_REG, &value, 1);
 800256a:	1cfa      	adds	r2, r7, #3
 800256c:	2301      	movs	r3, #1
 800256e:	2194      	movs	r1, #148	@ 0x94
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff ff7b 	bl	800246c <ft6x06_write_reg>
 8002576:	4603      	mov	r3, r0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <ft6x06_distance_up_down>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_up_down(const ft6x06_ctx_t *ctx, uint8_t value)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_UD_REG, &value, 1);
 800258c:	1cfa      	adds	r2, r7, #3
 800258e:	2301      	movs	r3, #1
 8002590:	2195      	movs	r1, #149	@ 0x95
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ff6a 	bl	800246c <ft6x06_write_reg>
 8002598:	4603      	mov	r3, r0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <ft6x06_distance_zoom>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_distance_zoom(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
 80025aa:	460b      	mov	r3, r1
 80025ac:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_DISTANCE_ZOOM_REG, &value, 1);
 80025ae:	1cfa      	adds	r2, r7, #3
 80025b0:	2301      	movs	r3, #1
 80025b2:	2196      	movs	r1, #150	@ 0x96
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ff59 	bl	800246c <ft6x06_write_reg>
 80025ba:	4603      	mov	r3, r0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <ft6x06_g_mode>:
* Input          : uint8_t
* Output         : None
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_g_mode(const ft6x06_ctx_t *ctx, uint8_t value)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
  return ft6x06_write_reg(ctx, FT6X06_GMODE_REG, &value, 1);
 80025d0:	1cfa      	adds	r2, r7, #3
 80025d2:	2301      	movs	r3, #1
 80025d4:	21a4      	movs	r1, #164	@ 0xa4
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7ff ff48 	bl	800246c <ft6x06_write_reg>
 80025dc:	4603      	mov	r3, r0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <ft6x06_chip_id>:
* Input          : Pointer to uint8_t
* Output         : Status of FT6X06_CHIP_ID register
* Return         : Status [FT6X06_ERROR, FT6X06_OK]
*******************************************************************************/
int32_t  ft6x06_chip_id(const ft6x06_ctx_t *ctx, uint8_t *value)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b084      	sub	sp, #16
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
  int32_t ret;
  
  ret = ft6x06_read_reg(ctx, FT6X06_CHIP_ID_REG, (uint8_t *)value, 1);
 80025f0:	2301      	movs	r3, #1
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	21a8      	movs	r1, #168	@ 0xa8
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff ff21 	bl	800243e <ft6x06_read_reg>
 80025fc:	60f8      	str	r0, [r7, #12]
  
  if(ret == 0)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d107      	bne.n	8002614 <ft6x06_chip_id+0x2e>
  {
    *value &= FT6X06_CHIP_ID_BIT_MASK; 
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	781a      	ldrb	r2, [r3, #0]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	701a      	strb	r2, [r3, #0]
    *value = *value >> FT6X06_CHIP_ID_BIT_POSITION; 
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 8002614:	68fb      	ldr	r3, [r7, #12]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <MX25LM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25LM51245G_GetFlashInfo(MX25LM51245G_Info_t *pInfo)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25LM51245G_FLASH_SIZE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800262c:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25LM51245G_SECTOR_64K;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002634:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SECTOR_64K);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800263c:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25LM51245G_SUBSECTOR_4K;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002644:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800264c:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25LM51245G_SUBSECTOR_4K;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002654:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800265c:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25LM51245G_PAGE_SIZE;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002664:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_PAGE_SIZE);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800266c:	621a      	str	r2, [r3, #32]

  return MX25LM51245G_OK;
 800266e:	2300      	movs	r3, #0
};
 8002670:	4618      	mov	r0, r3
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr

0800267c <MX25LM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25LM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                         MX25LM51245G_Transfer_t Rate)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b09c      	sub	sp, #112	@ 0x70
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	460b      	mov	r3, r1
 8002686:	70fb      	strb	r3, [r7, #3]
 8002688:	4613      	mov	r3, r2
 800268a:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
 800268c:	f107 0320 	add.w	r3, r7, #32
 8002690:	2250      	movs	r2, #80	@ 0x50
 8002692:	2100      	movs	r1, #0
 8002694:	4618      	mov	r0, r3
 8002696:	f00f ffcc 	bl	8012632 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 800269a:	f107 030c 	add.w	r3, r7, #12
 800269e:	2200      	movs	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
 80026a2:	605a      	str	r2, [r3, #4]
 80026a4:	609a      	str	r2, [r3, #8]
 80026a6:	60da      	str	r2, [r3, #12]
 80026a8:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 80026aa:	78fb      	ldrb	r3, [r7, #3]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d105      	bne.n	80026bc <MX25LM51245G_AutoPollingMemReady+0x40>
 80026b0:	78bb      	ldrb	r3, [r7, #2]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d102      	bne.n	80026bc <MX25LM51245G_AutoPollingMemReady+0x40>
  {
    return MX25LM51245G_ERROR;
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ba:	e08d      	b.n	80027d8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80026bc:	2300      	movs	r3, #0
 80026be:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <MX25LM51245G_AutoPollingMemReady+0x52>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <MX25LM51245G_AutoPollingMemReady+0x54>
 80026ce:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 80026d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80026d2:	78bb      	ldrb	r3, [r7, #2]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <MX25LM51245G_AutoPollingMemReady+0x60>
 80026d8:	2308      	movs	r3, #8
 80026da:	e000      	b.n	80026de <MX25LM51245G_AutoPollingMemReady+0x62>
 80026dc:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 80026de:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 80026e0:	78fb      	ldrb	r3, [r7, #3]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <MX25LM51245G_AutoPollingMemReady+0x6e>
 80026e6:	2300      	movs	r3, #0
 80026e8:	e000      	b.n	80026ec <MX25LM51245G_AutoPollingMemReady+0x70>
 80026ea:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 80026ec:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_STATUS_REG_CMD
                                 : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <MX25LM51245G_AutoPollingMemReady+0x7c>
 80026f4:	2305      	movs	r3, #5
 80026f6:	e001      	b.n	80026fc <MX25LM51245G_AutoPollingMemReady+0x80>
 80026f8:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 80026fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 80026fe:	78fb      	ldrb	r3, [r7, #3]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <MX25LM51245G_AutoPollingMemReady+0x8c>
 8002704:	2300      	movs	r3, #0
 8002706:	e001      	b.n	800270c <MX25LM51245G_AutoPollingMemReady+0x90>
 8002708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800270c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 800270e:	78bb      	ldrb	r3, [r7, #2]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d102      	bne.n	800271a <MX25LM51245G_AutoPollingMemReady+0x9e>
 8002714:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002718:	e000      	b.n	800271c <MX25LM51245G_AutoPollingMemReady+0xa0>
 800271a:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 800271c:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 800271e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002722:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address            = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002728:	2300      	movs	r3, #0
 800272a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 800272c:	78fb      	ldrb	r3, [r7, #3]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d102      	bne.n	8002738 <MX25LM51245G_AutoPollingMemReady+0xbc>
 8002732:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002736:	e001      	b.n	800273c <MX25LM51245G_AutoPollingMemReady+0xc0>
 8002738:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800273c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 800273e:	78bb      	ldrb	r3, [r7, #2]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d102      	bne.n	800274a <MX25LM51245G_AutoPollingMemReady+0xce>
 8002744:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002748:	e000      	b.n	800274c <MX25LM51245G_AutoPollingMemReady+0xd0>
 800274a:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 800274c:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 800274e:	78fb      	ldrb	r3, [r7, #3]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d006      	beq.n	8002762 <MX25LM51245G_AutoPollingMemReady+0xe6>
 8002754:	78bb      	ldrb	r3, [r7, #2]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d101      	bne.n	800275e <MX25LM51245G_AutoPollingMemReady+0xe2>
 800275a:	2305      	movs	r3, #5
 800275c:	e002      	b.n	8002764 <MX25LM51245G_AutoPollingMemReady+0xe8>
 800275e:	2304      	movs	r3, #4
 8002760:	e000      	b.n	8002764 <MX25LM51245G_AutoPollingMemReady+0xe8>
 8002762:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002764:	667b      	str	r3, [r7, #100]	@ 0x64
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002766:	78bb      	ldrb	r3, [r7, #2]
 8002768:	2b01      	cmp	r3, #1
 800276a:	d101      	bne.n	8002770 <MX25LM51245G_AutoPollingMemReady+0xf4>
 800276c:	2302      	movs	r3, #2
 800276e:	e000      	b.n	8002772 <MX25LM51245G_AutoPollingMemReady+0xf6>
 8002770:	2301      	movs	r3, #1
 8002772:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002774:	78bb      	ldrb	r3, [r7, #2]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d102      	bne.n	8002780 <MX25LM51245G_AutoPollingMemReady+0x104>
 800277a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800277e:	e000      	b.n	8002782 <MX25LM51245G_AutoPollingMemReady+0x106>
 8002780:	2300      	movs	r3, #0
 8002782:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002784:	2300      	movs	r3, #0
 8002786:	66fb      	str	r3, [r7, #108]	@ 0x6c

  s_config.MatchValue         = 0U;
 8002788:	2300      	movs	r3, #0
 800278a:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask          = MX25LM51245G_SR_WIP;
 800278c:	2301      	movs	r3, #1
 800278e:	613b      	str	r3, [r7, #16]
  s_config.MatchMode          = HAL_XSPI_MATCH_MODE_AND;
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime      = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 8002794:	2310      	movs	r3, #16
 8002796:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8002798:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800279c:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800279e:	f107 0320 	add.w	r3, r7, #32
 80027a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a6:	4619      	mov	r1, r3
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f00d ff13 	bl	80105d4 <HAL_XSPI_Command>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <MX25LM51245G_AutoPollingMemReady+0x13e>
  {
    return MX25LM51245G_ERROR;
 80027b4:	f04f 33ff 	mov.w	r3, #4294967295
 80027b8:	e00e      	b.n	80027d8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027ba:	f107 030c 	add.w	r3, r7, #12
 80027be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027c2:	4619      	mov	r1, r3
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f00e f8ab 	bl	8010920 <HAL_XSPI_AutoPolling>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <MX25LM51245G_AutoPollingMemReady+0x15a>
  {
    return MX25LM51245G_ERROR;
 80027d0:	f04f 33ff 	mov.w	r3, #4294967295
 80027d4:	e000      	b.n	80027d8 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  return MX25LM51245G_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3770      	adds	r7, #112	@ 0x70
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}

080027e0 <MX25LM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b09c      	sub	sp, #112	@ 0x70
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	70fb      	strb	r3, [r7, #3]
 80027ec:	4613      	mov	r3, r2
 80027ee:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
 80027f0:	f107 0320 	add.w	r3, r7, #32
 80027f4:	2250      	movs	r2, #80	@ 0x50
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f00f ff1a 	bl	8012632 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
 80027fe:	f107 030c 	add.w	r3, r7, #12
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d105      	bne.n	8002820 <MX25LM51245G_WriteEnable+0x40>
 8002814:	78bb      	ldrb	r3, [r7, #2]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d102      	bne.n	8002820 <MX25LM51245G_WriteEnable+0x40>
  {
    return MX25LM51245G_ERROR;
 800281a:	f04f 33ff 	mov.w	r3, #4294967295
 800281e:	e0ab      	b.n	8002978 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002820:	2300      	movs	r3, #0
 8002822:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002824:	2300      	movs	r3, #0
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <MX25LM51245G_WriteEnable+0x52>
 800282e:	2301      	movs	r3, #1
 8002830:	e000      	b.n	8002834 <MX25LM51245G_WriteEnable+0x54>
 8002832:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002834:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002836:	78bb      	ldrb	r3, [r7, #2]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d101      	bne.n	8002840 <MX25LM51245G_WriteEnable+0x60>
 800283c:	2308      	movs	r3, #8
 800283e:	e000      	b.n	8002842 <MX25LM51245G_WriteEnable+0x62>
 8002840:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002842:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002844:	78fb      	ldrb	r3, [r7, #3]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <MX25LM51245G_WriteEnable+0x6e>
 800284a:	2300      	movs	r3, #0
 800284c:	e000      	b.n	8002850 <MX25LM51245G_WriteEnable+0x70>
 800284e:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002850:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_ENABLE_CMD
                                 : MX25LM51245G_OCTA_WRITE_ENABLE_CMD;
 8002852:	78fb      	ldrb	r3, [r7, #3]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <MX25LM51245G_WriteEnable+0x7c>
 8002858:	2306      	movs	r3, #6
 800285a:	e001      	b.n	8002860 <MX25LM51245G_WriteEnable+0x80>
 800285c:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002860:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002862:	2300      	movs	r3, #0
 8002864:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002866:	2300      	movs	r3, #0
 8002868:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 800286a:	2300      	movs	r3, #0
 800286c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DummyCycles        = 0U;
 800286e:	2300      	movs	r3, #0
 8002870:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002876:	2300      	movs	r3, #0
 8002878:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800287a:	f107 0320 	add.w	r3, r7, #32
 800287e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002882:	4619      	mov	r1, r3
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f00d fea5 	bl	80105d4 <HAL_XSPI_Command>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d002      	beq.n	8002896 <MX25LM51245G_WriteEnable+0xb6>
  {
    return MX25LM51245G_ERROR;
 8002890:	f04f 33ff 	mov.w	r3, #4294967295
 8002894:	e070      	b.n	8002978 <MX25LM51245G_WriteEnable+0x198>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
                             ? MX25LM51245G_READ_STATUS_REG_CMD
                             : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <MX25LM51245G_WriteEnable+0xc0>
 800289c:	2305      	movs	r3, #5
 800289e:	e001      	b.n	80028a4 <MX25LM51245G_WriteEnable+0xc4>
 80028a0:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
 80028a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode    = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <MX25LM51245G_WriteEnable+0xd0>
 80028ac:	2300      	movs	r3, #0
 80028ae:	e001      	b.n	80028b4 <MX25LM51245G_WriteEnable+0xd4>
 80028b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
 80028b6:	78bb      	ldrb	r3, [r7, #2]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d102      	bne.n	80028c2 <MX25LM51245G_WriteEnable+0xe2>
 80028bc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80028c0:	e000      	b.n	80028c4 <MX25LM51245G_WriteEnable+0xe4>
 80028c2:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 80028c4:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth    = HAL_XSPI_ADDRESS_32_BITS;
 80028c6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80028ca:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address        = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode       = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d102      	bne.n	80028dc <MX25LM51245G_WriteEnable+0xfc>
 80028d6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028da:	e001      	b.n	80028e0 <MX25LM51245G_WriteEnable+0x100>
 80028dc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80028e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode    = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
 80028e2:	78bb      	ldrb	r3, [r7, #2]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d102      	bne.n	80028ee <MX25LM51245G_WriteEnable+0x10e>
 80028e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80028ec:	e000      	b.n	80028f0 <MX25LM51245G_WriteEnable+0x110>
 80028ee:	2300      	movs	r3, #0
 80028f0:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25LM51245G_DTR_TRANSFER)
 80028f2:	78fb      	ldrb	r3, [r7, #3]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d006      	beq.n	8002906 <MX25LM51245G_WriteEnable+0x126>
 80028f8:	78bb      	ldrb	r3, [r7, #2]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <MX25LM51245G_WriteEnable+0x122>
 80028fe:	2305      	movs	r3, #5
 8002900:	e002      	b.n	8002908 <MX25LM51245G_WriteEnable+0x128>
 8002902:	2304      	movs	r3, #4
 8002904:	e000      	b.n	8002908 <MX25LM51245G_WriteEnable+0x128>
 8002906:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
 8002908:	667b      	str	r3, [r7, #100]	@ 0x64
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 800290a:	78bb      	ldrb	r3, [r7, #2]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <MX25LM51245G_WriteEnable+0x134>
 8002910:	2302      	movs	r3, #2
 8002912:	e000      	b.n	8002916 <MX25LM51245G_WriteEnable+0x136>
 8002914:	2301      	movs	r3, #1
 8002916:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode        = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002918:	78bb      	ldrb	r3, [r7, #2]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d102      	bne.n	8002924 <MX25LM51245G_WriteEnable+0x144>
 800291e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002922:	e000      	b.n	8002926 <MX25LM51245G_WriteEnable+0x146>
 8002924:	2300      	movs	r3, #0
 8002926:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002928:	f107 0320 	add.w	r3, r7, #32
 800292c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002930:	4619      	mov	r1, r3
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f00d fe4e 	bl	80105d4 <HAL_XSPI_Command>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d002      	beq.n	8002944 <MX25LM51245G_WriteEnable+0x164>
  {
    return MX25LM51245G_ERROR;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295
 8002942:	e019      	b.n	8002978 <MX25LM51245G_WriteEnable+0x198>
  }

  s_config.MatchValue           = 2U;
 8002944:	2302      	movs	r3, #2
 8002946:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask            = 2U;
 8002948:	2302      	movs	r3, #2
 800294a:	613b      	str	r3, [r7, #16]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime        = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
 8002950:	2310      	movs	r3, #16
 8002952:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8002954:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002958:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800295a:	f107 030c 	add.w	r3, r7, #12
 800295e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002962:	4619      	mov	r1, r3
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f00d ffdb 	bl	8010920 <HAL_XSPI_AutoPolling>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <MX25LM51245G_WriteEnable+0x196>
  {
    return MX25LM51245G_ERROR;
 8002970:	f04f 33ff 	mov.w	r3, #4294967295
 8002974:	e000      	b.n	8002978 <MX25LM51245G_WriteEnable+0x198>
  }

  return MX25LM51245G_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3770      	adds	r7, #112	@ 0x70
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <MX25LM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25LM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                       MX25LM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b098      	sub	sp, #96	@ 0x60
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	607b      	str	r3, [r7, #4]
 800298a:	460b      	mov	r3, r1
 800298c:	72fb      	strb	r3, [r7, #11]
 800298e:	4613      	mov	r3, r2
 8002990:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002992:	f107 0310 	add.w	r3, r7, #16
 8002996:	2250      	movs	r2, #80	@ 0x50
 8002998:	2100      	movs	r1, #0
 800299a:	4618      	mov	r0, r3
 800299c:	f00f fe49 	bl	8012632 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 80029a0:	7afb      	ldrb	r3, [r7, #11]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <MX25LM51245G_WriteCfg2Register+0x32>
 80029a6:	7abb      	ldrb	r3, [r7, #10]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d102      	bne.n	80029b2 <MX25LM51245G_WriteCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 80029ac:	f04f 33ff 	mov.w	r3, #4294967295
 80029b0:	e077      	b.n	8002aa2 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80029b2:	2300      	movs	r3, #0
 80029b4:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80029b6:	2300      	movs	r3, #0
 80029b8:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80029ba:	7afb      	ldrb	r3, [r7, #11]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <MX25LM51245G_WriteCfg2Register+0x44>
 80029c0:	2301      	movs	r3, #1
 80029c2:	e000      	b.n	80029c6 <MX25LM51245G_WriteCfg2Register+0x46>
 80029c4:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 80029c6:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80029c8:	7abb      	ldrb	r3, [r7, #10]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <MX25LM51245G_WriteCfg2Register+0x52>
 80029ce:	2308      	movs	r3, #8
 80029d0:	e000      	b.n	80029d4 <MX25LM51245G_WriteCfg2Register+0x54>
 80029d2:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 80029d6:	7afb      	ldrb	r3, [r7, #11]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <MX25LM51245G_WriteCfg2Register+0x60>
 80029dc:	2300      	movs	r3, #0
 80029de:	e000      	b.n	80029e2 <MX25LM51245G_WriteCfg2Register+0x62>
 80029e0:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 80029e2:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_WRITE_CFG_REG2_CMD;
 80029e4:	7afb      	ldrb	r3, [r7, #11]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <MX25LM51245G_WriteCfg2Register+0x6e>
 80029ea:	2372      	movs	r3, #114	@ 0x72
 80029ec:	e001      	b.n	80029f2 <MX25LM51245G_WriteCfg2Register+0x72>
 80029ee:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 80029f2:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 80029f4:	7afb      	ldrb	r3, [r7, #11]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d102      	bne.n	8002a00 <MX25LM51245G_WriteCfg2Register+0x80>
 80029fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029fe:	e001      	b.n	8002a04 <MX25LM51245G_WriteCfg2Register+0x84>
 8002a00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002a06:	7abb      	ldrb	r3, [r7, #10]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d102      	bne.n	8002a12 <MX25LM51245G_WriteCfg2Register+0x92>
 8002a0c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a10:	e000      	b.n	8002a14 <MX25LM51245G_WriteCfg2Register+0x94>
 8002a12:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a14:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002a16:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002a20:	2300      	movs	r3, #0
 8002a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002a24:	7afb      	ldrb	r3, [r7, #11]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <MX25LM51245G_WriteCfg2Register+0xb0>
 8002a2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a2e:	e001      	b.n	8002a34 <MX25LM51245G_WriteCfg2Register+0xb4>
 8002a30:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a34:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002a36:	7abb      	ldrb	r3, [r7, #10]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d102      	bne.n	8002a42 <MX25LM51245G_WriteCfg2Register+0xc2>
 8002a3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002a40:	e000      	b.n	8002a44 <MX25LM51245G_WriteCfg2Register+0xc4>
 8002a42:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002a44:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = (Mode == MX25LM51245G_SPI_MODE) ? 1U : ((Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U);
 8002a4a:	7afb      	ldrb	r3, [r7, #11]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d006      	beq.n	8002a5e <MX25LM51245G_WriteCfg2Register+0xde>
 8002a50:	7abb      	ldrb	r3, [r7, #10]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d101      	bne.n	8002a5a <MX25LM51245G_WriteCfg2Register+0xda>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e002      	b.n	8002a60 <MX25LM51245G_WriteCfg2Register+0xe0>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <MX25LM51245G_WriteCfg2Register+0xe0>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002a62:	2300      	movs	r3, #0
 8002a64:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002a66:	2300      	movs	r3, #0
 8002a68:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a6a:	f107 0310 	add.w	r3, r7, #16
 8002a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a72:	4619      	mov	r1, r3
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f00d fdad 	bl	80105d4 <HAL_XSPI_Command>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d002      	beq.n	8002a86 <MX25LM51245G_WriteCfg2Register+0x106>
  {
    return MX25LM51245G_ERROR;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
 8002a84:	e00d      	b.n	8002aa2 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8a:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f00d fe30 	bl	80106f4 <HAL_XSPI_Transmit>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d002      	beq.n	8002aa0 <MX25LM51245G_WriteCfg2Register+0x120>
  {
    return MX25LM51245G_ERROR;
 8002a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9e:	e000      	b.n	8002aa2 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  return MX25LM51245G_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3760      	adds	r7, #96	@ 0x60
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <MX25LM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                      MX25LM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b098      	sub	sp, #96	@ 0x60
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	607b      	str	r3, [r7, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	72fb      	strb	r3, [r7, #11]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002abc:	f107 0310 	add.w	r3, r7, #16
 8002ac0:	2250      	movs	r2, #80	@ 0x50
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f00f fdb4 	bl	8012632 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002aca:	7afb      	ldrb	r3, [r7, #11]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d105      	bne.n	8002adc <MX25LM51245G_ReadCfg2Register+0x32>
 8002ad0:	7abb      	ldrb	r3, [r7, #10]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d102      	bne.n	8002adc <MX25LM51245G_ReadCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
 8002ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ada:	e081      	b.n	8002be0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002ae4:	7afb      	ldrb	r3, [r7, #11]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <MX25LM51245G_ReadCfg2Register+0x44>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <MX25LM51245G_ReadCfg2Register+0x46>
 8002aee:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002af0:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002af2:	7abb      	ldrb	r3, [r7, #10]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <MX25LM51245G_ReadCfg2Register+0x52>
 8002af8:	2308      	movs	r3, #8
 8002afa:	e000      	b.n	8002afe <MX25LM51245G_ReadCfg2Register+0x54>
 8002afc:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002b00:	7afb      	ldrb	r3, [r7, #11]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <MX25LM51245G_ReadCfg2Register+0x60>
 8002b06:	2300      	movs	r3, #0
 8002b08:	e000      	b.n	8002b0c <MX25LM51245G_ReadCfg2Register+0x62>
 8002b0a:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002b0c:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_READ_CFG_REG2_CMD;
 8002b0e:	7afb      	ldrb	r3, [r7, #11]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d101      	bne.n	8002b18 <MX25LM51245G_ReadCfg2Register+0x6e>
 8002b14:	2371      	movs	r3, #113	@ 0x71
 8002b16:	e001      	b.n	8002b1c <MX25LM51245G_ReadCfg2Register+0x72>
 8002b18:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002b1c:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
 8002b1e:	7afb      	ldrb	r3, [r7, #11]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d102      	bne.n	8002b2a <MX25LM51245G_ReadCfg2Register+0x80>
 8002b24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b28:	e001      	b.n	8002b2e <MX25LM51245G_ReadCfg2Register+0x84>
 8002b2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
 8002b30:	7abb      	ldrb	r3, [r7, #10]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d102      	bne.n	8002b3c <MX25LM51245G_ReadCfg2Register+0x92>
 8002b36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b3a:	e000      	b.n	8002b3e <MX25LM51245G_ReadCfg2Register+0x94>
 8002b3c:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002b3e:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8002b40:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b44:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = ReadAddr;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <MX25LM51245G_ReadCfg2Register+0xb0>
 8002b54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b58:	e001      	b.n	8002b5e <MX25LM51245G_ReadCfg2Register+0xb4>
 8002b5a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
 8002b60:	7abb      	ldrb	r3, [r7, #10]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d102      	bne.n	8002b6c <MX25LM51245G_ReadCfg2Register+0xc2>
 8002b66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002b6a:	e000      	b.n	8002b6e <MX25LM51245G_ReadCfg2Register+0xc4>
 8002b6c:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002b6e:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
 8002b70:	7afb      	ldrb	r3, [r7, #11]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d006      	beq.n	8002b84 <MX25LM51245G_ReadCfg2Register+0xda>
 8002b76:	7abb      	ldrb	r3, [r7, #10]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <MX25LM51245G_ReadCfg2Register+0xd6>
 8002b7c:	2305      	movs	r3, #5
 8002b7e:	e002      	b.n	8002b86 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002b80:	2304      	movs	r3, #4
 8002b82:	e000      	b.n	8002b86 <MX25LM51245G_ReadCfg2Register+0xdc>
 8002b84:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
 8002b86:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
 8002b88:	7abb      	ldrb	r3, [r7, #10]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d101      	bne.n	8002b92 <MX25LM51245G_ReadCfg2Register+0xe8>
 8002b8e:	2302      	movs	r3, #2
 8002b90:	e000      	b.n	8002b94 <MX25LM51245G_ReadCfg2Register+0xea>
 8002b92:	2301      	movs	r3, #1
 8002b94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8002b96:	7abb      	ldrb	r3, [r7, #10]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d102      	bne.n	8002ba2 <MX25LM51245G_ReadCfg2Register+0xf8>
 8002b9c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002ba0:	e000      	b.n	8002ba4 <MX25LM51245G_ReadCfg2Register+0xfa>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002baa:	f107 0310 	add.w	r3, r7, #16
 8002bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f00d fd0d 	bl	80105d4 <HAL_XSPI_Command>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d002      	beq.n	8002bc6 <MX25LM51245G_ReadCfg2Register+0x11c>
  {
    return MX25LM51245G_ERROR;
 8002bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc4:	e00c      	b.n	8002be0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f00d fe04 	bl	80107da <HAL_XSPI_Receive>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <MX25LM51245G_ReadCfg2Register+0x134>
  {
    return MX25LM51245G_ERROR;
 8002bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bdc:	e000      	b.n	8002be0 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  return MX25LM51245G_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3760      	adds	r7, #96	@ 0x60
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <MX25LM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b096      	sub	sp, #88	@ 0x58
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	70fb      	strb	r3, [r7, #3]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002bf8:	f107 0308 	add.w	r3, r7, #8
 8002bfc:	2250      	movs	r2, #80	@ 0x50
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f00f fd16 	bl	8012632 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002c06:	78fb      	ldrb	r3, [r7, #3]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d105      	bne.n	8002c18 <MX25LM51245G_ResetEnable+0x30>
 8002c0c:	78bb      	ldrb	r3, [r7, #2]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d102      	bne.n	8002c18 <MX25LM51245G_ResetEnable+0x30>
  {
    return MX25LM51245G_ERROR;
 8002c12:	f04f 33ff 	mov.w	r3, #4294967295
 8002c16:	e03b      	b.n	8002c90 <MX25LM51245G_ResetEnable+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <MX25LM51245G_ResetEnable+0x42>
 8002c26:	2301      	movs	r3, #1
 8002c28:	e000      	b.n	8002c2c <MX25LM51245G_ResetEnable+0x44>
 8002c2a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002c2c:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002c2e:	78bb      	ldrb	r3, [r7, #2]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <MX25LM51245G_ResetEnable+0x50>
 8002c34:	2308      	movs	r3, #8
 8002c36:	e000      	b.n	8002c3a <MX25LM51245G_ResetEnable+0x52>
 8002c38:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002c3a:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002c3c:	78fb      	ldrb	r3, [r7, #3]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <MX25LM51245G_ResetEnable+0x5e>
 8002c42:	2300      	movs	r3, #0
 8002c44:	e000      	b.n	8002c48 <MX25LM51245G_ResetEnable+0x60>
 8002c46:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002c48:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_ENABLE_CMD
                                 : MX25LM51245G_OCTA_RESET_ENABLE_CMD;
 8002c4a:	78fb      	ldrb	r3, [r7, #3]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <MX25LM51245G_ResetEnable+0x6c>
 8002c50:	2366      	movs	r3, #102	@ 0x66
 8002c52:	e001      	b.n	8002c58 <MX25LM51245G_ResetEnable+0x70>
 8002c54:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002c58:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002c62:	2300      	movs	r3, #0
 8002c64:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c72:	f107 0308 	add.w	r3, r7, #8
 8002c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f00d fca9 	bl	80105d4 <HAL_XSPI_Command>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <MX25LM51245G_ResetEnable+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8c:	e000      	b.n	8002c90 <MX25LM51245G_ResetEnable+0xa8>
  }

  return MX25LM51245G_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3758      	adds	r7, #88	@ 0x58
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <MX25LM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b096      	sub	sp, #88	@ 0x58
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	70fb      	strb	r3, [r7, #3]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
 8002ca8:	f107 0308 	add.w	r3, r7, #8
 8002cac:	2250      	movs	r2, #80	@ 0x50
 8002cae:	2100      	movs	r1, #0
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f00f fcbe 	bl	8012632 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
 8002cb6:	78fb      	ldrb	r3, [r7, #3]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d105      	bne.n	8002cc8 <MX25LM51245G_ResetMemory+0x30>
 8002cbc:	78bb      	ldrb	r3, [r7, #2]
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d102      	bne.n	8002cc8 <MX25LM51245G_ResetMemory+0x30>
  {
    return MX25LM51245G_ERROR;
 8002cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc6:	e03b      	b.n	8002d40 <MX25LM51245G_ResetMemory+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8002cd0:	78fb      	ldrb	r3, [r7, #3]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <MX25LM51245G_ResetMemory+0x42>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <MX25LM51245G_ResetMemory+0x44>
 8002cda:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
 8002cdc:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8002cde:	78bb      	ldrb	r3, [r7, #2]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <MX25LM51245G_ResetMemory+0x50>
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	e000      	b.n	8002cea <MX25LM51245G_ResetMemory+0x52>
 8002ce8:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
 8002cea:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8002cec:	78fb      	ldrb	r3, [r7, #3]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <MX25LM51245G_ResetMemory+0x5e>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e000      	b.n	8002cf8 <MX25LM51245G_ResetMemory+0x60>
 8002cf6:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
 8002cf8:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_MEMORY_CMD
                                 : MX25LM51245G_OCTA_RESET_MEMORY_CMD;
 8002cfa:	78fb      	ldrb	r3, [r7, #3]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <MX25LM51245G_ResetMemory+0x6c>
 8002d00:	2399      	movs	r3, #153	@ 0x99
 8002d02:	e001      	b.n	8002d08 <MX25LM51245G_ResetMemory+0x70>
 8002d04:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
 8002d08:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
 8002d16:	2300      	movs	r3, #0
 8002d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d22:	f107 0308 	add.w	r3, r7, #8
 8002d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f00d fc51 	bl	80105d4 <HAL_XSPI_Command>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <MX25LM51245G_ResetMemory+0xa6>
  {
    return MX25LM51245G_ERROR;
 8002d38:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3c:	e000      	b.n	8002d40 <MX25LM51245G_ResetMemory+0xa8>
  }

  return MX25LM51245G_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3758      	adds	r7, #88	@ 0x58
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <ST7789H2_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO pointer.
  * @retval Error status.
  */
int32_t ST7789H2_RegisterBusIO(ST7789H2_Object_t *pObj, ST7789H2_IO_t *pIO)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d103      	bne.n	8002d60 <ST7789H2_RegisterBusIO+0x18>
  {
    ret = ST7789H2_ERROR;
 8002d58:	f04f 33ff 	mov.w	r3, #4294967295
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	e033      	b.n	8002dc8 <ST7789H2_RegisterBusIO+0x80>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	891a      	ldrh	r2, [r3, #8]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	691a      	ldr	r2, [r3, #16]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	695a      	ldr	r2, [r3, #20]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	699a      	ldr	r2, [r3, #24]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	619a      	str	r2, [r3, #24]

    pObj->Ctx.ReadReg   = ST7789H2_ReadRegWrap;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd4 <ST7789H2_RegisterBusIO+0x8c>)
 8002d9c:	621a      	str	r2, [r3, #32]
    pObj->Ctx.WriteReg  = ST7789H2_WriteRegWrap;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd8 <ST7789H2_RegisterBusIO+0x90>)
 8002da2:	61da      	str	r2, [r3, #28]
    pObj->Ctx.SendData  = ST7789H2_SendDataWrap;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a0d      	ldr	r2, [pc, #52]	@ (8002ddc <ST7789H2_RegisterBusIO+0x94>)
 8002da8:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.handle    = pObj;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	629a      	str	r2, [r3, #40]	@ 0x28

    if (pObj->IO.Init != NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d004      	beq.n	8002dc2 <ST7789H2_RegisterBusIO+0x7a>
    {
      ret = pObj->IO.Init();
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4798      	blx	r3
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	e002      	b.n	8002dc8 <ST7789H2_RegisterBusIO+0x80>
    }
    else
    {
      ret = ST7789H2_ERROR;
 8002dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	08003d53 	.word	0x08003d53
 8002dd8:	08003d81 	.word	0x08003d81
 8002ddc:	08003daf 	.word	0x08003daf

08002de0 <ST7789H2_Init>:
  * @param  ColorCoding Color coding.
  * @param  Orientation Orientation.
  * @retval Component status.
  */
int32_t ST7789H2_Init(ST7789H2_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08c      	sub	sp, #48	@ 0x30
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t parameter[28];

  if (pObj->IsInitialized == 0U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f040 8235 	bne.w	8003266 <ST7789H2_Init+0x486>
  {
    /* Sleep In Command */
    parameter[1] = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	747b      	strb	r3, [r7, #17]
    parameter[0] = ST7789H2_SLEEP_IN;
 8002e00:	2310      	movs	r3, #16
 8002e02:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	331c      	adds	r3, #28
 8002e08:	f107 0110 	add.w	r1, r7, #16
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f001 f823 	bl	8003e5a <st7789h2_send_data>
 8002e14:	4602      	mov	r2, r0
 8002e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e18:	4413      	add	r3, r2
 8002e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 8002e1c:	210a      	movs	r1, #10
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 ffd7 	bl	8003dd2 <ST7789H2_Delay>

    /* SW Reset Command */
    parameter[0] = ST7789H2_SW_RESET;
 8002e24:	2301      	movs	r3, #1
 8002e26:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	331c      	adds	r3, #28
 8002e2c:	f107 0110 	add.w	r1, r7, #16
 8002e30:	2201      	movs	r2, #1
 8002e32:	4618      	mov	r0, r3
 8002e34:	f001 f811 	bl	8003e5a <st7789h2_send_data>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3c:	4413      	add	r3, r2
 8002e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 200ms */
    ST7789H2_Delay(pObj, 200);
 8002e40:	21c8      	movs	r1, #200	@ 0xc8
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f000 ffc5 	bl	8003dd2 <ST7789H2_Delay>

    /* Sleep Out Command */
    parameter[0] = ST7789H2_SLEEP_OUT;
 8002e48:	2311      	movs	r3, #17
 8002e4a:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	331c      	adds	r3, #28
 8002e50:	f107 0110 	add.w	r1, r7, #16
 8002e54:	2201      	movs	r2, #1
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 ffff 	bl	8003e5a <st7789h2_send_data>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e60:	4413      	add	r3, r2
 8002e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Wait for 120ms */
    ST7789H2_Delay(pObj, 120);
 8002e64:	2178      	movs	r1, #120	@ 0x78
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 ffb3 	bl	8003dd2 <ST7789H2_Delay>

    /* Memory access control */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d102      	bne.n	8002e78 <ST7789H2_Init+0x98>
    {
      parameter[0] = 0x00; /* MY = 0, MX = 0, MV = 0 */
 8002e72:	2300      	movs	r3, #0
 8002e74:	743b      	strb	r3, [r7, #16]
 8002e76:	e00d      	b.n	8002e94 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d102      	bne.n	8002e84 <ST7789H2_Init+0xa4>
    {
      parameter[0] = 0xA0; /* MY = 1, MX = 0, MV = 1 */
 8002e7e:	23a0      	movs	r3, #160	@ 0xa0
 8002e80:	743b      	strb	r3, [r7, #16]
 8002e82:	e007      	b.n	8002e94 <ST7789H2_Init+0xb4>
    }
    else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d102      	bne.n	8002e90 <ST7789H2_Init+0xb0>
    {
      parameter[0] = 0xC0; /* MY = 1, MX = 1, MV = 0 */
 8002e8a:	23c0      	movs	r3, #192	@ 0xc0
 8002e8c:	743b      	strb	r3, [r7, #16]
 8002e8e:	e001      	b.n	8002e94 <ST7789H2_Init+0xb4>
    }
    else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
    {
      parameter[0] = 0x60; /* MY = 0, MX = 1, MV = 1 */
 8002e90:	2360      	movs	r3, #96	@ 0x60
 8002e92:	743b      	strb	r3, [r7, #16]
    }
    parameter[1] = 0x00;
 8002e94:	2300      	movs	r3, #0
 8002e96:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f103 001c 	add.w	r0, r3, #28
 8002e9e:	f107 0210 	add.w	r2, r7, #16
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	2136      	movs	r1, #54	@ 0x36
 8002ea6:	f000 ffc3 	bl	8003e30 <st7789h2_write_reg>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eae:	4413      	add	r3, r2
 8002eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Color mode 16bits/pixel */
    parameter[0] = (uint8_t) ColorCoding;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_COLOR_MODE, parameter, 1);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f103 001c 	add.w	r0, r3, #28
 8002ebe:	f107 0210 	add.w	r2, r7, #16
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	213a      	movs	r1, #58	@ 0x3a
 8002ec6:	f000 ffb3 	bl	8003e30 <st7789h2_write_reg>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ece:	4413      	add	r3, r2
 8002ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Display inversion On */
    parameter[0] = ST7789H2_DISPLAY_INVERSION_ON;
 8002ed2:	2321      	movs	r3, #33	@ 0x21
 8002ed4:	743b      	strb	r3, [r7, #16]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	331c      	adds	r3, #28
 8002eda:	f107 0110 	add.w	r1, r7, #16
 8002ede:	2201      	movs	r2, #1
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 ffba 	bl	8003e5a <st7789h2_send_data>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eea:	4413      	add	r3, r2
 8002eec:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set Column address CASET */
    if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d110      	bne.n	8002f16 <ST7789H2_Init+0x136>
    {
      parameter[0] = 0x00; /* XS[15:8] */
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* XS[7:0] */
 8002efc:	2350      	movs	r3, #80	@ 0x50
 8002efe:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f00:	2300      	movs	r3, #0
 8002f02:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* XE[15:8] */
 8002f04:	2301      	movs	r3, #1
 8002f06:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* XE[7:0] */
 8002f0c:	233f      	movs	r3, #63	@ 0x3f
 8002f0e:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f10:	2300      	movs	r3, #0
 8002f12:	75fb      	strb	r3, [r7, #23]
 8002f14:	e00f      	b.n	8002f36 <ST7789H2_Init+0x156>
    }
    else
    {
      parameter[0] = 0x00; /* XS[15:8] */
 8002f16:	2300      	movs	r3, #0
 8002f18:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* XS[7:0] */
 8002f1e:	2300      	movs	r3, #0
 8002f20:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f22:	2300      	movs	r3, #0
 8002f24:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* XE[15:8] */
 8002f26:	2300      	movs	r3, #0
 8002f28:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* XE[7:0] */
 8002f2e:	23ef      	movs	r3, #239	@ 0xef
 8002f30:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f32:	2300      	movs	r3, #0
 8002f34:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f103 001c 	add.w	r0, r3, #28
 8002f3c:	f107 0210 	add.w	r2, r7, #16
 8002f40:	2304      	movs	r3, #4
 8002f42:	212a      	movs	r1, #42	@ 0x2a
 8002f44:	f000 ff74 	bl	8003e30 <st7789h2_write_reg>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4c:	4413      	add	r3, r2
 8002f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set Row address RASET */
    if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d110      	bne.n	8002f78 <ST7789H2_Init+0x198>
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8002f56:	2300      	movs	r3, #0
 8002f58:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x50; /* YS[7:0] */
 8002f5e:	2350      	movs	r3, #80	@ 0x50
 8002f60:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f62:	2300      	movs	r3, #0
 8002f64:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x01; /* YE[15:8] */
 8002f66:	2301      	movs	r3, #1
 8002f68:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0x3F; /* YE[7:0] */
 8002f6e:	233f      	movs	r3, #63	@ 0x3f
 8002f70:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f72:	2300      	movs	r3, #0
 8002f74:	75fb      	strb	r3, [r7, #23]
 8002f76:	e00f      	b.n	8002f98 <ST7789H2_Init+0x1b8>
    }
    else
    {
      parameter[0] = 0x00; /* YS[15:8] */
 8002f78:	2300      	movs	r3, #0
 8002f7a:	743b      	strb	r3, [r7, #16]
      parameter[1] = 0x00;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	747b      	strb	r3, [r7, #17]
      parameter[2] = 0x00; /* YS[7:0] */
 8002f80:	2300      	movs	r3, #0
 8002f82:	74bb      	strb	r3, [r7, #18]
      parameter[3] = 0x00;
 8002f84:	2300      	movs	r3, #0
 8002f86:	74fb      	strb	r3, [r7, #19]
      parameter[4] = 0x00; /* YE[15:8] */
 8002f88:	2300      	movs	r3, #0
 8002f8a:	753b      	strb	r3, [r7, #20]
      parameter[5] = 0x00;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	757b      	strb	r3, [r7, #21]
      parameter[6] = 0xEF; /* YE[7:0] */
 8002f90:	23ef      	movs	r3, #239	@ 0xef
 8002f92:	75bb      	strb	r3, [r7, #22]
      parameter[7] = 0x00;
 8002f94:	2300      	movs	r3, #0
 8002f96:	75fb      	strb	r3, [r7, #23]
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f103 001c 	add.w	r0, r3, #28
 8002f9e:	f107 0210 	add.w	r2, r7, #16
 8002fa2:	2304      	movs	r3, #4
 8002fa4:	212b      	movs	r1, #43	@ 0x2b
 8002fa6:	f000 ff43 	bl	8003e30 <st7789h2_write_reg>
 8002faa:	4602      	mov	r2, r0
 8002fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fae:	4413      	add	r3, r2
 8002fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Frame rate setting ----------------------------*/
    /* PORCH control setting */
    parameter[0] = 0x0C;
 8002fb2:	230c      	movs	r3, #12
 8002fb4:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0x0C;
 8002fba:	230c      	movs	r3, #12
 8002fbc:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	74fb      	strb	r3, [r7, #19]
    parameter[4] = 0x00;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	753b      	strb	r3, [r7, #20]
    parameter[5] = 0x00;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	757b      	strb	r3, [r7, #21]
    parameter[6] = 0x33;
 8002fca:	2333      	movs	r3, #51	@ 0x33
 8002fcc:	75bb      	strb	r3, [r7, #22]
    parameter[7] = 0x00;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	75fb      	strb	r3, [r7, #23]
    parameter[8] = 0x33;
 8002fd2:	2333      	movs	r3, #51	@ 0x33
 8002fd4:	763b      	strb	r3, [r7, #24]
    parameter[9] = 0x00;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	767b      	strb	r3, [r7, #25]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PORCH_CTRL, parameter, 5);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f103 001c 	add.w	r0, r3, #28
 8002fe0:	f107 0210 	add.w	r2, r7, #16
 8002fe4:	2305      	movs	r3, #5
 8002fe6:	21b2      	movs	r1, #178	@ 0xb2
 8002fe8:	f000 ff22 	bl	8003e30 <st7789h2_write_reg>
 8002fec:	4602      	mov	r2, r0
 8002fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff0:	4413      	add	r3, r2
 8002ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* GATE control setting */
    parameter[0] = 0x35;
 8002ff4:	2335      	movs	r3, #53	@ 0x35
 8002ff6:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_GATE_CTRL, parameter, 1);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f103 001c 	add.w	r0, r3, #28
 8003002:	f107 0210 	add.w	r2, r7, #16
 8003006:	2301      	movs	r3, #1
 8003008:	21b7      	movs	r1, #183	@ 0xb7
 800300a:	f000 ff11 	bl	8003e30 <st7789h2_write_reg>
 800300e:	4602      	mov	r2, r0
 8003010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003012:	4413      	add	r3, r2
 8003014:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Power setting ---------------------------------*/
    /* VCOM setting */
    parameter[0] = 0x1F;
 8003016:	231f      	movs	r3, #31
 8003018:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800301a:	2300      	movs	r3, #0
 800301c:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VCOM_SET, parameter, 1);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f103 001c 	add.w	r0, r3, #28
 8003024:	f107 0210 	add.w	r2, r7, #16
 8003028:	2301      	movs	r3, #1
 800302a:	21bb      	movs	r1, #187	@ 0xbb
 800302c:	f000 ff00 	bl	8003e30 <st7789h2_write_reg>
 8003030:	4602      	mov	r2, r0
 8003032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003034:	4413      	add	r3, r2
 8003036:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* LCM Control setting */
    parameter[0] = 0x2C;
 8003038:	232c      	movs	r3, #44	@ 0x2c
 800303a:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800303c:	2300      	movs	r3, #0
 800303e:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_LCM_CTRL, parameter, 1);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f103 001c 	add.w	r0, r3, #28
 8003046:	f107 0210 	add.w	r2, r7, #16
 800304a:	2301      	movs	r3, #1
 800304c:	21c0      	movs	r1, #192	@ 0xc0
 800304e:	f000 feef 	bl	8003e30 <st7789h2_write_reg>
 8003052:	4602      	mov	r2, r0
 8003054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003056:	4413      	add	r3, r2
 8003058:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV and VRH Command Enable */
    parameter[0] = 0x01;
 800305a:	2301      	movs	r3, #1
 800305c:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800305e:	2300      	movs	r3, #0
 8003060:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xC3;
 8003062:	23c3      	movs	r3, #195	@ 0xc3
 8003064:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 8003066:	2300      	movs	r3, #0
 8003068:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_VRH_EN, parameter, 2);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f103 001c 	add.w	r0, r3, #28
 8003070:	f107 0210 	add.w	r2, r7, #16
 8003074:	2302      	movs	r3, #2
 8003076:	21c2      	movs	r1, #194	@ 0xc2
 8003078:	f000 feda 	bl	8003e30 <st7789h2_write_reg>
 800307c:	4602      	mov	r2, r0
 800307e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003080:	4413      	add	r3, r2
 8003082:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* VDV Set */
    parameter[0] = 0x20;
 8003084:	2320      	movs	r3, #32
 8003086:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 8003088:	2300      	movs	r3, #0
 800308a:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_VDV_SET, parameter, 1);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f103 001c 	add.w	r0, r3, #28
 8003092:	f107 0210 	add.w	r2, r7, #16
 8003096:	2301      	movs	r3, #1
 8003098:	21c4      	movs	r1, #196	@ 0xc4
 800309a:	f000 fec9 	bl	8003e30 <st7789h2_write_reg>
 800309e:	4602      	mov	r2, r0
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	4413      	add	r3, r2
 80030a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Frame Rate Control in normal mode */
    parameter[0] = 0x0F;
 80030a6:	230f      	movs	r3, #15
 80030a8:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80030aa:	2300      	movs	r3, #0
 80030ac:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_FR_CTRL, parameter, 1);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f103 001c 	add.w	r0, r3, #28
 80030b4:	f107 0210 	add.w	r2, r7, #16
 80030b8:	2301      	movs	r3, #1
 80030ba:	21c6      	movs	r1, #198	@ 0xc6
 80030bc:	f000 feb8 	bl	8003e30 <st7789h2_write_reg>
 80030c0:	4602      	mov	r2, r0
 80030c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c4:	4413      	add	r3, r2
 80030c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Power Control */
    parameter[0] = 0xA4;
 80030c8:	23a4      	movs	r3, #164	@ 0xa4
 80030ca:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 80030cc:	2300      	movs	r3, #0
 80030ce:	747b      	strb	r3, [r7, #17]
    parameter[2] = 0xA1;
 80030d0:	23a1      	movs	r3, #161	@ 0xa1
 80030d2:	74bb      	strb	r3, [r7, #18]
    parameter[3] = 0x00;
 80030d4:	2300      	movs	r3, #0
 80030d6:	74fb      	strb	r3, [r7, #19]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_POWER_CTRL, parameter, 2);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f103 001c 	add.w	r0, r3, #28
 80030de:	f107 0210 	add.w	r2, r7, #16
 80030e2:	2302      	movs	r3, #2
 80030e4:	21d0      	movs	r1, #208	@ 0xd0
 80030e6:	f000 fea3 	bl	8003e30 <st7789h2_write_reg>
 80030ea:	4602      	mov	r2, r0
 80030ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ee:	4413      	add	r3, r2
 80030f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*--------------- ST7789H2 Gamma setting ---------------------------------*/
    /* Positive Voltage Gamma Control */
    parameter[0]  = 0xD0;
 80030f2:	23d0      	movs	r3, #208	@ 0xd0
 80030f4:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 80030f6:	2300      	movs	r3, #0
 80030f8:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 80030fa:	2308      	movs	r3, #8
 80030fc:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 80030fe:	2300      	movs	r3, #0
 8003100:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x11;
 8003102:	2311      	movs	r3, #17
 8003104:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 8003106:	2300      	movs	r3, #0
 8003108:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 800310a:	2308      	movs	r3, #8
 800310c:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 800310e:	2300      	movs	r3, #0
 8003110:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x0C;
 8003112:	230c      	movs	r3, #12
 8003114:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 8003116:	2300      	movs	r3, #0
 8003118:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x15;
 800311a:	2315      	movs	r3, #21
 800311c:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 800311e:	2300      	movs	r3, #0
 8003120:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 8003122:	2339      	movs	r3, #57	@ 0x39
 8003124:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 8003126:	2300      	movs	r3, #0
 8003128:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x33;
 800312a:	2333      	movs	r3, #51	@ 0x33
 800312c:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 800312e:	2300      	movs	r3, #0
 8003130:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x50;
 8003132:	2350      	movs	r3, #80	@ 0x50
 8003134:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 8003138:	2300      	movs	r3, #0
 800313a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x36;
 800313e:	2336      	movs	r3, #54	@ 0x36
 8003140:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 8003144:	2300      	movs	r3, #0
 8003146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x13;
 800314a:	2313      	movs	r3, #19
 800314c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 8003150:	2300      	movs	r3, #0
 8003152:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 8003156:	2314      	movs	r3, #20
 8003158:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 800315c:	2300      	movs	r3, #0
 800315e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x29;
 8003162:	2329      	movs	r3, #41	@ 0x29
 8003164:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 8003168:	2300      	movs	r3, #0
 800316a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x2D;
 800316e:	232d      	movs	r3, #45	@ 0x2d
 8003170:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 8003174:	2300      	movs	r3, #0
 8003176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_PV_GAMMA_CTRL, parameter, 14);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f103 001c 	add.w	r0, r3, #28
 8003180:	f107 0210 	add.w	r2, r7, #16
 8003184:	230e      	movs	r3, #14
 8003186:	21e0      	movs	r1, #224	@ 0xe0
 8003188:	f000 fe52 	bl	8003e30 <st7789h2_write_reg>
 800318c:	4602      	mov	r2, r0
 800318e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003190:	4413      	add	r3, r2
 8003192:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Negative Voltage Gamma Control */
    parameter[0]  = 0xD0;
 8003194:	23d0      	movs	r3, #208	@ 0xd0
 8003196:	743b      	strb	r3, [r7, #16]
    parameter[1]  = 0x00;
 8003198:	2300      	movs	r3, #0
 800319a:	747b      	strb	r3, [r7, #17]
    parameter[2]  = 0x08;
 800319c:	2308      	movs	r3, #8
 800319e:	74bb      	strb	r3, [r7, #18]
    parameter[3]  = 0x00;
 80031a0:	2300      	movs	r3, #0
 80031a2:	74fb      	strb	r3, [r7, #19]
    parameter[4]  = 0x10;
 80031a4:	2310      	movs	r3, #16
 80031a6:	753b      	strb	r3, [r7, #20]
    parameter[5]  = 0x00;
 80031a8:	2300      	movs	r3, #0
 80031aa:	757b      	strb	r3, [r7, #21]
    parameter[6]  = 0x08;
 80031ac:	2308      	movs	r3, #8
 80031ae:	75bb      	strb	r3, [r7, #22]
    parameter[7]  = 0x00;
 80031b0:	2300      	movs	r3, #0
 80031b2:	75fb      	strb	r3, [r7, #23]
    parameter[8]  = 0x06;
 80031b4:	2306      	movs	r3, #6
 80031b6:	763b      	strb	r3, [r7, #24]
    parameter[9]  = 0x00;
 80031b8:	2300      	movs	r3, #0
 80031ba:	767b      	strb	r3, [r7, #25]
    parameter[10] = 0x06;
 80031bc:	2306      	movs	r3, #6
 80031be:	76bb      	strb	r3, [r7, #26]
    parameter[11] = 0x00;
 80031c0:	2300      	movs	r3, #0
 80031c2:	76fb      	strb	r3, [r7, #27]
    parameter[12] = 0x39;
 80031c4:	2339      	movs	r3, #57	@ 0x39
 80031c6:	773b      	strb	r3, [r7, #28]
    parameter[13] = 0x00;
 80031c8:	2300      	movs	r3, #0
 80031ca:	777b      	strb	r3, [r7, #29]
    parameter[14] = 0x44;
 80031cc:	2344      	movs	r3, #68	@ 0x44
 80031ce:	77bb      	strb	r3, [r7, #30]
    parameter[15] = 0x00;
 80031d0:	2300      	movs	r3, #0
 80031d2:	77fb      	strb	r3, [r7, #31]
    parameter[16] = 0x51;
 80031d4:	2351      	movs	r3, #81	@ 0x51
 80031d6:	f887 3020 	strb.w	r3, [r7, #32]
    parameter[17] = 0x00;
 80031da:	2300      	movs	r3, #0
 80031dc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    parameter[18] = 0x0B;
 80031e0:	230b      	movs	r3, #11
 80031e2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    parameter[19] = 0x00;
 80031e6:	2300      	movs	r3, #0
 80031e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    parameter[20] = 0x16;
 80031ec:	2316      	movs	r3, #22
 80031ee:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    parameter[21] = 0x00;
 80031f2:	2300      	movs	r3, #0
 80031f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    parameter[22] = 0x14;
 80031f8:	2314      	movs	r3, #20
 80031fa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    parameter[23] = 0x00;
 80031fe:	2300      	movs	r3, #0
 8003200:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    parameter[24] = 0x2F;
 8003204:	232f      	movs	r3, #47	@ 0x2f
 8003206:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    parameter[25] = 0x00;
 800320a:	2300      	movs	r3, #0
 800320c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    parameter[26] = 0x31;
 8003210:	2331      	movs	r3, #49	@ 0x31
 8003212:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    parameter[27] = 0x00;
 8003216:	2300      	movs	r3, #0
 8003218:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_NV_GAMMA_CTRL, parameter, 14);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f103 001c 	add.w	r0, r3, #28
 8003222:	f107 0210 	add.w	r2, r7, #16
 8003226:	230e      	movs	r3, #14
 8003228:	21e1      	movs	r1, #225	@ 0xe1
 800322a:	f000 fe01 	bl	8003e30 <st7789h2_write_reg>
 800322e:	4602      	mov	r2, r0
 8003230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003232:	4413      	add	r3, r2
 8003234:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
    parameter[0] = 0x01;
 8003236:	2301      	movs	r3, #1
 8003238:	743b      	strb	r3, [r7, #16]
    parameter[1] = 0x00;
 800323a:	2300      	movs	r3, #0
 800323c:	747b      	strb	r3, [r7, #17]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_TE_LINE_ON, parameter, 1);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f103 001c 	add.w	r0, r3, #28
 8003244:	f107 0210 	add.w	r2, r7, #16
 8003248:	2301      	movs	r3, #1
 800324a:	2135      	movs	r1, #53	@ 0x35
 800324c:	f000 fdf0 	bl	8003e30 <st7789h2_write_reg>
 8003250:	4602      	mov	r2, r0
 8003252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003254:	4413      	add	r3, r2
 8003256:	62fb      	str	r3, [r7, #44]	@ 0x2c

    pObj->IsInitialized = 1U;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    pObj->Orientation   = Orientation;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  if (ret != ST7789H2_OK)
 8003266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <ST7789H2_Init+0x492>
  {
    ret = ST7789H2_ERROR;
 800326c:	f04f 33ff 	mov.w	r3, #4294967295
 8003270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  return ret;
 8003272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003274:	4618      	mov	r0, r3
 8003276:	3730      	adds	r7, #48	@ 0x30
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}

0800327c <ST7789H2_DeInit>:
  * @brief  De-Initialize the st7789h2 LCD Component.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DeInit(ST7789H2_Object_t *pObj)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  if (pObj->IsInitialized != 0U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800328e:	2b00      	cmp	r3, #0
 8003290:	d01e      	beq.n	80032d0 <ST7789H2_DeInit+0x54>
  {
    ret += ST7789H2_DisplayOff(pObj);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f879 	bl	800338a <ST7789H2_DisplayOff>
 8003298:	4602      	mov	r2, r0
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4413      	add	r3, r2
 800329e:	60fb      	str	r3, [r7, #12]

    /* Power Off sequence ----------------------------------------------------*/
    /* Sleep In Command */
    parameter[1] = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	727b      	strb	r3, [r7, #9]
    parameter[0] = ST7789H2_SLEEP_IN;
 80032a4:	2310      	movs	r3, #16
 80032a6:	723b      	strb	r3, [r7, #8]
    ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	331c      	adds	r3, #28
 80032ac:	f107 0108 	add.w	r1, r7, #8
 80032b0:	2201      	movs	r2, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 fdd1 	bl	8003e5a <st7789h2_send_data>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4413      	add	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]
    /* Wait for 10ms */
    ST7789H2_Delay(pObj, 10);
 80032c0:	210a      	movs	r1, #10
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 fd85 	bl	8003dd2 <ST7789H2_Delay>

    pObj->IsInitialized = 0;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  }

  if (ret != ST7789H2_OK)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d002      	beq.n	80032dc <ST7789H2_DeInit+0x60>
  {
    ret = ST7789H2_ERROR;
 80032d6:	f04f 33ff 	mov.w	r3, #4294967295
 80032da:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80032dc:	68fb      	ldr	r3, [r7, #12]
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <ST7789H2_ReadID>:
  * @param  pObj pointer to component object.
  * @param  Id   pointer to component id.
  * @retval Component status.
  */
int32_t ST7789H2_ReadID(ST7789H2_Object_t *pObj, uint32_t *Id)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t st7789h2_id[4] = {0};
 80032f0:	2300      	movs	r3, #0
 80032f2:	60bb      	str	r3, [r7, #8]

  /* Get ID from component */
  ret = st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_ID1, st7789h2_id, 2);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f103 001c 	add.w	r0, r3, #28
 80032fa:	f107 0208 	add.w	r2, r7, #8
 80032fe:	2302      	movs	r3, #2
 8003300:	21da      	movs	r1, #218	@ 0xda
 8003302:	f000 fd80 	bl	8003e06 <st7789h2_read_reg>
 8003306:	60f8      	str	r0, [r7, #12]

  *Id = (uint32_t)st7789h2_id[2] | ((uint32_t)st7789h2_id[3] << 8U);
 8003308:	7abb      	ldrb	r3, [r7, #10]
 800330a:	461a      	mov	r2, r3
 800330c:	7afb      	ldrb	r3, [r7, #11]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	431a      	orrs	r2, r3
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d002      	beq.n	8003322 <ST7789H2_ReadID+0x3c>
  {
    ret = ST7789H2_ERROR;
 800331c:	f04f 33ff 	mov.w	r3, #4294967295
 8003320:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003322:	68fb      	ldr	r3, [r7, #12]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <ST7789H2_DisplayOn>:
  * @brief  Set the display on.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOn(ST7789H2_Object_t *pObj)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  parameter[1] = 0x00U;
 8003338:	2300      	movs	r3, #0
 800333a:	727b      	strb	r3, [r7, #9]

  /* Display ON command */
  parameter[0] = ST7789H2_DISPLAY_ON;
 800333c:	2329      	movs	r3, #41	@ 0x29
 800333e:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	331c      	adds	r3, #28
 8003344:	f107 0108 	add.w	r1, r7, #8
 8003348:	2201      	movs	r2, #1
 800334a:	4618      	mov	r0, r3
 800334c:	f000 fd85 	bl	8003e5a <st7789h2_send_data>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4413      	add	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]

  /* Sleep Out command */
  parameter[0] = ST7789H2_SLEEP_OUT;
 8003358:	2311      	movs	r3, #17
 800335a:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	331c      	adds	r3, #28
 8003360:	f107 0108 	add.w	r1, r7, #8
 8003364:	2201      	movs	r2, #1
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fd77 	bl	8003e5a <st7789h2_send_data>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	4413      	add	r3, r2
 8003372:	60fb      	str	r3, [r7, #12]

  if (ret != ST7789H2_OK)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d002      	beq.n	8003380 <ST7789H2_DisplayOn+0x54>
  {
    ret = ST7789H2_ERROR;
 800337a:	f04f 33ff 	mov.w	r3, #4294967295
 800337e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003380:	68fb      	ldr	r3, [r7, #12]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}

0800338a <ST7789H2_DisplayOff>:
  * @brief  Set the display off.
  * @param  pObj pointer to component object.
  * @retval Component status.
  */
int32_t ST7789H2_DisplayOff(ST7789H2_Object_t *pObj)
{
 800338a:	b580      	push	{r7, lr}
 800338c:	b084      	sub	sp, #16
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  int32_t ret = ST7789H2_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	60fb      	str	r3, [r7, #12]
  uint8_t parameter[2];

  /* Display OFF command */
  parameter[0] = 0xFEU;
 8003396:	23fe      	movs	r3, #254	@ 0xfe
 8003398:	723b      	strb	r3, [r7, #8]
  parameter[1] = 0x00U;
 800339a:	2300      	movs	r3, #0
 800339c:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_DISPLAY_OFF_PWR_SAVE, parameter, 1);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f103 001c 	add.w	r0, r3, #28
 80033a4:	f107 0208 	add.w	r2, r7, #8
 80033a8:	2301      	movs	r3, #1
 80033aa:	21bd      	movs	r1, #189	@ 0xbd
 80033ac:	f000 fd40 	bl	8003e30 <st7789h2_write_reg>
 80033b0:	4602      	mov	r2, r0
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4413      	add	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Sleep In Command */
  parameter[0] = ST7789H2_SLEEP_IN;
 80033b8:	2310      	movs	r3, #16
 80033ba:	723b      	strb	r3, [r7, #8]
  ret += st7789h2_send_data(&pObj->Ctx, parameter, 1);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	331c      	adds	r3, #28
 80033c0:	f107 0108 	add.w	r1, r7, #8
 80033c4:	2201      	movs	r2, #1
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 fd47 	bl	8003e5a <st7789h2_send_data>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4413      	add	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Wait for 10ms */
  ST7789H2_Delay(pObj, 10);
 80033d4:	210a      	movs	r1, #10
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 fcfb 	bl	8003dd2 <ST7789H2_Delay>

  if (ret != ST7789H2_OK)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d002      	beq.n	80033e8 <ST7789H2_DisplayOff+0x5e>
  {
    ret = ST7789H2_ERROR;
 80033e2:	f04f 33ff 	mov.w	r3, #4294967295
 80033e6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80033e8:	68fb      	ldr	r3, [r7, #12]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <ST7789H2_SetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Display brightness to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetBrightness(const ST7789H2_Object_t *pObj, uint32_t Brightness)
{
 80033f2:	b480      	push	{r7}
 80033f4:	b083      	sub	sp, #12
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
 80033fa:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 80033fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <ST7789H2_GetBrightness>:
  * @param  pObj Pointer to component object.
  * @param  Brightness Current display brightness.
  * @retval Component status.
  */
int32_t ST7789H2_GetBrightness(const ST7789H2_Object_t *pObj, const uint32_t *Brightness)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return ST7789H2_ERROR;
 8003416:	f04f 33ff 	mov.w	r3, #4294967295
}
 800341a:	4618      	mov	r0, r3
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr

08003426 <ST7789H2_SetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Display orientation to be set.
  * @retval Component status.
  */
int32_t ST7789H2_SetOrientation(ST7789H2_Object_t *pObj, uint32_t Orientation)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b084      	sub	sp, #16
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
 800342e:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]
  uint8_t   parameter[2];

  /* Memory access control */
  if (Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <ST7789H2_SetOrientation+0x1a>
  {
    parameter[0] = 0x00U; /* MY = 0, MX = 0, MV = 0 */
 800343a:	2300      	movs	r3, #0
 800343c:	723b      	strb	r3, [r7, #8]
 800343e:	e00d      	b.n	800345c <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d102      	bne.n	800344c <ST7789H2_SetOrientation+0x26>
  {
    parameter[0] = 0xA0U; /* MY = 1, MX = 0, MV = 1 */
 8003446:	23a0      	movs	r3, #160	@ 0xa0
 8003448:	723b      	strb	r3, [r7, #8]
 800344a:	e007      	b.n	800345c <ST7789H2_SetOrientation+0x36>
  }
  else if (Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	2b02      	cmp	r3, #2
 8003450:	d102      	bne.n	8003458 <ST7789H2_SetOrientation+0x32>
  {
    parameter[0] = 0xC0U; /* MY = 1, MX = 1, MV = 0 */
 8003452:	23c0      	movs	r3, #192	@ 0xc0
 8003454:	723b      	strb	r3, [r7, #8]
 8003456:	e001      	b.n	800345c <ST7789H2_SetOrientation+0x36>
  }
  else /* Orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180 */
  {
    parameter[0] = 0x60U; /* MY = 0, MX = 1, MV = 1 */
 8003458:	2360      	movs	r3, #96	@ 0x60
 800345a:	723b      	strb	r3, [r7, #8]
  }
  parameter[1] = 0x00U;
 800345c:	2300      	movs	r3, #0
 800345e:	727b      	strb	r3, [r7, #9]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f103 001c 	add.w	r0, r3, #28
 8003466:	f107 0208 	add.w	r2, r7, #8
 800346a:	2301      	movs	r3, #1
 800346c:	2136      	movs	r1, #54	@ 0x36
 800346e:	f000 fcdf 	bl	8003e30 <st7789h2_write_reg>
 8003472:	4602      	mov	r2, r0
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4413      	add	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  pObj->Orientation = Orientation;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30

  return ret;
 8003480:	68fb      	ldr	r3, [r7, #12]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <ST7789H2_GetOrientation>:
  * @param  pObj Pointer to component object.
  * @param  Orientation Current display orientation.
  * @retval Component status.
  */
int32_t ST7789H2_GetOrientation(ST7789H2_Object_t *pObj, uint32_t *Orientation)
{
 800348a:	b480      	push	{r7}
 800348c:	b085      	sub	sp, #20
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
 8003492:	6039      	str	r1, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	60fb      	str	r3, [r7, #12]

  *Orientation = pObj->Orientation;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	601a      	str	r2, [r3, #0]

  return ret;
 80034a0:	68fb      	ldr	r3, [r7, #12]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <ST7789H2_SetCursor>:
  * @param  Xpos X position on LCD.
  * @param  Ypos Y position on LCD.
  * @retval Component status.
  */
int32_t ST7789H2_SetCursor(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b088      	sub	sp, #32
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
  int32_t ret = ST7789H2_OK;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[8];

  /* CASET: Column Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d116      	bne.n	80034f4 <ST7789H2_SetCursor+0x46>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);  /* XS[15:8] */
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	3350      	adds	r3, #80	@ 0x50
 80034ca:	0a1b      	lsrs	r3, r3, #8
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80034d0:	2300      	movs	r3, #0
 80034d2:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);         /* XS[7:0] */
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	3350      	adds	r3, #80	@ 0x50
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80034de:	2300      	movs	r3, #0
 80034e0:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* XE[15:8] */
 80034e2:	2301      	movs	r3, #1
 80034e4:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80034e6:	2300      	movs	r3, #0
 80034e8:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* XE[7:0] */
 80034ea:	233f      	movs	r3, #63	@ 0x3f
 80034ec:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80034ee:	2300      	movs	r3, #0
 80034f0:	76fb      	strb	r3, [r7, #27]
 80034f2:	e012      	b.n	800351a <ST7789H2_SetCursor+0x6c>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);  /* XS[15:8] */
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	0a1b      	lsrs	r3, r3, #8
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80034fc:	2300      	movs	r3, #0
 80034fe:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;        /* XS[7:0] */
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003506:	2300      	movs	r3, #0
 8003508:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* XE[15:8] */
 800350a:	2300      	movs	r3, #0
 800350c:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 800350e:	2300      	movs	r3, #0
 8003510:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* XE[7:0] */
 8003512:	23ef      	movs	r3, #239	@ 0xef
 8003514:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003516:	2300      	movs	r3, #0
 8003518:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f103 001c 	add.w	r0, r3, #28
 8003520:	f107 0214 	add.w	r2, r7, #20
 8003524:	2304      	movs	r3, #4
 8003526:	212a      	movs	r1, #42	@ 0x2a
 8003528:	f000 fc82 	bl	8003e30 <st7789h2_write_reg>
 800352c:	4602      	mov	r2, r0
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	4413      	add	r3, r2
 8003532:	61fb      	str	r3, [r7, #28]

  /* RASET: Row Address Set */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003538:	2b02      	cmp	r3, #2
 800353a:	d116      	bne.n	800356a <ST7789H2_SetCursor+0xbc>
  {
    parameter[0] = (uint8_t)((Ypos + 0x50U) >> 8);  /* YS[15:8] */
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3350      	adds	r3, #80	@ 0x50
 8003540:	0a1b      	lsrs	r3, r3, #8
 8003542:	b2db      	uxtb	r3, r3
 8003544:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003546:	2300      	movs	r3, #0
 8003548:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Ypos + 0x50U);         /* YS[7:0] */
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	3350      	adds	r3, #80	@ 0x50
 8003550:	b2db      	uxtb	r3, r3
 8003552:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003554:	2300      	movs	r3, #0
 8003556:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01;                            /* YE[15:8] */
 8003558:	2301      	movs	r3, #1
 800355a:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 800355c:	2300      	movs	r3, #0
 800355e:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F;                            /* YE[7:0] */
 8003560:	233f      	movs	r3, #63	@ 0x3f
 8003562:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003564:	2300      	movs	r3, #0
 8003566:	76fb      	strb	r3, [r7, #27]
 8003568:	e012      	b.n	8003590 <ST7789H2_SetCursor+0xe2>
  }
  else
  {
    parameter[0] = (uint8_t)(Ypos >> 8);  /* YS[15:8] */
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	0a1b      	lsrs	r3, r3, #8
 800356e:	b2db      	uxtb	r3, r3
 8003570:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003572:	2300      	movs	r3, #0
 8003574:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Ypos;        /* YS[7:0] */
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	b2db      	uxtb	r3, r3
 800357a:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800357c:	2300      	movs	r3, #0
 800357e:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00;                  /* YE[15:8] */
 8003580:	2300      	movs	r3, #0
 8003582:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003584:	2300      	movs	r3, #0
 8003586:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF;                  /* YE[7:0] */
 8003588:	23ef      	movs	r3, #239	@ 0xef
 800358a:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800358c:	2300      	movs	r3, #0
 800358e:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f103 001c 	add.w	r0, r3, #28
 8003596:	f107 0214 	add.w	r2, r7, #20
 800359a:	2304      	movs	r3, #4
 800359c:	212b      	movs	r1, #43	@ 0x2b
 800359e:	f000 fc47 	bl	8003e30 <st7789h2_write_reg>
 80035a2:	4602      	mov	r2, r0
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	4413      	add	r3, r2
 80035a8:	61fb      	str	r3, [r7, #28]

  if (ret != ST7789H2_OK)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d002      	beq.n	80035b6 <ST7789H2_SetCursor+0x108>
  {
    ret = ST7789H2_ERROR;
 80035b0:	f04f 33ff 	mov.w	r3, #4294967295
 80035b4:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80035b6:	69fb      	ldr	r3, [r7, #28]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3720      	adds	r7, #32
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <ST7789H2_DrawBitmap>:
  * @param  Ypos Y position on LCD.
  * @param  pBmp Pointer to bitmap.
  * @retval Component status.
  */
int32_t ST7789H2_DrawBitmap(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b08e      	sub	sp, #56	@ 0x38
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size;
  uint32_t width, height;
  uint32_t Ystart, Ystop;

  /* Read file size */
  size = ((uint32_t)pBmp[5] << 24) | ((uint32_t)pBmp[4] << 16) | ((uint32_t)pBmp[3] << 8) | (uint32_t)pBmp[2];
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	3305      	adds	r3, #5
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	061a      	lsls	r2, r3, #24
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	3304      	adds	r3, #4
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	041b      	lsls	r3, r3, #16
 80035e2:	431a      	orrs	r2, r3
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	3303      	adds	r3, #3
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	021b      	lsls	r3, r3, #8
 80035ec:	4313      	orrs	r3, r2
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	3202      	adds	r2, #2
 80035f2:	7812      	ldrb	r2, [r2, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Get bitmap data address offset */
  index = ((uint32_t)pBmp[13] << 24) | ((uint32_t)pBmp[12] << 16) | ((uint32_t)pBmp[11] << 8) | (uint32_t)pBmp[10];
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	330d      	adds	r3, #13
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	061a      	lsls	r2, r3, #24
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	330c      	adds	r3, #12
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	041b      	lsls	r3, r3, #16
 8003608:	431a      	orrs	r2, r3
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	330b      	adds	r3, #11
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	4313      	orrs	r3, r2
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	320a      	adds	r2, #10
 8003618:	7812      	ldrb	r2, [r2, #0]
 800361a:	4313      	orrs	r3, r2
 800361c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Get image width */
  width = ((uint32_t)pBmp[21] << 24) | ((uint32_t)pBmp[20] << 16) | ((uint32_t)pBmp[19] << 8) | (uint32_t)pBmp[18];
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	3315      	adds	r3, #21
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	061a      	lsls	r2, r3, #24
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	3314      	adds	r3, #20
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	041b      	lsls	r3, r3, #16
 800362e:	431a      	orrs	r2, r3
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	3313      	adds	r3, #19
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	021b      	lsls	r3, r3, #8
 8003638:	4313      	orrs	r3, r2
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	3212      	adds	r2, #18
 800363e:	7812      	ldrb	r2, [r2, #0]
 8003640:	4313      	orrs	r3, r2
 8003642:	623b      	str	r3, [r7, #32]
  width--;
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	3b01      	subs	r3, #1
 8003648:	623b      	str	r3, [r7, #32]
  /* Get image height */
  height = ((uint32_t)pBmp[25] << 24) | ((uint32_t)pBmp[24] << 16) | ((uint32_t)pBmp[23] << 8) | (uint32_t)pBmp[22];
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	3319      	adds	r3, #25
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	061a      	lsls	r2, r3, #24
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	3318      	adds	r3, #24
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	041b      	lsls	r3, r3, #16
 800365a:	431a      	orrs	r2, r3
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	3317      	adds	r3, #23
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	4313      	orrs	r3, r2
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	3216      	adds	r2, #22
 800366a:	7812      	ldrb	r2, [r2, #0]
 800366c:	4313      	orrs	r3, r2
 800366e:	61fb      	str	r3, [r7, #28]
  height--;
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	3b01      	subs	r3, #1
 8003674:	61fb      	str	r3, [r7, #28]
  /* Get size of data */
  size = size - index;
 8003676:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	62bb      	str	r3, [r7, #40]	@ 0x28
  size = size / 2U;
 800367e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003680:	085b      	lsrs	r3, r3, #1
 8003682:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute new Y start and stop values */
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10c      	bne.n	80036a6 <ST7789H2_DrawBitmap+0xe6>
  {
    Ystart = 319U - (Ypos + height);
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	4413      	add	r3, r2
 8003692:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8003696:	3301      	adds	r3, #1
 8003698:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - Ypos;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80036a0:	3301      	adds	r3, #1
 80036a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036a4:	e018      	b.n	80036d8 <ST7789H2_DrawBitmap+0x118>
  }
  else if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d10a      	bne.n	80036c4 <ST7789H2_DrawBitmap+0x104>
  {
    Ystart = 319U - (Ypos + 0x50U + height);
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	4413      	add	r3, r2
 80036b4:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036b8:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 319U - (Ypos + 0x50U);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036c2:	e009      	b.n	80036d8 <ST7789H2_DrawBitmap+0x118>
  }
  else
  {
    Ystart = 239U - (Ypos + height);
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	4413      	add	r3, r2
 80036ca:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036ce:	633b      	str	r3, [r7, #48]	@ 0x30
    Ystop  = 239U - Ypos;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80036d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d122      	bne.n	8003726 <ST7789H2_DrawBitmap+0x166>
  {
    parameter[0] = (uint8_t)((Xpos + 0x50U) >> 8);          /* XS[15:8] */
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	3350      	adds	r3, #80	@ 0x50
 80036e4:	0a1b      	lsrs	r3, r3, #8
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80036ea:	2300      	movs	r3, #0
 80036ec:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t)(Xpos + 0x50U);                 /* XS[7:0] */
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	3350      	adds	r3, #80	@ 0x50
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80036f8:	2300      	movs	r3, #0
 80036fa:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width + 0x50U) >> 8);  /* XE[15:8] */
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	4413      	add	r3, r2
 8003702:	3350      	adds	r3, #80	@ 0x50
 8003704:	0a1b      	lsrs	r3, r3, #8
 8003706:	b2db      	uxtb	r3, r3
 8003708:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 800370a:	2300      	movs	r3, #0
 800370c:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width + 0x50U);         /* XE[7:0] */
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	6a3b      	ldr	r3, [r7, #32]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	4413      	add	r3, r2
 8003718:	b2db      	uxtb	r3, r3
 800371a:	3350      	adds	r3, #80	@ 0x50
 800371c:	b2db      	uxtb	r3, r3
 800371e:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 8003720:	2300      	movs	r3, #0
 8003722:	76fb      	strb	r3, [r7, #27]
 8003724:	e01b      	b.n	800375e <ST7789H2_DrawBitmap+0x19e>
  }
  else
  {
    parameter[0] = (uint8_t)(Xpos >> 8);            /* XS[15:8] */
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	b2db      	uxtb	r3, r3
 800372c:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 800372e:	2300      	movs	r3, #0
 8003730:	757b      	strb	r3, [r7, #21]
    parameter[2] = (uint8_t) Xpos;                  /* XS[7:0] */
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 8003738:	2300      	movs	r3, #0
 800373a:	75fb      	strb	r3, [r7, #23]
    parameter[4] = (uint8_t)((Xpos + width) >> 8);  /* XE[15:8] */
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	6a3b      	ldr	r3, [r7, #32]
 8003740:	4413      	add	r3, r2
 8003742:	0a1b      	lsrs	r3, r3, #8
 8003744:	b2db      	uxtb	r3, r3
 8003746:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003748:	2300      	movs	r3, #0
 800374a:	767b      	strb	r3, [r7, #25]
    parameter[6] = (uint8_t)(Xpos + width);         /* XE[7:0] */
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	4413      	add	r3, r2
 8003756:	b2db      	uxtb	r3, r3
 8003758:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800375a:	2300      	movs	r3, #0
 800375c:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f103 001c 	add.w	r0, r3, #28
 8003764:	f107 0214 	add.w	r2, r7, #20
 8003768:	2304      	movs	r3, #4
 800376a:	212a      	movs	r1, #42	@ 0x2a
 800376c:	f000 fb60 	bl	8003e30 <st7789h2_write_reg>
 8003770:	4602      	mov	r2, r0
 8003772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003774:	4413      	add	r3, r2
 8003776:	637b      	str	r3, [r7, #52]	@ 0x34
  parameter[0] = (uint8_t)(Ystart >> 8);  /* YS[15:8] */
 8003778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377a:	0a1b      	lsrs	r3, r3, #8
 800377c:	b2db      	uxtb	r3, r3
 800377e:	753b      	strb	r3, [r7, #20]
  parameter[1] = 0x00;
 8003780:	2300      	movs	r3, #0
 8003782:	757b      	strb	r3, [r7, #21]
  parameter[2] = (uint8_t) Ystart;        /* YS[7:0] */
 8003784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003786:	b2db      	uxtb	r3, r3
 8003788:	75bb      	strb	r3, [r7, #22]
  parameter[3] = 0x00;
 800378a:	2300      	movs	r3, #0
 800378c:	75fb      	strb	r3, [r7, #23]
  parameter[4] = (uint8_t)(Ystop >> 8);   /* YE[15:8] */
 800378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003790:	0a1b      	lsrs	r3, r3, #8
 8003792:	b2db      	uxtb	r3, r3
 8003794:	763b      	strb	r3, [r7, #24]
  parameter[5] = 0x00;
 8003796:	2300      	movs	r3, #0
 8003798:	767b      	strb	r3, [r7, #25]
  parameter[6] = (uint8_t) Ystop;         /* YE[7:0] */
 800379a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800379c:	b2db      	uxtb	r3, r3
 800379e:	76bb      	strb	r3, [r7, #26]
  parameter[7] = 0x00;
 80037a0:	2300      	movs	r3, #0
 80037a2:	76fb      	strb	r3, [r7, #27]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f103 001c 	add.w	r0, r3, #28
 80037aa:	f107 0214 	add.w	r2, r7, #20
 80037ae:	2304      	movs	r3, #4
 80037b0:	212b      	movs	r1, #43	@ 0x2b
 80037b2:	f000 fb3d 	bl	8003e30 <st7789h2_write_reg>
 80037b6:	4602      	mov	r2, r0
 80037b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037ba:	4413      	add	r3, r2
 80037bc:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <ST7789H2_DrawBitmap+0x20e>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d117      	bne.n	80037fe <ST7789H2_DrawBitmap+0x23e>
  {
    /* Memory access control: Invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x80U : 0x40U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <ST7789H2_DrawBitmap+0x21a>
 80037d6:	2380      	movs	r3, #128	@ 0x80
 80037d8:	e000      	b.n	80037dc <ST7789H2_DrawBitmap+0x21c>
 80037da:	2340      	movs	r3, #64	@ 0x40
 80037dc:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 80037de:	2300      	movs	r3, #0
 80037e0:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f103 001c 	add.w	r0, r3, #28
 80037e8:	f107 0214 	add.w	r2, r7, #20
 80037ec:	2301      	movs	r3, #1
 80037ee:	2136      	movs	r1, #54	@ 0x36
 80037f0:	f000 fb1e 	bl	8003e30 <st7789h2_write_reg>
 80037f4:	4602      	mov	r2, r0
 80037f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f8:	4413      	add	r3, r2
 80037fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80037fc:	e016      	b.n	800382c <ST7789H2_DrawBitmap+0x26c>
  }
  else
  {
    /* Memory access control: Invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xE0U : 0x20U;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <ST7789H2_DrawBitmap+0x24a>
 8003806:	23e0      	movs	r3, #224	@ 0xe0
 8003808:	e000      	b.n	800380c <ST7789H2_DrawBitmap+0x24c>
 800380a:	2320      	movs	r3, #32
 800380c:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 800380e:	2300      	movs	r3, #0
 8003810:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f103 001c 	add.w	r0, r3, #28
 8003818:	f107 0214 	add.w	r2, r7, #20
 800381c:	2301      	movs	r3, #1
 800381e:	2136      	movs	r1, #54	@ 0x36
 8003820:	f000 fb06 	bl	8003e30 <st7789h2_write_reg>
 8003824:	4602      	mov	r2, r0
 8003826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003828:	4413      	add	r3, r2
 800382a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Write GRAM */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, &pBmp[index], size);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f103 001c 	add.w	r0, r3, #28
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	441a      	add	r2, r3
 8003838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800383a:	212c      	movs	r1, #44	@ 0x2c
 800383c:	f000 faf8 	bl	8003e30 <st7789h2_write_reg>
 8003840:	4602      	mov	r2, r0
 8003842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003844:	4413      	add	r3, r2
 8003846:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Restore GRAM Area - Partial Display Control */
  if (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384c:	2b01      	cmp	r3, #1
 800384e:	d110      	bne.n	8003872 <ST7789H2_DrawBitmap+0x2b2>
  {
    parameter[0] = 0x00; /* XS[15:8] */
 8003850:	2300      	movs	r3, #0
 8003852:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003854:	2300      	movs	r3, #0
 8003856:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* XS[7:0] */
 8003858:	2350      	movs	r3, #80	@ 0x50
 800385a:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800385c:	2300      	movs	r3, #0
 800385e:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* XE[15:8] */
 8003860:	2301      	movs	r3, #1
 8003862:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003864:	2300      	movs	r3, #0
 8003866:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* XE[7:0] */
 8003868:	233f      	movs	r3, #63	@ 0x3f
 800386a:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800386c:	2300      	movs	r3, #0
 800386e:	76fb      	strb	r3, [r7, #27]
 8003870:	e00f      	b.n	8003892 <ST7789H2_DrawBitmap+0x2d2>
  }
  else
  {
    parameter[0] = 0x00; /* XS[15:8] */
 8003872:	2300      	movs	r3, #0
 8003874:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 8003876:	2300      	movs	r3, #0
 8003878:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* XS[7:0] */
 800387a:	2300      	movs	r3, #0
 800387c:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 800387e:	2300      	movs	r3, #0
 8003880:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* XE[15:8] */
 8003882:	2300      	movs	r3, #0
 8003884:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 8003886:	2300      	movs	r3, #0
 8003888:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* XE[7:0] */
 800388a:	23ef      	movs	r3, #239	@ 0xef
 800388c:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 800388e:	2300      	movs	r3, #0
 8003890:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_CASET, parameter, 4);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f103 001c 	add.w	r0, r3, #28
 8003898:	f107 0214 	add.w	r2, r7, #20
 800389c:	2304      	movs	r3, #4
 800389e:	212a      	movs	r1, #42	@ 0x2a
 80038a0:	f000 fac6 	bl	8003e30 <st7789h2_write_reg>
 80038a4:	4602      	mov	r2, r0
 80038a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a8:	4413      	add	r3, r2
 80038aa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d110      	bne.n	80038d6 <ST7789H2_DrawBitmap+0x316>
  {
    parameter[0] = 0x00; /* YS[15:8] */
 80038b4:	2300      	movs	r3, #0
 80038b6:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80038b8:	2300      	movs	r3, #0
 80038ba:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x50; /* YS[7:0] */
 80038bc:	2350      	movs	r3, #80	@ 0x50
 80038be:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80038c0:	2300      	movs	r3, #0
 80038c2:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x01; /* YE[15:8] */
 80038c4:	2301      	movs	r3, #1
 80038c6:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80038c8:	2300      	movs	r3, #0
 80038ca:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0x3F; /* YE[7:0] */
 80038cc:	233f      	movs	r3, #63	@ 0x3f
 80038ce:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80038d0:	2300      	movs	r3, #0
 80038d2:	76fb      	strb	r3, [r7, #27]
 80038d4:	e00f      	b.n	80038f6 <ST7789H2_DrawBitmap+0x336>
  }
  else
  {
    parameter[0] = 0x00; /* YS[15:8] */
 80038d6:	2300      	movs	r3, #0
 80038d8:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00;
 80038da:	2300      	movs	r3, #0
 80038dc:	757b      	strb	r3, [r7, #21]
    parameter[2] = 0x00; /* YS[7:0] */
 80038de:	2300      	movs	r3, #0
 80038e0:	75bb      	strb	r3, [r7, #22]
    parameter[3] = 0x00;
 80038e2:	2300      	movs	r3, #0
 80038e4:	75fb      	strb	r3, [r7, #23]
    parameter[4] = 0x00; /* YE[15:8] */
 80038e6:	2300      	movs	r3, #0
 80038e8:	763b      	strb	r3, [r7, #24]
    parameter[5] = 0x00;
 80038ea:	2300      	movs	r3, #0
 80038ec:	767b      	strb	r3, [r7, #25]
    parameter[6] = 0xEF; /* YE[7:0] */
 80038ee:	23ef      	movs	r3, #239	@ 0xef
 80038f0:	76bb      	strb	r3, [r7, #26]
    parameter[7] = 0x00;
 80038f2:	2300      	movs	r3, #0
 80038f4:	76fb      	strb	r3, [r7, #27]
  }
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_RASET, parameter, 4);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f103 001c 	add.w	r0, r3, #28
 80038fc:	f107 0214 	add.w	r2, r7, #20
 8003900:	2304      	movs	r3, #4
 8003902:	212b      	movs	r1, #43	@ 0x2b
 8003904:	f000 fa94 	bl	8003e30 <st7789h2_write_reg>
 8003908:	4602      	mov	r2, r0
 800390a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800390c:	4413      	add	r3, r2
 800390e:	637b      	str	r3, [r7, #52]	@ 0x34
  if ((pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) || (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT_ROT180))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <ST7789H2_DrawBitmap+0x360>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391c:	2b02      	cmp	r3, #2
 800391e:	d117      	bne.n	8003950 <ST7789H2_DrawBitmap+0x390>
  {
    /* Memory access control: Re-invert MY */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_PORTRAIT) ? 0x00U : 0xC0U;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <ST7789H2_DrawBitmap+0x36c>
 8003928:	2300      	movs	r3, #0
 800392a:	e000      	b.n	800392e <ST7789H2_DrawBitmap+0x36e>
 800392c:	23c0      	movs	r3, #192	@ 0xc0
 800392e:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 8003930:	2300      	movs	r3, #0
 8003932:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f103 001c 	add.w	r0, r3, #28
 800393a:	f107 0214 	add.w	r2, r7, #20
 800393e:	2301      	movs	r3, #1
 8003940:	2136      	movs	r1, #54	@ 0x36
 8003942:	f000 fa75 	bl	8003e30 <st7789h2_write_reg>
 8003946:	4602      	mov	r2, r0
 8003948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800394a:	4413      	add	r3, r2
 800394c:	637b      	str	r3, [r7, #52]	@ 0x34
 800394e:	e016      	b.n	800397e <ST7789H2_DrawBitmap+0x3be>
  }
  else
  {
    /* Memory access control: Re-invert MX */
    parameter[0] = (pObj->Orientation == ST7789H2_ORIENTATION_LANDSCAPE) ? 0xA0U : 0x60U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <ST7789H2_DrawBitmap+0x39c>
 8003958:	23a0      	movs	r3, #160	@ 0xa0
 800395a:	e000      	b.n	800395e <ST7789H2_DrawBitmap+0x39e>
 800395c:	2360      	movs	r3, #96	@ 0x60
 800395e:	753b      	strb	r3, [r7, #20]
    parameter[1] = 0x00U;
 8003960:	2300      	movs	r3, #0
 8003962:	757b      	strb	r3, [r7, #21]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_MADCTL, parameter, 1);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f103 001c 	add.w	r0, r3, #28
 800396a:	f107 0214 	add.w	r2, r7, #20
 800396e:	2301      	movs	r3, #1
 8003970:	2136      	movs	r1, #54	@ 0x36
 8003972:	f000 fa5d 	bl	8003e30 <st7789h2_write_reg>
 8003976:	4602      	mov	r2, r0
 8003978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800397a:	4413      	add	r3, r2
 800397c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  if (ret != ST7789H2_OK)
 800397e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <ST7789H2_DrawBitmap+0x3ca>
  {
    ret = ST7789H2_ERROR;
 8003984:	f04f 33ff 	mov.w	r3, #4294967295
 8003988:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  return ret;
 800398a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800398c:	4618      	mov	r0, r3
 800398e:	3738      	adds	r7, #56	@ 0x38
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <ST7789H2_FillRGBRect>:
  * @param  Width Width of the rectangle.
  * @param  Height Height of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRGBRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8003994:	b590      	push	{r4, r7, lr}
 8003996:	f5ad 7d01 	sub.w	sp, sp, #516	@ 0x204
 800399a:	af00      	add	r7, sp, #0
 800399c:	f507 7400 	add.w	r4, r7, #512	@ 0x200
 80039a0:	f5a4 74fa 	sub.w	r4, r4, #500	@ 0x1f4
 80039a4:	6020      	str	r0, [r4, #0]
 80039a6:	f507 7000 	add.w	r0, r7, #512	@ 0x200
 80039aa:	f5a0 70fc 	sub.w	r0, r0, #504	@ 0x1f8
 80039ae:	6001      	str	r1, [r0, #0]
 80039b0:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 80039b4:	f5a1 71fe 	sub.w	r1, r1, #508	@ 0x1fc
 80039b8:	600a      	str	r2, [r1, #0]
 80039ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039be:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 80039c2:	6013      	str	r3, [r2, #0]
  int32_t  ret = ST7789H2_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  uint8_t  buffer[480];
  uint8_t *rect; 
  uint32_t i, j;

  rect = pData;
 80039ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ce:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
  
  for(i = 0; i < Height; i++)
 80039d8:	2300      	movs	r3, #0
 80039da:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 80039de:	e062      	b.n	8003aa6 <ST7789H2_FillRGBRect+0x112>
  {
    /* Set Cursor */
    ret += ST7789H2_SetCursor(pObj, Xpos, Ypos + i);
 80039e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80039ee:	441a      	add	r2, r3
 80039f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f4:	f5a3 71fc 	sub.w	r1, r3, #504	@ 0x1f8
 80039f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003a00:	6809      	ldr	r1, [r1, #0]
 8003a02:	6818      	ldr	r0, [r3, #0]
 8003a04:	f7ff fd53 	bl	80034ae <ST7789H2_SetCursor>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a0e:	4413      	add	r3, r2
 8003a10:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc

    /* Sent a complete line */
    for(j = 0; j < Width; j++)
 8003a14:	2300      	movs	r3, #0
 8003a16:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003a1a:	e025      	b.n	8003a68 <ST7789H2_FillRGBRect+0xd4>
    {
      buffer[2U*j]      = *rect;
 8003a1c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003a26:	7811      	ldrb	r1, [r2, #0]
 8003a28:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a2c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a30:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003a32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a36:	3301      	adds	r3, #1
 8003a38:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
      buffer[(2U*j)+1U] = *rect;
 8003a3c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	3301      	adds	r3, #1
 8003a44:	f8d7 21f8 	ldr.w	r2, [r7, #504]	@ 0x1f8
 8003a48:	7811      	ldrb	r1, [r2, #0]
 8003a4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a4e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003a52:	54d1      	strb	r1, [r2, r3]
      rect++;
 8003a54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a58:	3301      	adds	r3, #1
 8003a5a:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
    for(j = 0; j < Width; j++)
 8003a5e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003a62:	3301      	adds	r3, #1
 8003a64:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 8003a68:	f8d7 21f0 	ldr.w	r2, [r7, #496]	@ 0x1f0
 8003a6c:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d3d3      	bcc.n	8003a1c <ST7789H2_FillRGBRect+0x88>
    }
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, buffer, Width);
 8003a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a78:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f103 001c 	add.w	r0, r3, #28
 8003a82:	f107 0210 	add.w	r2, r7, #16
 8003a86:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8003a8a:	212c      	movs	r1, #44	@ 0x2c
 8003a8c:	f000 f9d0 	bl	8003e30 <st7789h2_write_reg>
 8003a90:	4602      	mov	r2, r0
 8003a92:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003a96:	4413      	add	r3, r2
 8003a98:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  for(i = 0; i < Height; i++)
 8003a9c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8003aa6:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8003aaa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d396      	bcc.n	80039e0 <ST7789H2_FillRGBRect+0x4c>
  }

  if(ret != ST7789H2_OK)
 8003ab2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <ST7789H2_FillRGBRect+0x12e>
  {
    ret = ST7789H2_ERROR;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  }

  return ret;
 8003ac2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd90      	pop	{r4, r7, pc}

08003ad0 <ST7789H2_DrawHLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawHLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b088      	sub	sp, #32
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	61fb      	str	r3, [r7, #28]
  uint8_t  parameter[2];
  uint32_t i;

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	68b9      	ldr	r1, [r7, #8]
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f7ff fce1 	bl	80034ae <ST7789H2_SetCursor>
 8003aec:	4602      	mov	r2, r0
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	4413      	add	r3, r2
 8003af2:	61fb      	str	r3, [r7, #28]

  /* Sent a complete line */
  parameter[0] = (uint8_t)(Color & 0xFFU);
 8003af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	753b      	strb	r3, [r7, #20]
  parameter[1] = (uint8_t)((Color >> 8) & 0xFFU);
 8003afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afc:	0a1b      	lsrs	r3, r3, #8
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	757b      	strb	r3, [r7, #21]
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f103 001c 	add.w	r0, r3, #28
 8003b08:	f107 0214 	add.w	r2, r7, #20
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	212c      	movs	r1, #44	@ 0x2c
 8003b10:	f000 f98e 	bl	8003e30 <st7789h2_write_reg>
 8003b14:	4602      	mov	r2, r0
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	4413      	add	r3, r2
 8003b1a:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	e00f      	b.n	8003b42 <ST7789H2_DrawHLine+0x72>
  {
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM_CONTINUE, parameter, 1);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f103 001c 	add.w	r0, r3, #28
 8003b28:	f107 0214 	add.w	r2, r7, #20
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	213c      	movs	r1, #60	@ 0x3c
 8003b30:	f000 f97e 	bl	8003e30 <st7789h2_write_reg>
 8003b34:	4602      	mov	r2, r0
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	61fb      	str	r3, [r7, #28]
  for (i = 1; i < Length; i++)
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	3301      	adds	r3, #1
 8003b40:	61bb      	str	r3, [r7, #24]
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d3eb      	bcc.n	8003b22 <ST7789H2_DrawHLine+0x52>
  }

  /* Workaround for last pixel */
  if ((Xpos + Length) == 240U)
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4413      	add	r3, r2
 8003b50:	2bf0      	cmp	r3, #240	@ 0xf0
 8003b52:	d119      	bne.n	8003b88 <ST7789H2_DrawHLine+0xb8>
  {
    /* Write last pixel */
    ret += ST7789H2_SetCursor(pObj, (Xpos + Length - 1U), Ypos);
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	4413      	add	r3, r2
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	4619      	mov	r1, r3
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f7ff fca4 	bl	80034ae <ST7789H2_SetCursor>
 8003b66:	4602      	mov	r2, r0
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	61fb      	str	r3, [r7, #28]
    ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, parameter, 1);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f103 001c 	add.w	r0, r3, #28
 8003b74:	f107 0214 	add.w	r2, r7, #20
 8003b78:	2301      	movs	r3, #1
 8003b7a:	212c      	movs	r1, #44	@ 0x2c
 8003b7c:	f000 f958 	bl	8003e30 <st7789h2_write_reg>
 8003b80:	4602      	mov	r2, r0
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	4413      	add	r3, r2
 8003b86:	61fb      	str	r3, [r7, #28]
  }
  
  if (ret != ST7789H2_OK)
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <ST7789H2_DrawHLine+0xc4>
  {
    ret = ST7789H2_ERROR;
 8003b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b92:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003b94:	69fb      	ldr	r3, [r7, #28]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3720      	adds	r7, #32
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <ST7789H2_DrawVLine>:
  * @param  Length Length of the line.
  * @param  Color  Color of the line.
  * @retval Component status.
  */
int32_t ST7789H2_DrawVLine(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b086      	sub	sp, #24
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
 8003baa:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
  uint32_t i;

  /* Sent a complete line */
  for (i = 0; i < Length; i++)
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	613b      	str	r3, [r7, #16]
 8003bb4:	e00e      	b.n	8003bd4 <ST7789H2_DrawVLine+0x36>
  {
    ret += ST7789H2_SetPixel(pObj, Xpos, (Ypos + i), Color);
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	441a      	add	r2, r3
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	68b9      	ldr	r1, [r7, #8]
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 f83f 	bl	8003c44 <ST7789H2_SetPixel>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	4413      	add	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]
  for (i = 0; i < Length; i++)
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	613b      	str	r3, [r7, #16]
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d3ec      	bcc.n	8003bb6 <ST7789H2_DrawVLine+0x18>
  }

  if (ret != ST7789H2_OK)
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <ST7789H2_DrawVLine+0x4a>
  {
    ret = ST7789H2_ERROR;
 8003be2:	f04f 33ff 	mov.w	r3, #4294967295
 8003be6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003be8:	697b      	ldr	r3, [r7, #20]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <ST7789H2_FillRect>:
  * @param  Height Height of the rectangle.
  * @param  Color  Color of the rectangle.
  * @retval Component status.
  */
int32_t ST7789H2_FillRect(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b088      	sub	sp, #32
 8003bf6:	af02      	add	r7, sp, #8
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	603b      	str	r3, [r7, #0]
  int32_t  ret = ST7789H2_OK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for (i = 0U; i < Height; i++)
 8003c04:	2300      	movs	r3, #0
 8003c06:	613b      	str	r3, [r7, #16]
 8003c08:	e013      	b.n	8003c32 <ST7789H2_FillRect+0x40>
  {
    if (ST7789H2_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != ST7789H2_OK)
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	441a      	add	r2, r3
 8003c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	68b9      	ldr	r1, [r7, #8]
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f7ff ff59 	bl	8003ad0 <ST7789H2_DrawHLine>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <ST7789H2_FillRect+0x3a>
    {
      ret = ST7789H2_ERROR;
 8003c24:	f04f 33ff 	mov.w	r3, #4294967295
 8003c28:	617b      	str	r3, [r7, #20]
      break;
 8003c2a:	e006      	b.n	8003c3a <ST7789H2_FillRect+0x48>
  for (i = 0U; i < Height; i++)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	6a3b      	ldr	r3, [r7, #32]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d3e7      	bcc.n	8003c0a <ST7789H2_FillRect+0x18>
    }
  }

  return ret;
 8003c3a:	697b      	ldr	r3, [r7, #20]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <ST7789H2_SetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_SetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	617b      	str	r3, [r7, #20]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	68b9      	ldr	r1, [r7, #8]
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f7ff fc27 	bl	80034ae <ST7789H2_SetCursor>
 8003c60:	4602      	mov	r2, r0
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	4413      	add	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

  /* write pixel */
  ret += st7789h2_write_reg(&pObj->Ctx, ST7789H2_WRITE_RAM, (uint8_t *) &Color, 1);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f103 001c 	add.w	r0, r3, #28
 8003c6e:	463a      	mov	r2, r7
 8003c70:	2301      	movs	r3, #1
 8003c72:	212c      	movs	r1, #44	@ 0x2c
 8003c74:	f000 f8dc 	bl	8003e30 <st7789h2_write_reg>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]

  if (ret != ST7789H2_OK)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <ST7789H2_SetPixel+0x48>
  {
    ret = ST7789H2_ERROR;
 8003c86:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003c8c:	697b      	ldr	r3, [r7, #20]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3718      	adds	r7, #24
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <ST7789H2_GetPixel>:
  * @param  Ypos Y position on LCD.
  * @param  Color Color of the pixel.
  * @retval Component status.
  */
int32_t ST7789H2_GetPixel(ST7789H2_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b088      	sub	sp, #32
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	607a      	str	r2, [r7, #4]
 8003ca2:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7789H2_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	61fb      	str	r3, [r7, #28]
  uint8_t parameter[6] = {0};
 8003ca8:	f107 0314 	add.w	r3, r7, #20
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	809a      	strh	r2, [r3, #4]

  /* Set Cursor */
  ret += ST7789H2_SetCursor(pObj, Xpos, Ypos);
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f7ff fbf9 	bl	80034ae <ST7789H2_SetCursor>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	61fb      	str	r3, [r7, #28]

  /* read pixel */
  ret += st7789h2_read_reg(&pObj->Ctx, ST7789H2_READ_RAM, parameter, 3);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f103 001c 	add.w	r0, r3, #28
 8003cca:	f107 0214 	add.w	r2, r7, #20
 8003cce:	2303      	movs	r3, #3
 8003cd0:	212e      	movs	r1, #46	@ 0x2e
 8003cd2:	f000 f898 	bl	8003e06 <st7789h2_read_reg>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	4413      	add	r3, r2
 8003cdc:	61fb      	str	r3, [r7, #28]

  /* Set color in RGB565 format */
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	021b      	lsls	r3, r3, #8
 8003ce2:	f403 4278 	and.w	r2, r3, #63488	@ 0xf800
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003ce6:	7dbb      	ldrb	r3, [r7, #22]
 8003ce8:	00db      	lsls	r3, r3, #3
 8003cea:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003cee:	431a      	orrs	r2, r3
            (((uint32_t)parameter[5] >> 3) & 0x001FU));
 8003cf0:	7e7b      	ldrb	r3, [r7, #25]
 8003cf2:	08db      	lsrs	r3, r3, #3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	f003 031f 	and.w	r3, r3, #31
            (((uint32_t)parameter[2] << 3) & 0x07E0U) |
 8003cfa:	431a      	orrs	r2, r3
  *Color = ((((uint32_t)parameter[3] << 8) & 0xF800U) |
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	601a      	str	r2, [r3, #0]

  if (ret != ST7789H2_OK)
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <ST7789H2_GetPixel+0x76>
  {
    ret = ST7789H2_ERROR;
 8003d06:	f04f 33ff 	mov.w	r3, #4294967295
 8003d0a:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3720      	adds	r7, #32
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <ST7789H2_GetXSize>:
  * @param  pObj Pointer to component object.
  * @param  Xsize X size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetXSize(const ST7789H2_Object_t *pObj, uint32_t *XSize)
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = 240;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	22f0      	movs	r2, #240	@ 0xf0
 8003d24:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <ST7789H2_GetYSize>:
  * @param  pObj Pointer to component object.
  * @param  Ysize Y size of LCD.
  * @retval Component status.
  */
int32_t ST7789H2_GetYSize(const ST7789H2_Object_t *pObj, uint32_t *YSize)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = 240;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	22f0      	movs	r2, #240	@ 0xf0
 8003d42:	601a      	str	r2, [r3, #0]

  return ST7789H2_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <ST7789H2_ReadRegWrap>:
  * @param  pData   The target register value to be red.
  * @param  Length  Buffer size to be red.
  * @retval error status.
  */
static int32_t ST7789H2_ReadRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003d52:	b590      	push	{r4, r7, lr}
 8003d54:	b087      	sub	sp, #28
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	607a      	str	r2, [r7, #4]
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	460b      	mov	r3, r1
 8003d60:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	691c      	ldr	r4, [r3, #16]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	8918      	ldrh	r0, [r3, #8]
 8003d6e:	8979      	ldrh	r1, [r7, #10]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	47a0      	blx	r4
 8003d76:	4603      	mov	r3, r0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	371c      	adds	r7, #28
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd90      	pop	{r4, r7, pc}

08003d80 <ST7789H2_WriteRegWrap>:
  * @param  pData  The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_WriteRegWrap(const void *handle, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	607a      	str	r2, [r7, #4]
 8003d8a:	603b      	str	r3, [r7, #0]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	817b      	strh	r3, [r7, #10]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	68dc      	ldr	r4, [r3, #12]
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	8918      	ldrh	r0, [r3, #8]
 8003d9c:	8979      	ldrh	r1, [r7, #10]
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	47a0      	blx	r4
 8003da4:	4603      	mov	r3, r0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	371c      	adds	r7, #28
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd90      	pop	{r4, r7, pc}

08003dae <ST7789H2_SendDataWrap>:
  * @param  pData  The value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t ST7789H2_SendDataWrap(const void *handle, uint8_t *pData, uint32_t Length)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b086      	sub	sp, #24
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	607a      	str	r2, [r7, #4]
  const ST7789H2_Object_t *pObj = (const ST7789H2_Object_t *)handle;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	68b8      	ldr	r0, [r7, #8]
 8003dc6:	4798      	blx	r3
 8003dc8:	4603      	mov	r3, r0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <ST7789H2_Delay>:
  * @brief  ST7789H2 delay
  * @param  Delay Delay in ms
  * @retval Component error status
  */
static void ST7789H2_Delay(const ST7789H2_Object_t *pObj, uint32_t Delay)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b084      	sub	sp, #16
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
 8003dda:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	4798      	blx	r3
 8003de2:	4603      	mov	r3, r0
 8003de4:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 8003de6:	bf00      	nop
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	4798      	blx	r3
 8003dee:	4603      	mov	r3, r0
 8003df0:	461a      	mov	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d8f5      	bhi.n	8003de8 <ST7789H2_Delay+0x16>
  {
  }
}
 8003dfc:	bf00      	nop
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <st7789h2_read_reg>:
* Description   : Generic Reading function.
* Input         : Driver context, register Address, length of buffer
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_read_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8003e06:	b590      	push	{r4, r7, lr}
 8003e08:	b085      	sub	sp, #20
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	607a      	str	r2, [r7, #4]
 8003e10:	603b      	str	r3, [r7, #0]
 8003e12:	460b      	mov	r3, r1
 8003e14:	817b      	strh	r3, [r7, #10]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	685c      	ldr	r4, [r3, #4]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	68d8      	ldr	r0, [r3, #12]
 8003e1e:	8979      	ldrh	r1, [r7, #10]
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	47a0      	blx	r4
 8003e26:	4603      	mov	r3, r0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3714      	adds	r7, #20
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd90      	pop	{r4, r7, pc}

08003e30 <st7789h2_write_reg>:
* Input         : Driver context, Register Address, data to be written,
*                 length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_write_reg(const ST7789H2_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint32_t length)
{
 8003e30:	b590      	push	{r4, r7, lr}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	603b      	str	r3, [r7, #0]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	817b      	strh	r3, [r7, #10]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681c      	ldr	r4, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	68d8      	ldr	r0, [r3, #12]
 8003e48:	8979      	ldrh	r1, [r7, #10]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	47a0      	blx	r4
 8003e50:	4603      	mov	r3, r0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd90      	pop	{r4, r7, pc}

08003e5a <st7789h2_send_data>:
* Description   : Generic Send function.
* Input         : Driver context, data to be written, length of buffer.
* Output        : Status.
*******************************************************************************/
int32_t st7789h2_send_data(const ST7789H2_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b084      	sub	sp, #16
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	60f8      	str	r0, [r7, #12]
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	68d0      	ldr	r0, [r2, #12]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4798      	blx	r3
 8003e74:	4603      	mov	r3, r0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
	...

08003e80 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C4 HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8003e86:	2300      	movs	r3, #0
 8003e88:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 8003e8a:	4b16      	ldr	r3, [pc, #88]	@ (8003ee4 <BSP_I2C4_Init+0x64>)
 8003e8c:	4a16      	ldr	r2, [pc, #88]	@ (8003ee8 <BSP_I2C4_Init+0x68>)
 8003e8e:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 8003e90:	4b16      	ldr	r3, [pc, #88]	@ (8003eec <BSP_I2C4_Init+0x6c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d11f      	bne.n	8003ed8 <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 8003e98:	4b14      	ldr	r3, [pc, #80]	@ (8003eec <BSP_I2C4_Init+0x6c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	4a13      	ldr	r2, [pc, #76]	@ (8003eec <BSP_I2C4_Init+0x6c>)
 8003ea0:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 8003ea2:	4810      	ldr	r0, [pc, #64]	@ (8003ee4 <BSP_I2C4_Init+0x64>)
 8003ea4:	f005 f890 	bl	8008fc8 <HAL_I2C_GetState>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d114      	bne.n	8003ed8 <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif /* BSP_USE_CMSIS_OS */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 8003eae:	480d      	ldr	r0, [pc, #52]	@ (8003ee4 <BSP_I2C4_Init+0x64>)
 8003eb0:	f000 fb60 	bl	8004574 <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 8003eb4:	f006 fb64 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	490d      	ldr	r1, [pc, #52]	@ (8003ef0 <BSP_I2C4_Init+0x70>)
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 f8e3 	bl	8004088 <I2C_GetTiming>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	4807      	ldr	r0, [pc, #28]	@ (8003ee4 <BSP_I2C4_Init+0x64>)
 8003ec8:	f000 f838 	bl	8003f3c <MX_I2C4_Init>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <BSP_I2C4_Init+0x58>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8003ed2:	f06f 0307 	mvn.w	r3, #7
 8003ed6:	607b      	str	r3, [r7, #4]
#if (USE_HAL_I2C_REGISTER_CALLBACKS > 0)
    }
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
return ret;
 8003ed8:	687b      	ldr	r3, [r7, #4]
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000e08 	.word	0x20000e08
 8003ee8:	44002c00 	.word	0x44002c00
 8003eec:	20000400 	.word	0x20000400
 8003ef0:	000186a0 	.word	0x000186a0

08003ef4 <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 8003efe:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <BSP_I2C4_DeInit+0x40>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	3b01      	subs	r3, #1
 8003f04:	4a0b      	ldr	r2, [pc, #44]	@ (8003f34 <BSP_I2C4_DeInit+0x40>)
 8003f06:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 8003f08:	4b0a      	ldr	r3, [pc, #40]	@ (8003f34 <BSP_I2C4_DeInit+0x40>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10b      	bne.n	8003f28 <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 8003f10:	4809      	ldr	r0, [pc, #36]	@ (8003f38 <BSP_I2C4_DeInit+0x44>)
 8003f12:	f000 fb9b 	bl	800464c <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 8003f16:	4808      	ldr	r0, [pc, #32]	@ (8003f38 <BSP_I2C4_DeInit+0x44>)
 8003f18:	f004 fde5 	bl	8008ae6 <HAL_I2C_DeInit>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8003f22:	f06f 0307 	mvn.w	r3, #7
 8003f26:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 8003f28:	687b      	ldr	r3, [r7, #4]
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20000400 	.word	0x20000400
 8003f38:	20000e08 	.word	0x20000e08

08003f3c <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f004 fd18 	bl	80089b0 <HAL_I2C_Init>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	73fb      	strb	r3, [r7, #15]
 8003f8a:	e014      	b.n	8003fb6 <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8003f90:	68b9      	ldr	r1, [r7, #8]
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f005 faf4 	bl	8009580 <HAL_I2CEx_ConfigAnalogFilter>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
 8003fa2:	e008      	b.n	8003fb6 <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f005 fb35 	bl	8009616 <HAL_I2CEx_ConfigDigitalFilter>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <BSP_I2C4_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60ba      	str	r2, [r7, #8]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	4603      	mov	r3, r0
 8003fcc:	81fb      	strh	r3, [r7, #14]
 8003fce:	460b      	mov	r3, r1
 8003fd0:	81bb      	strh	r3, [r7, #12]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8003fd6:	89b9      	ldrh	r1, [r7, #12]
 8003fd8:	89f8      	ldrh	r0, [r7, #14]
 8003fda:	88fb      	ldrh	r3, [r7, #6]
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f000 fb57 	bl	8004694 <I2C4_WriteReg>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d102      	bne.n	8003ff2 <BSP_I2C4_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	e00c      	b.n	800400c <BSP_I2C4_WriteReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8003ff2:	4809      	ldr	r0, [pc, #36]	@ (8004018 <BSP_I2C4_WriteReg+0x58>)
 8003ff4:	f004 fff6 	bl	8008fe4 <HAL_I2C_GetError>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d103      	bne.n	8004006 <BSP_I2C4_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8003ffe:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	e002      	b.n	800400c <BSP_I2C4_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8004006:	f06f 0303 	mvn.w	r3, #3
 800400a:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 800400c:	697b      	ldr	r3, [r7, #20]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3718      	adds	r7, #24
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	20000e08 	.word	0x20000e08

0800401c <BSP_I2C4_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af02      	add	r7, sp, #8
 8004022:	60ba      	str	r2, [r7, #8]
 8004024:	461a      	mov	r2, r3
 8004026:	4603      	mov	r3, r0
 8004028:	81fb      	strh	r3, [r7, #14]
 800402a:	460b      	mov	r3, r1
 800402c:	81bb      	strh	r3, [r7, #12]
 800402e:	4613      	mov	r3, r2
 8004030:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 8004032:	89b9      	ldrh	r1, [r7, #12]
 8004034:	89f8      	ldrh	r0, [r7, #14]
 8004036:	88fb      	ldrh	r3, [r7, #6]
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2201      	movs	r2, #1
 800403e:	f000 fb4f 	bl	80046e0 <I2C4_ReadReg>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d102      	bne.n	800404e <BSP_I2C4_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]
 800404c:	e00c      	b.n	8004068 <BSP_I2C4_ReadReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 800404e:	4809      	ldr	r0, [pc, #36]	@ (8004074 <BSP_I2C4_ReadReg+0x58>)
 8004050:	f004 ffc8 	bl	8008fe4 <HAL_I2C_GetError>
 8004054:	4603      	mov	r3, r0
 8004056:	2b04      	cmp	r3, #4
 8004058:	d103      	bne.n	8004062 <BSP_I2C4_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800405a:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800405e:	617b      	str	r3, [r7, #20]
 8004060:	e002      	b.n	8004068 <BSP_I2C4_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8004062:	f06f 0303 	mvn.w	r3, #3
 8004066:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 8004068:	697b      	ldr	r3, [r7, #20]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000e08 	.word	0x20000e08

08004078 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 800407c:	f002 f9b6 	bl	80063ec <HAL_GetTick>
 8004080:	4603      	mov	r3, r0
}
 8004082:	4618      	mov	r0, r3
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 8004092:	2300      	movs	r3, #0
 8004094:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if ((clock_src_freq != 0U) && (i2c_freq != 0U))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d06b      	beq.n	8004174 <I2C_GetTiming+0xec>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d068      	beq.n	8004174 <I2C_GetTiming+0xec>
  {
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80040a2:	2300      	movs	r3, #0
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	e060      	b.n	800416a <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80040a8:	4a35      	ldr	r2, [pc, #212]	@ (8004180 <I2C_GetTiming+0xf8>)
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	212c      	movs	r1, #44	@ 0x2c
 80040ae:	fb01 f303 	mul.w	r3, r1, r3
 80040b2:	4413      	add	r3, r2
 80040b4:	3304      	adds	r3, #4
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d352      	bcc.n	8004164 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 80040be:	4a30      	ldr	r2, [pc, #192]	@ (8004180 <I2C_GetTiming+0xf8>)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	212c      	movs	r1, #44	@ 0x2c
 80040c4:	fb01 f303 	mul.w	r3, r1, r3
 80040c8:	4413      	add	r3, r2
 80040ca:	3308      	adds	r3, #8
 80040cc:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d847      	bhi.n	8004164 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 80040d4:	6939      	ldr	r1, [r7, #16]
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f856 	bl	8004188 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 80040dc:	6939      	ldr	r1, [r7, #16]
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f940 	bl	8004364 <I2C_Compute_SCLL_SCLH>
 80040e4:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2b7f      	cmp	r3, #127	@ 0x7f
 80040ea:	d842      	bhi.n	8004172 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 80040ec:	4925      	ldr	r1, [pc, #148]	@ (8004184 <I2C_GetTiming+0xfc>)
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	4613      	mov	r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	4413      	add	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 80040fe:	4821      	ldr	r0, [pc, #132]	@ (8004184 <I2C_GetTiming+0xfc>)
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4403      	add	r3, r0
 800410c:	3304      	adds	r3, #4
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	051b      	lsls	r3, r3, #20
 8004112:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8004116:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 8004118:	481a      	ldr	r0, [pc, #104]	@ (8004184 <I2C_GetTiming+0xfc>)
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4403      	add	r3, r0
 8004126:	3308      	adds	r3, #8
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	041b      	lsls	r3, r3, #16
 800412c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8004130:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) | \
 8004132:	4814      	ldr	r0, [pc, #80]	@ (8004184 <I2C_GetTiming+0xfc>)
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	4613      	mov	r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	4413      	add	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4403      	add	r3, r0
 8004140:	330c      	adds	r3, #12
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	021b      	lsls	r3, r3, #8
 8004146:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 8004148:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 800414a:	480e      	ldr	r0, [pc, #56]	@ (8004184 <I2C_GetTiming+0xfc>)
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	4613      	mov	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4413      	add	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4403      	add	r3, r0
 8004158:	3310      	adds	r3, #16
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 800415e:	430b      	orrs	r3, r1
 8004160:	617b      	str	r3, [r7, #20]
        }
        break;
 8004162:	e006      	b.n	8004172 <I2C_GetTiming+0xea>
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	3301      	adds	r3, #1
 8004168:	613b      	str	r3, [r7, #16]
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	2b02      	cmp	r3, #2
 800416e:	d99b      	bls.n	80040a8 <I2C_GetTiming+0x20>
 8004170:	e000      	b.n	8004174 <I2C_GetTiming+0xec>
        break;
 8004172:	bf00      	nop
      }
    }
  }

  return ret;
 8004174:	697b      	ldr	r3, [r7, #20]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3718      	adds	r7, #24
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	08014898 	.word	0x08014898
 8004184:	20000404 	.word	0x20000404

08004188 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8004188:	b480      	push	{r7}
 800418a:	b08f      	sub	sp, #60	@ 0x3c
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8004192:	2310      	movs	r3, #16
 8004194:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t scldel;
  uint32_t sdadel;
  uint32_t tafdel_min;
  uint32_t tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	085a      	lsrs	r2, r3, #1
 800419a:	4b6e      	ldr	r3, [pc, #440]	@ (8004354 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 800419c:	4413      	add	r3, r2
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80041a4:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 80041a6:	2332      	movs	r3, #50	@ 0x32
 80041a8:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 80041aa:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80041ae:	617b      	str	r3, [r7, #20]

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80041b0:	4a69      	ldr	r2, [pc, #420]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	212c      	movs	r1, #44	@ 0x2c
 80041b6:	fb01 f303 	mul.w	r3, r1, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	3324      	adds	r3, #36	@ 0x24
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4618      	mov	r0, r3
 80041c2:	4a65      	ldr	r2, [pc, #404]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	212c      	movs	r1, #44	@ 0x2c
 80041c8:	fb01 f303 	mul.w	r3, r1, r3
 80041cc:	4413      	add	r3, r2
 80041ce:	330c      	adds	r3, #12
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	18c2      	adds	r2, r0, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80041d4:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80041d6:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80041d8:	495f      	ldr	r1, [pc, #380]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	202c      	movs	r0, #44	@ 0x2c
 80041de:	fb00 f303 	mul.w	r3, r0, r3
 80041e2:	440b      	add	r3, r1
 80041e4:	3328      	adds	r3, #40	@ 0x28
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	3303      	adds	r3, #3
 80041ea:	69f9      	ldr	r1, [r7, #28]
 80041ec:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80041f4:	4a58      	ldr	r2, [pc, #352]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	212c      	movs	r1, #44	@ 0x2c
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	3310      	adds	r3, #16
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4618      	mov	r0, r3
 8004206:	4a54      	ldr	r2, [pc, #336]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	212c      	movs	r1, #44	@ 0x2c
 800420c:	fb01 f303 	mul.w	r3, r1, r3
 8004210:	4413      	add	r3, r2
 8004212:	3320      	adds	r3, #32
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	1ac2      	subs	r2, r0, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8004218:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800421a:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800421c:	494e      	ldr	r1, [pc, #312]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	202c      	movs	r0, #44	@ 0x2c
 8004222:	fb00 f303 	mul.w	r3, r0, r3
 8004226:	440b      	add	r3, r1
 8004228:	3328      	adds	r3, #40	@ 0x28
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3304      	adds	r3, #4
 800422e:	69f9      	ldr	r1, [r7, #28]
 8004230:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8004238:	4a47      	ldr	r2, [pc, #284]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	212c      	movs	r1, #44	@ 0x2c
 800423e:	fb01 f303 	mul.w	r3, r1, r3
 8004242:	4413      	add	r3, r2
 8004244:	3320      	adds	r3, #32
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4618      	mov	r0, r3
 800424a:	4a43      	ldr	r2, [pc, #268]	@ (8004358 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	212c      	movs	r1, #44	@ 0x2c
 8004250:	fb01 f303 	mul.w	r3, r1, r3
 8004254:	4413      	add	r3, r2
 8004256:	3314      	adds	r3, #20
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4403      	add	r3, r0
 800425c:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	2b00      	cmp	r3, #0
 8004262:	dc01      	bgt.n	8004268 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8004264:	2300      	movs	r3, #0
 8004266:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 8004268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426a:	2b00      	cmp	r3, #0
 800426c:	dc01      	bgt.n	8004272 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 800426e:	2300      	movs	r3, #0
 8004270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8004272:	2300      	movs	r3, #0
 8004274:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004276:	e062      	b.n	800433e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8004278:	2300      	movs	r3, #0
 800427a:	627b      	str	r3, [r7, #36]	@ 0x24
 800427c:	e059      	b.n	8004332 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 800427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004280:	3301      	adds	r3, #1
 8004282:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004284:	3201      	adds	r2, #1
 8004286:	fb03 f202 	mul.w	r2, r3, r2
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	fb02 f303 	mul.w	r3, r2, r3
 8004290:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	429a      	cmp	r2, r3
 8004298:	d348      	bcc.n	800432c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 800429a:	2300      	movs	r3, #0
 800429c:	623b      	str	r3, [r7, #32]
 800429e:	e042      	b.n	8004326 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	3301      	adds	r3, #1
 80042a4:	6a3a      	ldr	r2, [r7, #32]
 80042a6:	fb03 f202 	mul.w	r2, r3, r2
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	fb02 f303 	mul.w	r3, r2, r3
 80042b0:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 80042b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d332      	bcc.n	8004320 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d82e      	bhi.n	8004320 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if (presc != prev_presc)
 80042c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d02a      	beq.n	8004320 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 80042ca:	4b24      	ldr	r3, [pc, #144]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4924      	ldr	r1, [pc, #144]	@ (8004360 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80042d0:	4613      	mov	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	4413      	add	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042dc:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 80042de:	4b1f      	ldr	r3, [pc, #124]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	491f      	ldr	r1, [pc, #124]	@ (8004360 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80042e4:	4613      	mov	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	3304      	adds	r3, #4
 80042f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f2:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 80042f4:	4b19      	ldr	r3, [pc, #100]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	4919      	ldr	r1, [pc, #100]	@ (8004360 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80042fa:	4613      	mov	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	3308      	adds	r3, #8
 8004306:	6a3a      	ldr	r2, [r7, #32]
 8004308:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 800430e:	4b13      	ldr	r3, [pc, #76]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	3301      	adds	r3, #1
 8004314:	4a11      	ldr	r2, [pc, #68]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8004316:	6013      	str	r3, [r2, #0]

              if (I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8004318:	4b10      	ldr	r3, [pc, #64]	@ (800435c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b7f      	cmp	r3, #127	@ 0x7f
 800431e:	d812      	bhi.n	8004346 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8004320:	6a3b      	ldr	r3, [r7, #32]
 8004322:	3301      	adds	r3, #1
 8004324:	623b      	str	r3, [r7, #32]
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	2b0f      	cmp	r3, #15
 800432a:	d9b9      	bls.n	80042a0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800432c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432e:	3301      	adds	r3, #1
 8004330:	627b      	str	r3, [r7, #36]	@ 0x24
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	2b0f      	cmp	r3, #15
 8004336:	d9a2      	bls.n	800427e <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8004338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433a:	3301      	adds	r3, #1
 800433c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800433e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004340:	2b0f      	cmp	r3, #15
 8004342:	d999      	bls.n	8004278 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8004344:	e000      	b.n	8004348 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8004346:	bf00      	nop
          }
        }
      }
    }
  }
}
 8004348:	373c      	adds	r7, #60	@ 0x3c
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	3b9aca00 	.word	0x3b9aca00
 8004358:	08014898 	.word	0x08014898
 800435c:	20000e04 	.word	0x20000e04
 8004360:	20000404 	.word	0x20000404

08004364 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8004364:	b480      	push	{r7}
 8004366:	b093      	sub	sp, #76	@ 0x4c
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0xFFFFFFFFU;
 800436e:	f04f 33ff 	mov.w	r3, #4294967295
 8004372:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t clk_max;
  uint32_t scll;
  uint32_t sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	085a      	lsrs	r2, r3, #1
 8004378:	4b7a      	ldr	r3, [pc, #488]	@ (8004564 <I2C_Compute_SCLL_SCLH+0x200>)
 800437a:	4413      	add	r3, r2
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U)) / I2C_Charac[I2C_speed].freq;
 8004384:	4a78      	ldr	r2, [pc, #480]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	212c      	movs	r1, #44	@ 0x2c
 800438a:	fb01 f303 	mul.w	r3, r1, r3
 800438e:	4413      	add	r3, r2
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	085a      	lsrs	r2, r3, #1
 8004394:	4b73      	ldr	r3, [pc, #460]	@ (8004564 <I2C_Compute_SCLL_SCLH+0x200>)
 8004396:	4413      	add	r3, r2
 8004398:	4973      	ldr	r1, [pc, #460]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	202c      	movs	r0, #44	@ 0x2c
 800439e:	fb00 f202 	mul.w	r2, r0, r2
 80043a2:	440a      	add	r2, r1
 80043a4:	6812      	ldr	r2, [r2, #0]
 80043a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80043aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 80043ac:	2332      	movs	r3, #50	@ 0x32
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 80043b0:	4a6d      	ldr	r2, [pc, #436]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	212c      	movs	r1, #44	@ 0x2c
 80043b6:	fb01 f303 	mul.w	r3, r1, r3
 80043ba:	4413      	add	r3, r2
 80043bc:	3328      	adds	r3, #40	@ 0x28
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 80043c8:	4a67      	ldr	r2, [pc, #412]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	212c      	movs	r1, #44	@ 0x2c
 80043ce:	fb01 f303 	mul.w	r3, r1, r3
 80043d2:	4413      	add	r3, r2
 80043d4:	3304      	adds	r3, #4
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a62      	ldr	r2, [pc, #392]	@ (8004564 <I2C_Compute_SCLL_SCLH+0x200>)
 80043da:	fbb2 f3f3 	udiv	r3, r2, r3
 80043de:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 80043e0:	4a61      	ldr	r2, [pc, #388]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	212c      	movs	r1, #44	@ 0x2c
 80043e6:	fb01 f303 	mul.w	r3, r1, r3
 80043ea:	4413      	add	r3, r2
 80043ec:	3308      	adds	r3, #8
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a5c      	ldr	r2, [pc, #368]	@ (8004564 <I2C_Compute_SCLL_SCLH+0x200>)
 80043f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f6:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 80043f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fa:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 80043fc:	2300      	movs	r3, #0
 80043fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004400:	e0a3      	b.n	800454a <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8004402:	495a      	ldr	r1, [pc, #360]	@ (800456c <I2C_Compute_SCLL_SCLH+0x208>)
 8004404:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004406:	4613      	mov	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4413      	add	r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	440b      	add	r3, r1
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	1c5a      	adds	r2, r3, #1
 8004414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004416:	fb02 f303 	mul.w	r3, r2, r3
 800441a:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800441c:	2300      	movs	r3, #0
 800441e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004420:	e08c      	b.n	800453c <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8004422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004424:	6a3b      	ldr	r3, [r7, #32]
 8004426:	441a      	add	r2, r3
 8004428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800442a:	3301      	adds	r3, #1
 800442c:	6979      	ldr	r1, [r7, #20]
 800442e:	fb03 f101 	mul.w	r1, r3, r1
 8004432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	440b      	add	r3, r1
 8004438:	4413      	add	r3, r2
 800443a:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 800443c:	4a4a      	ldr	r2, [pc, #296]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	212c      	movs	r1, #44	@ 0x2c
 8004442:	fb01 f303 	mul.w	r3, r1, r3
 8004446:	4413      	add	r3, r2
 8004448:	3318      	adds	r3, #24
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	429a      	cmp	r2, r3
 8004450:	d971      	bls.n	8004536 <I2C_Compute_SCLL_SCLH+0x1d2>
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004456:	1ad2      	subs	r2, r2, r3
 8004458:	6a3b      	ldr	r3, [r7, #32]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004460:	429a      	cmp	r2, r3
 8004462:	d268      	bcs.n	8004536 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8004464:	2300      	movs	r3, #0
 8004466:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004468:	e062      	b.n	8004530 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 800446a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	441a      	add	r2, r3
 8004470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004472:	3301      	adds	r3, #1
 8004474:	6979      	ldr	r1, [r7, #20]
 8004476:	fb03 f101 	mul.w	r1, r3, r1
 800447a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	440b      	add	r3, r1
 8004480:	4413      	add	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	441a      	add	r2, r3
 800448a:	4937      	ldr	r1, [pc, #220]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	202c      	movs	r0, #44	@ 0x2c
 8004490:	fb00 f303 	mul.w	r3, r0, r3
 8004494:	440b      	add	r3, r1
 8004496:	3320      	adds	r3, #32
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	441a      	add	r2, r3
 800449c:	4932      	ldr	r1, [pc, #200]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	202c      	movs	r0, #44	@ 0x2c
 80044a2:	fb00 f303 	mul.w	r3, r0, r3
 80044a6:	440b      	add	r3, r1
 80044a8:	3324      	adds	r3, #36	@ 0x24
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4413      	add	r3, r2
 80044ae:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min)
 80044b0:	68ba      	ldr	r2, [r7, #8]
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d338      	bcc.n	800452a <I2C_Compute_SCLL_SCLH+0x1c6>
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d834      	bhi.n	800452a <I2C_Compute_SCLL_SCLH+0x1c6>
 80044c0:	4a29      	ldr	r2, [pc, #164]	@ (8004568 <I2C_Compute_SCLL_SCLH+0x204>)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	212c      	movs	r1, #44	@ 0x2c
 80044c6:	fb01 f303 	mul.w	r3, r1, r3
 80044ca:	4413      	add	r3, r2
 80044cc:	331c      	adds	r3, #28
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d329      	bcc.n	800452a <I2C_Compute_SCLL_SCLH+0x1c6>
              && (ti2cclk < tscl_h))
 80044d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d225      	bcs.n	800452a <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 80044e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	da02      	bge.n	80044f2 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 80044ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ee:	425b      	negs	r3, r3
 80044f0:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 80044f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d917      	bls.n	800452a <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 80044fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fc:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 80044fe:	491b      	ldr	r1, [pc, #108]	@ (800456c <I2C_Compute_SCLL_SCLH+0x208>)
 8004500:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004502:	4613      	mov	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	440b      	add	r3, r1
 800450c:	3310      	adds	r3, #16
 800450e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004510:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8004512:	4916      	ldr	r1, [pc, #88]	@ (800456c <I2C_Compute_SCLL_SCLH+0x208>)
 8004514:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004516:	4613      	mov	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	330c      	adds	r3, #12
 8004522:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004524:	601a      	str	r2, [r3, #0]
              ret = count;
 8004526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004528:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800452a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800452c:	3301      	adds	r3, #1
 800452e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004532:	2bff      	cmp	r3, #255	@ 0xff
 8004534:	d999      	bls.n	800446a <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8004536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004538:	3301      	adds	r3, #1
 800453a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800453c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800453e:	2bff      	cmp	r3, #255	@ 0xff
 8004540:	f67f af6f 	bls.w	8004422 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8004544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004546:	3301      	adds	r3, #1
 8004548:	637b      	str	r3, [r7, #52]	@ 0x34
 800454a:	4b09      	ldr	r3, [pc, #36]	@ (8004570 <I2C_Compute_SCLL_SCLH+0x20c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004550:	429a      	cmp	r2, r3
 8004552:	f4ff af56 	bcc.w	8004402 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8004556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8004558:	4618      	mov	r0, r3
 800455a:	374c      	adds	r7, #76	@ 0x4c
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr
 8004564:	3b9aca00 	.word	0x3b9aca00
 8004568:	08014898 	.word	0x08014898
 800456c:	20000404 	.word	0x20000404
 8004570:	20000e04 	.word	0x20000e04

08004574 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *hI2c)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	@ 0x28
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 800457c:	4b31      	ldr	r3, [pc, #196]	@ (8004644 <I2C4_MspInit+0xd0>)
 800457e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004582:	4a30      	ldr	r2, [pc, #192]	@ (8004644 <I2C4_MspInit+0xd0>)
 8004584:	f043 0302 	orr.w	r3, r3, #2
 8004588:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800458c:	4b2d      	ldr	r3, [pc, #180]	@ (8004644 <I2C4_MspInit+0xd0>)
 800458e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	613b      	str	r3, [r7, #16]
 8004598:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 800459a:	4b2a      	ldr	r3, [pc, #168]	@ (8004644 <I2C4_MspInit+0xd0>)
 800459c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045a0:	4a28      	ldr	r2, [pc, #160]	@ (8004644 <I2C4_MspInit+0xd0>)
 80045a2:	f043 0302 	orr.w	r3, r3, #2
 80045a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80045aa:	4b26      	ldr	r3, [pc, #152]	@ (8004644 <I2C4_MspInit+0xd0>)
 80045ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SCL_PIN;
 80045b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80045bc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 80045be:	2312      	movs	r3, #18
 80045c0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 80045c2:	2301      	movs	r3, #1
 80045c4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 80045c6:	2302      	movs	r3, #2
 80045c8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SCL_AF;
 80045ca:	2306      	movs	r3, #6
 80045cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 80045ce:	f107 0314 	add.w	r3, r7, #20
 80045d2:	4619      	mov	r1, r3
 80045d4:	481c      	ldr	r0, [pc, #112]	@ (8004648 <I2C4_MspInit+0xd4>)
 80045d6:	f003 ffa7 	bl	8008528 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin               = BUS_I2C4_SDA_PIN;
 80045da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode              = GPIO_MODE_AF_OD;
 80045e0:	2312      	movs	r3, #18
 80045e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull              = GPIO_PULLUP;
 80045e4:	2301      	movs	r3, #1
 80045e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 80045e8:	2302      	movs	r3, #2
 80045ea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C4_SDA_AF;
 80045ec:	2306      	movs	r3, #6
 80045ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 80045f0:	f107 0314 	add.w	r3, r7, #20
 80045f4:	4619      	mov	r1, r3
 80045f6:	4814      	ldr	r0, [pc, #80]	@ (8004648 <I2C4_MspInit+0xd4>)
 80045f8:	f003 ff96 	bl	8008528 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <I2C4_MspInit+0xd0>)
 80045fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004602:	4a10      	ldr	r2, [pc, #64]	@ (8004644 <I2C4_MspInit+0xd0>)
 8004604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004608:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800460c:	4b0d      	ldr	r3, [pc, #52]	@ (8004644 <I2C4_MspInit+0xd0>)
 800460e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004616:	60bb      	str	r3, [r7, #8]
 8004618:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 800461a:	4b0a      	ldr	r3, [pc, #40]	@ (8004644 <I2C4_MspInit+0xd0>)
 800461c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004620:	4a08      	ldr	r2, [pc, #32]	@ (8004644 <I2C4_MspInit+0xd0>)
 8004622:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004626:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 800462a:	4b06      	ldr	r3, [pc, #24]	@ (8004644 <I2C4_MspInit+0xd0>)
 800462c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004630:	4a04      	ldr	r2, [pc, #16]	@ (8004644 <I2C4_MspInit+0xd0>)
 8004632:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004636:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 800463a:	bf00      	nop
 800463c:	3728      	adds	r7, #40	@ 0x28
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	44020c00 	.word	0x44020c00
 8004648:	42020400 	.word	0x42020400

0800464c <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8004654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004658:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	4619      	mov	r1, r3
 800465e:	480b      	ldr	r0, [pc, #44]	@ (800468c <I2C4_MspDeInit+0x40>)
 8004660:	f004 f8c0 	bl	80087e4 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8004664:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004668:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4619      	mov	r1, r3
 800466e:	4807      	ldr	r0, [pc, #28]	@ (800468c <I2C4_MspDeInit+0x40>)
 8004670:	f004 f8b8 	bl	80087e4 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8004674:	4b06      	ldr	r3, [pc, #24]	@ (8004690 <I2C4_MspDeInit+0x44>)
 8004676:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800467a:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <I2C4_MspDeInit+0x44>)
 800467c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004680:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
}
 8004684:	bf00      	nop
 8004686:	3720      	adds	r7, #32
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	42020400 	.word	0x42020400
 8004690:	44020c00 	.word	0x44020c00

08004694 <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af04      	add	r7, sp, #16
 800469a:	607b      	str	r3, [r7, #4]
 800469c:	4603      	mov	r3, r0
 800469e:	81fb      	strh	r3, [r7, #14]
 80046a0:	460b      	mov	r3, r1
 80046a2:	81bb      	strh	r3, [r7, #12]
 80046a4:	4613      	mov	r3, r2
 80046a6:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 80046a8:	8978      	ldrh	r0, [r7, #10]
 80046aa:	89ba      	ldrh	r2, [r7, #12]
 80046ac:	89f9      	ldrh	r1, [r7, #14]
 80046ae:	f242 7310 	movw	r3, #10000	@ 0x2710
 80046b2:	9302      	str	r3, [sp, #8]
 80046b4:	8b3b      	ldrh	r3, [r7, #24]
 80046b6:	9301      	str	r3, [sp, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	4603      	mov	r3, r0
 80046be:	4807      	ldr	r0, [pc, #28]	@ (80046dc <I2C4_WriteReg+0x48>)
 80046c0:	f004 fa54 	bl	8008b6c <HAL_I2C_Mem_Write>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e001      	b.n	80046d2 <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 80046ce:	f06f 0307 	mvn.w	r3, #7
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000e08 	.word	0x20000e08

080046e0 <I2C4_ReadReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af04      	add	r7, sp, #16
 80046e6:	607b      	str	r3, [r7, #4]
 80046e8:	4603      	mov	r3, r0
 80046ea:	81fb      	strh	r3, [r7, #14]
 80046ec:	460b      	mov	r3, r1
 80046ee:	81bb      	strh	r3, [r7, #12]
 80046f0:	4613      	mov	r3, r2
 80046f2:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 80046f4:	8978      	ldrh	r0, [r7, #10]
 80046f6:	89ba      	ldrh	r2, [r7, #12]
 80046f8:	89f9      	ldrh	r1, [r7, #14]
 80046fa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80046fe:	9302      	str	r3, [sp, #8]
 8004700:	8b3b      	ldrh	r3, [r7, #24]
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	4603      	mov	r3, r0
 800470a:	4807      	ldr	r0, [pc, #28]	@ (8004728 <I2C4_ReadReg+0x48>)
 800470c:	f004 fb42 	bl	8008d94 <HAL_I2C_Mem_Read>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8004716:	2300      	movs	r3, #0
 8004718:	e001      	b.n	800471e <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 800471a:	f06f 0307 	mvn.w	r3, #7
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	20000e08 	.word	0x20000e08

0800472c <BSP_LCD_Init>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_PORTRAIT_ROT180
  *         LCD_ORIENTATION_LANDSCAPE or LCD_ORIENTATION_LANDSCAPE_ROT180
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((Orientation > LCD_ORIENTATION_PORTRAIT) || (Instance >= LCD_INSTANCES_NBR))
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b03      	cmp	r3, #3
 800473a:	d802      	bhi.n	8004742 <BSP_LCD_Init+0x16>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <BSP_LCD_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004742:	f06f 0301 	mvn.w	r3, #1
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	e023      	b.n	8004792 <BSP_LCD_Init+0x66>
  }
  else
  {
    Lcd_Ctx[Instance].PixelFormat = LCD_PIXEL_FORMAT_RGB565;
 800474a:	4a14      	ldr	r2, [pc, #80]	@ (800479c <BSP_LCD_Init+0x70>)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	4413      	add	r3, r2
 8004752:	3308      	adds	r3, #8
 8004754:	2202      	movs	r2, #2
 8004756:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].XSize       = LCD_DEFAULT_WIDTH;
 8004758:	4a10      	ldr	r2, [pc, #64]	@ (800479c <BSP_LCD_Init+0x70>)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	4413      	add	r3, r2
 8004760:	22f0      	movs	r2, #240	@ 0xf0
 8004762:	601a      	str	r2, [r3, #0]
    Lcd_Ctx[Instance].YSize       = LCD_DEFAULT_HEIGHT;
 8004764:	4a0d      	ldr	r2, [pc, #52]	@ (800479c <BSP_LCD_Init+0x70>)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	4413      	add	r3, r2
 800476c:	3304      	adds	r3, #4
 800476e:	22f0      	movs	r2, #240	@ 0xf0
 8004770:	601a      	str	r2, [r3, #0]

    /* Initialize LCD special pins GPIOs */
    ST7789H2_PowerUp();
 8004772:	f000 faa5 	bl	8004cc0 <ST7789H2_PowerUp>

    if (ST7789H2_Probe(Orientation) != BSP_ERROR_NONE)
 8004776:	6838      	ldr	r0, [r7, #0]
 8004778:	f000 fb1c 	bl	8004db4 <ST7789H2_Probe>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <BSP_LCD_Init+0x5e>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8004782:	f06f 0306 	mvn.w	r3, #6
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	e003      	b.n	8004792 <BSP_LCD_Init+0x66>
    }
    else
    {
      ret = BSP_LCD_DisplayOn(Instance);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fa66 	bl	8004c5c <BSP_LCD_DisplayOn>
 8004790:	60f8      	str	r0, [r7, #12]
    }
  }

  return ret;
 8004792:	68fb      	ldr	r3, [r7, #12]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3710      	adds	r7, #16
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	20000ebc 	.word	0x20000ebc

080047a0 <MX_FMC_BANK1_Init>:
  * @brief  Initializes LCD IOs.
  * @param  hsram SRAM handle
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_FMC_BANK1_Init(SRAM_HandleTypeDef *hsram)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  static FMC_NORSRAM_TimingTypeDef  sram_timing = {0};

  /* SRAM device configuration */
  hsram->Init.DataAddressMux         = FMC_DATA_ADDRESS_MUX_DISABLE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	60da      	str	r2, [r3, #12]
  hsram->Init.MemoryType             = FMC_MEMORY_TYPE_SRAM;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	611a      	str	r2, [r3, #16]
  hsram->Init.MemoryDataWidth        = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2210      	movs	r2, #16
 80047b8:	615a      	str	r2, [r3, #20]
  hsram->Init.BurstAccessMode        = FMC_BURST_ACCESS_MODE_DISABLE;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	619a      	str	r2, [r3, #24]
  hsram->Init.WaitSignalPolarity     = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	61da      	str	r2, [r3, #28]
  hsram->Init.WaitSignalActive       = FMC_WAIT_TIMING_BEFORE_WS;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	621a      	str	r2, [r3, #32]
  hsram->Init.WriteOperation         = FMC_WRITE_OPERATION_ENABLE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80047d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram->Init.WaitSignal             = FMC_WAIT_SIGNAL_DISABLE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram->Init.ExtendedMode           = FMC_EXTENDED_MODE_DISABLE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram->Init.AsynchronousWait       = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram->Init.WriteBurst             = FMC_WRITE_BURST_DISABLE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram->Init.ContinuousClock        = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram->Init.WriteFifo              = FMC_WRITE_FIFO_DISABLE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80047f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram->Init.PageSize               = FMC_PAGE_SIZE_NONE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	641a      	str	r2, [r3, #64]	@ 0x40
  hsram->Init.NBLSetupTime           = FMC_NBL_SETUPTIME_0;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	645a      	str	r2, [r3, #68]	@ 0x44
  hsram->Init.MaxChipSelectPulse     = DISABLE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  hsram->Init.MaxChipSelectPulseTime = 1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	64da      	str	r2, [r3, #76]	@ 0x4c

  sram_timing.AddressSetupTime       = 10;
 8004814:	4b10      	ldr	r3, [pc, #64]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004816:	220a      	movs	r2, #10
 8004818:	601a      	str	r2, [r3, #0]
  sram_timing.AddressHoldTime        = 7;
 800481a:	4b0f      	ldr	r3, [pc, #60]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 800481c:	2207      	movs	r2, #7
 800481e:	605a      	str	r2, [r3, #4]
  sram_timing.DataSetupTime          = 7;
 8004820:	4b0d      	ldr	r3, [pc, #52]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004822:	2207      	movs	r2, #7
 8004824:	609a      	str	r2, [r3, #8]
  sram_timing.DataHoldTime           = 2;
 8004826:	4b0c      	ldr	r3, [pc, #48]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004828:	2202      	movs	r2, #2
 800482a:	60da      	str	r2, [r3, #12]
  sram_timing.BusTurnAroundDuration  = 4;
 800482c:	4b0a      	ldr	r3, [pc, #40]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 800482e:	2204      	movs	r2, #4
 8004830:	611a      	str	r2, [r3, #16]
  sram_timing.CLKDivision            = 2;
 8004832:	4b09      	ldr	r3, [pc, #36]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004834:	2202      	movs	r2, #2
 8004836:	615a      	str	r2, [r3, #20]
  sram_timing.DataLatency            = 2;
 8004838:	4b07      	ldr	r3, [pc, #28]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 800483a:	2202      	movs	r2, #2
 800483c:	619a      	str	r2, [r3, #24]
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 800483e:	4b06      	ldr	r3, [pc, #24]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004840:	2200      	movs	r2, #0
 8004842:	61da      	str	r2, [r3, #28]

  return HAL_SRAM_Init(hsram, &sram_timing, &sram_timing);
 8004844:	4a04      	ldr	r2, [pc, #16]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004846:	4904      	ldr	r1, [pc, #16]	@ (8004858 <MX_FMC_BANK1_Init+0xb8>)
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f00a ff33 	bl	800f6b4 <HAL_SRAM_Init>
 800484e:	4603      	mov	r3, r0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20000ecc 	.word	0x20000ecc

0800485c <BSP_LCD_GetPixelFormat>:
  * @param  Instance    LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004870:	f06f 0301 	mvn.w	r3, #1
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	e002      	b.n	800487e <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    /* Only RGB565 format is supported */
    *PixelFormat = LCD_PIXEL_FORMAT_RGB565;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	2202      	movs	r2, #2
 800487c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800487e:	68fb      	ldr	r3, [r7, #12]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <BSP_LCD_GetXSize>:
  * @param  Instance  LCD Instance
  * @param  XSize     LCD width
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *XSize)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d003      	beq.n	80048a8 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80048a0:	f06f 0301 	mvn.w	r3, #1
 80048a4:	60fb      	str	r3, [r7, #12]
 80048a6:	e011      	b.n	80048cc <BSP_LCD_GetXSize+0x40>
  }
  else
  {
    if (Lcd_Drv[Instance]->GetXSize(Lcd_CompObj[Instance], XSize) != BSP_ERROR_NONE)
 80048a8:	4a0b      	ldr	r2, [pc, #44]	@ (80048d8 <BSP_LCD_GetXSize+0x4c>)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b2:	490a      	ldr	r1, [pc, #40]	@ (80048dc <BSP_LCD_GetXSize+0x50>)
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80048ba:	6839      	ldr	r1, [r7, #0]
 80048bc:	4610      	mov	r0, r2
 80048be:	4798      	blx	r3
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <BSP_LCD_GetXSize+0x40>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80048c6:	f06f 0304 	mvn.w	r3, #4
 80048ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80048cc:	68fb      	ldr	r3, [r7, #12]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20000e60 	.word	0x20000e60
 80048dc:	20000e5c 	.word	0x20000e5c

080048e0 <BSP_LCD_GetYSize>:
  * @param  Instance  LCD Instance
  * @param  YSize     LCD Height
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *YSize)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80048f4:	f06f 0301 	mvn.w	r3, #1
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	e011      	b.n	8004920 <BSP_LCD_GetYSize+0x40>
  }
  else
  {
    if (Lcd_Drv[Instance]->GetYSize(Lcd_CompObj[Instance], YSize) != BSP_ERROR_NONE)
 80048fc:	4a0b      	ldr	r2, [pc, #44]	@ (800492c <BSP_LCD_GetYSize+0x4c>)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004906:	490a      	ldr	r1, [pc, #40]	@ (8004930 <BSP_LCD_GetYSize+0x50>)
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800490e:	6839      	ldr	r1, [r7, #0]
 8004910:	4610      	mov	r0, r2
 8004912:	4798      	blx	r3
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <BSP_LCD_GetYSize+0x40>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800491a:	f06f 0304 	mvn.w	r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004920:	68fb      	ldr	r3, [r7, #12]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000e60 	.word	0x20000e60
 8004930:	20000e5c 	.word	0x20000e5c

08004934 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8004934:	b590      	push	{r4, r7, lr}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800494c:	f06f 0301 	mvn.w	r3, #1
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	e01d      	b.n	8004990 <BSP_LCD_ReadPixel+0x5c>
  }
  else if (Lcd_Drv[Instance]->GetPixel != NULL)
 8004954:	4a11      	ldr	r2, [pc, #68]	@ (800499c <BSP_LCD_ReadPixel+0x68>)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800495c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495e:	2b00      	cmp	r3, #0
 8004960:	d013      	beq.n	800498a <BSP_LCD_ReadPixel+0x56>
  {
    if (Lcd_Drv[Instance]->GetPixel(Lcd_CompObj[Instance], Xpos, Ypos, Color) != BSP_ERROR_NONE)
 8004962:	4a0e      	ldr	r2, [pc, #56]	@ (800499c <BSP_LCD_ReadPixel+0x68>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496a:	6bdc      	ldr	r4, [r3, #60]	@ 0x3c
 800496c:	4a0c      	ldr	r2, [pc, #48]	@ (80049a0 <BSP_LCD_ReadPixel+0x6c>)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	68b9      	ldr	r1, [r7, #8]
 800497a:	47a0      	blx	r4
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d006      	beq.n	8004990 <BSP_LCD_ReadPixel+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004982:	f06f 0304 	mvn.w	r3, #4
 8004986:	617b      	str	r3, [r7, #20]
 8004988:	e002      	b.n	8004990 <BSP_LCD_ReadPixel+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800498a:	f06f 030a 	mvn.w	r3, #10
 800498e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004990:	697b      	ldr	r3, [r7, #20]
}
 8004992:	4618      	mov	r0, r3
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	bd90      	pop	{r4, r7, pc}
 800499a:	bf00      	nop
 800499c:	20000e60 	.word	0x20000e60
 80049a0:	20000e5c 	.word	0x20000e5c

080049a4 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80049a4:	b590      	push	{r4, r7, lr}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
 80049b0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80049bc:	f06f 0301 	mvn.w	r3, #1
 80049c0:	617b      	str	r3, [r7, #20]
 80049c2:	e01d      	b.n	8004a00 <BSP_LCD_WritePixel+0x5c>
  }
  else if (Lcd_Drv[Instance]->SetPixel != NULL)
 80049c4:	4a11      	ldr	r2, [pc, #68]	@ (8004a0c <BSP_LCD_WritePixel+0x68>)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d013      	beq.n	80049fa <BSP_LCD_WritePixel+0x56>
  {
    if (Lcd_Drv[Instance]->SetPixel(Lcd_CompObj[Instance], Xpos, Ypos, Color) != BSP_ERROR_NONE)
 80049d2:	4a0e      	ldr	r2, [pc, #56]	@ (8004a0c <BSP_LCD_WritePixel+0x68>)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049da:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80049dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004a10 <BSP_LCD_WritePixel+0x6c>)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	687a      	ldr	r2, [r7, #4]
 80049e8:	68b9      	ldr	r1, [r7, #8]
 80049ea:	47a0      	blx	r4
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <BSP_LCD_WritePixel+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80049f2:	f06f 0304 	mvn.w	r3, #4
 80049f6:	617b      	str	r3, [r7, #20]
 80049f8:	e002      	b.n	8004a00 <BSP_LCD_WritePixel+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80049fa:	f06f 030a 	mvn.w	r3, #10
 80049fe:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004a00:	697b      	ldr	r3, [r7, #20]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	371c      	adds	r7, #28
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd90      	pop	{r4, r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000e60 	.word	0x20000e60
 8004a10:	20000e5c 	.word	0x20000e5c

08004a14 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8004a14:	b590      	push	{r4, r7, lr}
 8004a16:	b089      	sub	sp, #36	@ 0x24
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
 8004a20:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004a22:	2300      	movs	r3, #0
 8004a24:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004a2c:	f06f 0301 	mvn.w	r3, #1
 8004a30:	617b      	str	r3, [r7, #20]
 8004a32:	e01f      	b.n	8004a74 <BSP_LCD_DrawHLine+0x60>
  }
  else if (Lcd_Drv[Instance]->DrawHLine != NULL)
 8004a34:	4a12      	ldr	r2, [pc, #72]	@ (8004a80 <BSP_LCD_DrawHLine+0x6c>)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d015      	beq.n	8004a6e <BSP_LCD_DrawHLine+0x5a>
  {
    if (Lcd_Drv[Instance]->DrawHLine(Lcd_CompObj[Instance], Xpos, Ypos, Length, Color) != BSP_ERROR_NONE)
 8004a42:	4a0f      	ldr	r2, [pc, #60]	@ (8004a80 <BSP_LCD_DrawHLine+0x6c>)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a4a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8004a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8004a84 <BSP_LCD_DrawHLine+0x70>)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	47a0      	blx	r4
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d006      	beq.n	8004a74 <BSP_LCD_DrawHLine+0x60>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004a66:	f06f 0304 	mvn.w	r3, #4
 8004a6a:	617b      	str	r3, [r7, #20]
 8004a6c:	e002      	b.n	8004a74 <BSP_LCD_DrawHLine+0x60>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004a6e:	f06f 030a 	mvn.w	r3, #10
 8004a72:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004a74:	697b      	ldr	r3, [r7, #20]
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd90      	pop	{r4, r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20000e60 	.word	0x20000e60
 8004a84:	20000e5c 	.word	0x20000e5c

08004a88 <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8004a88:	b590      	push	{r4, r7, lr}
 8004a8a:	b089      	sub	sp, #36	@ 0x24
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004a96:	2300      	movs	r3, #0
 8004a98:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004aa0:	f06f 0301 	mvn.w	r3, #1
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	e01f      	b.n	8004ae8 <BSP_LCD_DrawVLine+0x60>
  }
  else if (Lcd_Drv[Instance]->DrawVLine != NULL)
 8004aa8:	4a12      	ldr	r2, [pc, #72]	@ (8004af4 <BSP_LCD_DrawVLine+0x6c>)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d015      	beq.n	8004ae2 <BSP_LCD_DrawVLine+0x5a>
  {
    if (Lcd_Drv[Instance]->DrawVLine(Lcd_CompObj[Instance], Xpos, Ypos, Length, Color) != BSP_ERROR_NONE)
 8004ab6:	4a0f      	ldr	r2, [pc, #60]	@ (8004af4 <BSP_LCD_DrawVLine+0x6c>)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004abe:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8004af8 <BSP_LCD_DrawVLine+0x70>)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68b9      	ldr	r1, [r7, #8]
 8004ad2:	47a0      	blx	r4
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d006      	beq.n	8004ae8 <BSP_LCD_DrawVLine+0x60>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004ada:	f06f 0304 	mvn.w	r3, #4
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	e002      	b.n	8004ae8 <BSP_LCD_DrawVLine+0x60>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004ae2:	f06f 030a 	mvn.w	r3, #10
 8004ae6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004ae8:	697b      	ldr	r3, [r7, #20]
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	371c      	adds	r7, #28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd90      	pop	{r4, r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000e60 	.word	0x20000e60
 8004af8:	20000e5c 	.word	0x20000e5c

08004afc <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address.
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8004afc:	b590      	push	{r4, r7, lr}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b14:	f06f 0301 	mvn.w	r3, #1
 8004b18:	617b      	str	r3, [r7, #20]
 8004b1a:	e01d      	b.n	8004b58 <BSP_LCD_DrawBitmap+0x5c>
  }
  else if (Lcd_Drv[Instance]->DrawBitmap != NULL)
 8004b1c:	4a11      	ldr	r2, [pc, #68]	@ (8004b64 <BSP_LCD_DrawBitmap+0x68>)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d013      	beq.n	8004b52 <BSP_LCD_DrawBitmap+0x56>
  {
    if (Lcd_Drv[Instance]->DrawBitmap(Lcd_CompObj[Instance], Xpos, Ypos, pBmp) != BSP_ERROR_NONE)
 8004b2a:	4a0e      	ldr	r2, [pc, #56]	@ (8004b64 <BSP_LCD_DrawBitmap+0x68>)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b32:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8004b34:	4a0c      	ldr	r2, [pc, #48]	@ (8004b68 <BSP_LCD_DrawBitmap+0x6c>)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	68b9      	ldr	r1, [r7, #8]
 8004b42:	47a0      	blx	r4
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d006      	beq.n	8004b58 <BSP_LCD_DrawBitmap+0x5c>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004b4a:	f06f 0304 	mvn.w	r3, #4
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	e002      	b.n	8004b58 <BSP_LCD_DrawBitmap+0x5c>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004b52:	f06f 030a 	mvn.w	r3, #10
 8004b56:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004b58:	697b      	ldr	r3, [r7, #20]
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd90      	pop	{r4, r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20000e60 	.word	0x20000e60
 8004b68:	20000e5c 	.word	0x20000e5c

08004b6c <BSP_LCD_FillRGBRect>:
  * @param  Height Rectangle Height.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width,
                            uint32_t Height)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b089      	sub	sp, #36	@ 0x24
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
 8004b78:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b84:	f06f 0301 	mvn.w	r3, #1
 8004b88:	617b      	str	r3, [r7, #20]
 8004b8a:	e021      	b.n	8004bd0 <BSP_LCD_FillRGBRect+0x64>
  }
  else if (Lcd_Drv[Instance]->FillRect != NULL)
 8004b8c:	4a13      	ldr	r2, [pc, #76]	@ (8004bdc <BSP_LCD_FillRGBRect+0x70>)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d017      	beq.n	8004bca <BSP_LCD_FillRGBRect+0x5e>
  {
    if (Lcd_Drv[Instance]->FillRGBRect(Lcd_CompObj[Instance], Xpos, Ypos, pData, Width, Height) != BSP_ERROR_NONE)
 8004b9a:	4a10      	ldr	r2, [pc, #64]	@ (8004bdc <BSP_LCD_FillRGBRect+0x70>)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba2:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8004ba4:	4a0e      	ldr	r2, [pc, #56]	@ (8004be0 <BSP_LCD_FillRGBRect+0x74>)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	68b9      	ldr	r1, [r7, #8]
 8004bba:	47a0      	blx	r4
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d006      	beq.n	8004bd0 <BSP_LCD_FillRGBRect+0x64>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004bc2:	f06f 0304 	mvn.w	r3, #4
 8004bc6:	617b      	str	r3, [r7, #20]
 8004bc8:	e002      	b.n	8004bd0 <BSP_LCD_FillRGBRect+0x64>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004bca:	f06f 030a 	mvn.w	r3, #10
 8004bce:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004bd0:	697b      	ldr	r3, [r7, #20]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd90      	pop	{r4, r7, pc}
 8004bda:	bf00      	nop
 8004bdc:	20000e60 	.word	0x20000e60
 8004be0:	20000e5c 	.word	0x20000e5c

08004be4 <BSP_LCD_FillRect>:
  * @param  Color Pixel color in RGB mode (5-6-5)
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height,
                         uint32_t Color)
{
 8004be4:	b590      	push	{r4, r7, lr}
 8004be6:	b089      	sub	sp, #36	@ 0x24
 8004be8:	af02      	add	r7, sp, #8
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]

  if (Instance >= LCD_INSTANCES_NBR)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d003      	beq.n	8004c04 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004bfc:	f06f 0301 	mvn.w	r3, #1
 8004c00:	617b      	str	r3, [r7, #20]
 8004c02:	e021      	b.n	8004c48 <BSP_LCD_FillRect+0x64>
  }
  else if (Lcd_Drv[Instance]->FillRect != NULL)
 8004c04:	4a13      	ldr	r2, [pc, #76]	@ (8004c54 <BSP_LCD_FillRect+0x70>)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d017      	beq.n	8004c42 <BSP_LCD_FillRect+0x5e>
  {
    if (Lcd_Drv[Instance]->FillRect(Lcd_CompObj[Instance], Xpos, Ypos, Width, Height, Color) != BSP_ERROR_NONE)
 8004c12:	4a10      	ldr	r2, [pc, #64]	@ (8004c54 <BSP_LCD_FillRect+0x70>)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c1a:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8004c1c:	4a0e      	ldr	r2, [pc, #56]	@ (8004c58 <BSP_LCD_FillRect+0x74>)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c26:	9301      	str	r3, [sp, #4]
 8004c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	68b9      	ldr	r1, [r7, #8]
 8004c32:	47a0      	blx	r4
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d006      	beq.n	8004c48 <BSP_LCD_FillRect+0x64>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004c3a:	f06f 0304 	mvn.w	r3, #4
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	e002      	b.n	8004c48 <BSP_LCD_FillRect+0x64>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004c42:	f06f 030a 	mvn.w	r3, #10
 8004c46:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004c48:	697b      	ldr	r3, [r7, #20]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	371c      	adds	r7, #28
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd90      	pop	{r4, r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000e60 	.word	0x20000e60
 8004c58:	20000e5c 	.word	0x20000e5c

08004c5c <BSP_LCD_DisplayOn>:
  * @brief  Enables the display.
  * @param  Instance    LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8004c64:	2300      	movs	r3, #0
 8004c66:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004c6e:	f06f 0301 	mvn.w	r3, #1
 8004c72:	60fb      	str	r3, [r7, #12]
 8004c74:	e01b      	b.n	8004cae <BSP_LCD_DisplayOn+0x52>
  }
  else if (Lcd_Drv[Instance]->DisplayOn != NULL)
 8004c76:	4a10      	ldr	r2, [pc, #64]	@ (8004cb8 <BSP_LCD_DisplayOn+0x5c>)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d011      	beq.n	8004ca8 <BSP_LCD_DisplayOn+0x4c>
  {
    if (Lcd_Drv[Instance]->DisplayOn(Lcd_CompObj[Instance]) != BSP_ERROR_NONE)
 8004c84:	4a0c      	ldr	r2, [pc, #48]	@ (8004cb8 <BSP_LCD_DisplayOn+0x5c>)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	490b      	ldr	r1, [pc, #44]	@ (8004cbc <BSP_LCD_DisplayOn+0x60>)
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004c96:	4610      	mov	r0, r2
 8004c98:	4798      	blx	r3
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d006      	beq.n	8004cae <BSP_LCD_DisplayOn+0x52>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8004ca0:	f06f 0304 	mvn.w	r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]
 8004ca6:	e002      	b.n	8004cae <BSP_LCD_DisplayOn+0x52>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8004ca8:	f06f 030a 	mvn.w	r3, #10
 8004cac:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004cae:	68fb      	ldr	r3, [r7, #12]
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	20000e60 	.word	0x20000e60
 8004cbc:	20000e5c 	.word	0x20000e5c

08004cc0 <ST7789H2_PowerUp>:
/**
  * @brief  Reset ST7789H2 and activate backlight.
  * @retval None
  */
static void ST7789H2_PowerUp(void)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIOs clock */
  LCD_RESET_GPIO_CLK_ENABLE();
 8004cc6:	4b37      	ldr	r3, [pc, #220]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ccc:	4a35      	ldr	r2, [pc, #212]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cd6:	4b33      	ldr	r3, [pc, #204]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8004ce4:	4b2f      	ldr	r3, [pc, #188]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cea:	4a2e      	ldr	r2, [pc, #184]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004cf4:	4b2b      	ldr	r3, [pc, #172]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfe:	607b      	str	r3, [r7, #4]
 8004d00:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_ON_GPIO_CLK_ENABLE();
 8004d02:	4b28      	ldr	r3, [pc, #160]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d08:	4a26      	ldr	r2, [pc, #152]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004d0a:	f043 0304 	orr.w	r3, r3, #4
 8004d0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d12:	4b24      	ldr	r3, [pc, #144]	@ (8004da4 <ST7789H2_PowerUp+0xe4>)
 8004d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	603b      	str	r3, [r7, #0]
 8004d1e:	683b      	ldr	r3, [r7, #0]

  /* Initialize and configure the ST7789H2 power pin */
  gpio_init_structure.Pin       = LCD_PWR_ON_PIN;
 8004d20:	2340      	movs	r3, #64	@ 0x40
 8004d22:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8004d24:	2301      	movs	r3, #1
 8004d26:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LCD_PWR_ON_GPIO_PORT, &gpio_init_structure);
 8004d30:	f107 030c 	add.w	r3, r7, #12
 8004d34:	4619      	mov	r1, r3
 8004d36:	481c      	ldr	r0, [pc, #112]	@ (8004da8 <ST7789H2_PowerUp+0xe8>)
 8004d38:	f003 fbf6 	bl	8008528 <HAL_GPIO_Init>

  /* Power on the ST7789H2 */
  HAL_GPIO_WritePin(LCD_PWR_ON_GPIO_PORT, LCD_PWR_ON_PIN, GPIO_PIN_RESET);
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	2140      	movs	r1, #64	@ 0x40
 8004d40:	4819      	ldr	r0, [pc, #100]	@ (8004da8 <ST7789H2_PowerUp+0xe8>)
 8004d42:	f003 fe0b 	bl	800895c <HAL_GPIO_WritePin>

  /* Initialize and configure the ST7789H2 reset pin */
  gpio_init_structure.Pin       = LCD_RESET_PIN;
 8004d46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d4a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RESET_GPIO_PORT, &gpio_init_structure);
 8004d4c:	f107 030c 	add.w	r3, r7, #12
 8004d50:	4619      	mov	r1, r3
 8004d52:	4816      	ldr	r0, [pc, #88]	@ (8004dac <ST7789H2_PowerUp+0xec>)
 8004d54:	f003 fbe8 	bl	8008528 <HAL_GPIO_Init>

  /* Reset the ST7789H2 */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_RESET);
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004d5e:	4813      	ldr	r0, [pc, #76]	@ (8004dac <ST7789H2_PowerUp+0xec>)
 8004d60:	f003 fdfc 	bl	800895c <HAL_GPIO_WritePin>
  HAL_Delay(1); /* wait at least 10us according ST7789H2 datasheet */
 8004d64:	2001      	movs	r0, #1
 8004d66:	f001 fb4d 	bl	8006404 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RESET_GPIO_PORT, LCD_RESET_PIN, GPIO_PIN_SET);
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004d70:	480e      	ldr	r0, [pc, #56]	@ (8004dac <ST7789H2_PowerUp+0xec>)
 8004d72:	f003 fdf3 	bl	800895c <HAL_GPIO_WritePin>
  HAL_Delay(120); /* wait maximum 120ms according ST7789H2 datasheet */
 8004d76:	2078      	movs	r0, #120	@ 0x78
 8004d78:	f001 fb44 	bl	8006404 <HAL_Delay>

  /* Initialize GPIO for backlight control and enable backlight */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;
 8004d7c:	2308      	movs	r3, #8
 8004d7e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull      = GPIO_PULLDOWN;
 8004d80:	2302      	movs	r3, #2
 8004d82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8004d84:	f107 030c 	add.w	r3, r7, #12
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4809      	ldr	r0, [pc, #36]	@ (8004db0 <ST7789H2_PowerUp+0xf0>)
 8004d8c:	f003 fbcc 	bl	8008528 <HAL_GPIO_Init>

  /* Backlight control signal assertion */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8004d90:	2201      	movs	r2, #1
 8004d92:	2108      	movs	r1, #8
 8004d94:	4806      	ldr	r0, [pc, #24]	@ (8004db0 <ST7789H2_PowerUp+0xf0>)
 8004d96:	f003 fde1 	bl	800895c <HAL_GPIO_WritePin>
}
 8004d9a:	bf00      	nop
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	44020c00 	.word	0x44020c00
 8004da8:	42020800 	.word	0x42020800
 8004dac:	42021c00 	.word	0x42021c00
 8004db0:	42022000 	.word	0x42022000

08004db4 <ST7789H2_Probe>:
  * @param  Orientation LCD_ORIENTATION_PORTRAIT, LCD_ORIENTATION_LANDSCAPE,
  *                     LCD_ORIENTATION_PORTRAIT_ROT180 or LCD_ORIENTATION_LANDSCAPE_ROT180.
  * @retval BSP status.
  */
static int32_t ST7789H2_Probe(uint32_t Orientation)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b08c      	sub	sp, #48	@ 0x30
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  ST7789H2_IO_t            IOCtx;
  uint32_t                 st7789h2_id;
  static ST7789H2_Object_t ST7789H2Obj;

  /* Configure the LCD driver */
  IOCtx.Address     = LCD_FMC_ADDRESS;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	833b      	strh	r3, [r7, #24]
  IOCtx.Init        = LCD_FMC_Init;
 8004dc0:	4b24      	ldr	r3, [pc, #144]	@ (8004e54 <ST7789H2_Probe+0xa0>)
 8004dc2:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = LCD_FMC_DeInit;
 8004dc4:	4b24      	ldr	r3, [pc, #144]	@ (8004e58 <ST7789H2_Probe+0xa4>)
 8004dc6:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = LCD_FMC_ReadReg16;
 8004dc8:	4b24      	ldr	r3, [pc, #144]	@ (8004e5c <ST7789H2_Probe+0xa8>)
 8004dca:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = LCD_FMC_WriteReg16;
 8004dcc:	4b24      	ldr	r3, [pc, #144]	@ (8004e60 <ST7789H2_Probe+0xac>)
 8004dce:	61fb      	str	r3, [r7, #28]
  IOCtx.SendData    = LCD_FMC_Send;
 8004dd0:	4b24      	ldr	r3, [pc, #144]	@ (8004e64 <ST7789H2_Probe+0xb0>)
 8004dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  IOCtx.GetTick     = LCD_FMC_GetTick;
 8004dd4:	4b24      	ldr	r3, [pc, #144]	@ (8004e68 <ST7789H2_Probe+0xb4>)
 8004dd6:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (ST7789H2_RegisterBusIO(&ST7789H2Obj, &IOCtx) != ST7789H2_OK)
 8004dd8:	f107 0310 	add.w	r3, r7, #16
 8004ddc:	4619      	mov	r1, r3
 8004dde:	4823      	ldr	r0, [pc, #140]	@ (8004e6c <ST7789H2_Probe+0xb8>)
 8004de0:	f7fd ffb2 	bl	8002d48 <ST7789H2_RegisterBusIO>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <ST7789H2_Probe+0x3e>
  {
    status = BSP_ERROR_BUS_FAILURE;
 8004dea:	f06f 0307 	mvn.w	r3, #7
 8004dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004df0:	e02a      	b.n	8004e48 <ST7789H2_Probe+0x94>
  }
  else if (ST7789H2_ReadID(&ST7789H2Obj, &st7789h2_id) != ST7789H2_OK)
 8004df2:	f107 030c 	add.w	r3, r7, #12
 8004df6:	4619      	mov	r1, r3
 8004df8:	481c      	ldr	r0, [pc, #112]	@ (8004e6c <ST7789H2_Probe+0xb8>)
 8004dfa:	f7fe fa74 	bl	80032e6 <ST7789H2_ReadID>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d003      	beq.n	8004e0c <ST7789H2_Probe+0x58>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 8004e04:	f06f 0304 	mvn.w	r3, #4
 8004e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e0a:	e01d      	b.n	8004e48 <ST7789H2_Probe+0x94>
  }
  else if (st7789h2_id != ST7789H2_ID)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2b85      	cmp	r3, #133	@ 0x85
 8004e10:	d003      	beq.n	8004e1a <ST7789H2_Probe+0x66>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 8004e12:	f06f 0306 	mvn.w	r3, #6
 8004e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e18:	e016      	b.n	8004e48 <ST7789H2_Probe+0x94>
  }
  else
  {
    Lcd_CompObj[0] = &ST7789H2Obj;
 8004e1a:	4b15      	ldr	r3, [pc, #84]	@ (8004e70 <ST7789H2_Probe+0xbc>)
 8004e1c:	4a13      	ldr	r2, [pc, #76]	@ (8004e6c <ST7789H2_Probe+0xb8>)
 8004e1e:	601a      	str	r2, [r3, #0]
    Lcd_Drv[0] = (LCD_Drv_t *) &ST7789H2_Driver;
 8004e20:	4b14      	ldr	r3, [pc, #80]	@ (8004e74 <ST7789H2_Probe+0xc0>)
 8004e22:	4a15      	ldr	r2, [pc, #84]	@ (8004e78 <ST7789H2_Probe+0xc4>)
 8004e24:	601a      	str	r2, [r3, #0]

    if (Lcd_Drv[0]->Init(Lcd_CompObj[0], ST7789H2_FORMAT_RBG565, Orientation) < 0)
 8004e26:	4b13      	ldr	r3, [pc, #76]	@ (8004e74 <ST7789H2_Probe+0xc0>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a10      	ldr	r2, [pc, #64]	@ (8004e70 <ST7789H2_Probe+0xbc>)
 8004e2e:	6810      	ldr	r0, [r2, #0]
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	2105      	movs	r1, #5
 8004e34:	4798      	blx	r3
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	da03      	bge.n	8004e44 <ST7789H2_Probe+0x90>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8004e3c:	f06f 0304 	mvn.w	r3, #4
 8004e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e42:	e001      	b.n	8004e48 <ST7789H2_Probe+0x94>
    }
    else
    {
      status = BSP_ERROR_NONE;
 8004e44:	2300      	movs	r3, #0
 8004e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }

  return status;
 8004e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3730      	adds	r7, #48	@ 0x30
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	08004e7d 	.word	0x08004e7d
 8004e58:	08004ed5 	.word	0x08004ed5
 8004e5c:	08004f79 	.word	0x08004f79
 8004e60:	08004ef9 	.word	0x08004ef9
 8004e64:	08004ffd 	.word	0x08004ffd
 8004e68:	08005063 	.word	0x08005063
 8004e6c:	20000eec 	.word	0x20000eec
 8004e70:	20000e5c 	.word	0x20000e5c
 8004e74:	20000e60 	.word	0x20000e60
 8004e78:	20000034 	.word	0x20000034

08004e7c <LCD_FMC_Init>:
/**
  * @brief  Initialize FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Init(void)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 8004e82:	2300      	movs	r3, #0
 8004e84:	607b      	str	r3, [r7, #4]

  hlcd_sram[0].Instance    = FMC_NORSRAM_DEVICE;
 8004e86:	4b10      	ldr	r3, [pc, #64]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004e88:	4a10      	ldr	r2, [pc, #64]	@ (8004ecc <LCD_FMC_Init+0x50>)
 8004e8a:	601a      	str	r2, [r3, #0]
  hlcd_sram[0].Extended    = FMC_NORSRAM_EXTENDED_DEVICE;
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004e8e:	4a10      	ldr	r2, [pc, #64]	@ (8004ed0 <LCD_FMC_Init+0x54>)
 8004e90:	605a      	str	r2, [r3, #4]
  hlcd_sram[0].Init.NSBank = FMC_NORSRAM_BANK1;
 8004e92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	609a      	str	r2, [r3, #8]

  if (HAL_SRAM_GetState(&hlcd_sram[0]) == HAL_SRAM_STATE_RESET)
 8004e98:	480b      	ldr	r0, [pc, #44]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004e9a:	f00a fc8c 	bl	800f7b6 <HAL_SRAM_GetState>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10b      	bne.n	8004ebc <LCD_FMC_Init+0x40>
      }
    }
    if (status == BSP_ERROR_NONE)
#else
    /* Init the FMC Msp */
    FMC_BANK1_MspInit(&hlcd_sram[0]);
 8004ea4:	4808      	ldr	r0, [pc, #32]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004ea6:	f000 f8e3 	bl	8005070 <FMC_BANK1_MspInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 1) */
    {
      if (MX_FMC_BANK1_Init(&hlcd_sram[0]) != HAL_OK)
 8004eaa:	4807      	ldr	r0, [pc, #28]	@ (8004ec8 <LCD_FMC_Init+0x4c>)
 8004eac:	f7ff fc78 	bl	80047a0 <MX_FMC_BANK1_Init>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <LCD_FMC_Init+0x40>
      {
        status = BSP_ERROR_BUS_FAILURE;
 8004eb6:	f06f 0307 	mvn.w	r3, #7
 8004eba:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 8004ebc:	687b      	ldr	r3, [r7, #4]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000e64 	.word	0x20000e64
 8004ecc:	47000400 	.word	0x47000400
 8004ed0:	47000504 	.word	0x47000504

08004ed4 <LCD_FMC_DeInit>:
/**
  * @brief  DeInitialize BSP FMC.
  * @retval BSP status.
  */
static int32_t LCD_FMC_DeInit(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 8004eda:	2300      	movs	r3, #0
 8004edc:	607b      	str	r3, [r7, #4]

#if (USE_HAL_SRAM_REGISTER_CALLBACKS == 0)
  FMC_BANK1_MspDeInit(&hlcd_sram[0]);
 8004ede:	4805      	ldr	r0, [pc, #20]	@ (8004ef4 <LCD_FMC_DeInit+0x20>)
 8004ee0:	f000 f95a 	bl	8005198 <FMC_BANK1_MspDeInit>
#endif /* (USE_HAL_SRAM_REGISTER_CALLBACKS == 0) */

  /* De-Init the FMC */
  (void)HAL_SRAM_DeInit(&hlcd_sram[0]);
 8004ee4:	4803      	ldr	r0, [pc, #12]	@ (8004ef4 <LCD_FMC_DeInit+0x20>)
 8004ee6:	f00a fc35 	bl	800f754 <HAL_SRAM_DeInit>

  return status;
 8004eea:	687b      	ldr	r3, [r7, #4]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	20000e64 	.word	0x20000e64

08004ef8 <LCD_FMC_WriteReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60ba      	str	r2, [r7, #8]
 8004f00:	607b      	str	r3, [r7, #4]
 8004f02:	4603      	mov	r3, r0
 8004f04:	81fb      	strh	r3, [r7, #14]
 8004f06:	460b      	mov	r3, r1
 8004f08:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	613b      	str	r3, [r7, #16]

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 8004f12:	89fb      	ldrh	r3, [r7, #14]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d105      	bne.n	8004f24 <LCD_FMC_WriteReg16+0x2c>
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <LCD_FMC_WriteReg16+0x2c>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d103      	bne.n	8004f2c <LCD_FMC_WriteReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004f24:	f06f 0301 	mvn.w	r3, #1
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	e01c      	b.n	8004f66 <LCD_FMC_WriteReg16+0x6e>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 8004f2c:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8004f30:	89bb      	ldrh	r3, [r7, #12]
 8004f32:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 8004f34:	e012      	b.n	8004f5c <LCD_FMC_WriteReg16+0x64>
    {
      /* Write register value */
      *(uint16_t *)LCD_DATA_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	021b      	lsls	r3, r3, #8
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	440a      	add	r2, r1
 8004f4a:	7812      	ldrb	r2, [r2, #0]
 8004f4c:	4611      	mov	r1, r2
 8004f4e:	4a09      	ldr	r2, [pc, #36]	@ (8004f74 <LCD_FMC_WriteReg16+0x7c>)
 8004f50:	430b      	orrs	r3, r1
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	3302      	adds	r3, #2
 8004f5a:	613b      	str	r3, [r7, #16]
    while (i < (2U * Length))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d3e7      	bcc.n	8004f36 <LCD_FMC_WriteReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 8004f66:	697b      	ldr	r3, [r7, #20]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	371c      	adds	r7, #28
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	60000002 	.word	0x60000002

08004f78 <LCD_FMC_ReadReg16>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint32_t Length)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b089      	sub	sp, #36	@ 0x24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60ba      	str	r2, [r7, #8]
 8004f80:	607b      	str	r3, [r7, #4]
 8004f82:	4603      	mov	r3, r0
 8004f84:	81fb      	strh	r3, [r7, #14]
 8004f86:	460b      	mov	r3, r1
 8004f88:	81bb      	strh	r3, [r7, #12]
  int32_t  ret = BSP_ERROR_NONE;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	61fb      	str	r3, [r7, #28]
  uint32_t i = 0;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61bb      	str	r3, [r7, #24]
  uint16_t tmp;

  if ((DevAddr != LCD_FMC_ADDRESS) || (pData == NULL) || (Length == 0U))
 8004f92:	89fb      	ldrh	r3, [r7, #14]
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d105      	bne.n	8004fa4 <LCD_FMC_ReadReg16+0x2c>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <LCD_FMC_ReadReg16+0x2c>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d103      	bne.n	8004fac <LCD_FMC_ReadReg16+0x34>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004fa4:	f06f 0301 	mvn.w	r3, #1
 8004fa8:	61fb      	str	r3, [r7, #28]
 8004faa:	e01e      	b.n	8004fea <LCD_FMC_ReadReg16+0x72>
  }
  else
  {
    /* Write register address */
    *(uint16_t *)LCD_REGISTER_ADDR = Reg;
 8004fac:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8004fb0:	89bb      	ldrh	r3, [r7, #12]
 8004fb2:	8013      	strh	r3, [r2, #0]
    while (i < (2U * Length))
 8004fb4:	e014      	b.n	8004fe0 <LCD_FMC_ReadReg16+0x68>
    {
      tmp = *(uint16_t *)LCD_DATA_ADDR;
 8004fb6:	4b10      	ldr	r3, [pc, #64]	@ (8004ff8 <LCD_FMC_ReadReg16+0x80>)
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	82fb      	strh	r3, [r7, #22]
      pData[i]    = (uint8_t) tmp;
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	8afa      	ldrh	r2, [r7, #22]
 8004fc4:	b2d2      	uxtb	r2, r2
 8004fc6:	701a      	strb	r2, [r3, #0]
      pData[i + 1U] = (uint8_t)(tmp >> 8U);
 8004fc8:	8afb      	ldrh	r3, [r7, #22]
 8004fca:	0a1b      	lsrs	r3, r3, #8
 8004fcc:	b299      	uxth	r1, r3
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	b2ca      	uxtb	r2, r1
 8004fd8:	701a      	strb	r2, [r3, #0]
      /* Update data pointer */
      i += 2U;
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	3302      	adds	r3, #2
 8004fde:	61bb      	str	r3, [r7, #24]
    while (i < (2U * Length))
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d3e5      	bcc.n	8004fb6 <LCD_FMC_ReadReg16+0x3e>
    }
  }

  /* BSP status */
  return ret;
 8004fea:	69fb      	ldr	r3, [r7, #28]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3724      	adds	r7, #36	@ 0x24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	60000002 	.word	0x60000002

08004ffc <LCD_FMC_Send>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
static int32_t LCD_FMC_Send(uint8_t *pData, uint32_t Length)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  int32_t  ret = BSP_ERROR_NONE;
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]
  uint32_t i = 0;
 800500a:	2300      	movs	r3, #0
 800500c:	60bb      	str	r3, [r7, #8]

  if ((pData == NULL) || (Length == 0U))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <LCD_FMC_Send+0x1e>
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d117      	bne.n	800504a <LCD_FMC_Send+0x4e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800501a:	f06f 0301 	mvn.w	r3, #1
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e018      	b.n	8005054 <LCD_FMC_Send+0x58>
  else
  {
    while (i < (2U * Length))
    {
      /* Send value */
      *(uint16_t *)LCD_REGISTER_ADDR = (((uint16_t)pData[i + 1U] << 8U) & 0xFF00U) | ((uint16_t)pData[i] & 0x00FFU);
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	3301      	adds	r3, #1
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	4413      	add	r3, r2
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	b29b      	uxth	r3, r3
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	440a      	add	r2, r1
 8005036:	7812      	ldrb	r2, [r2, #0]
 8005038:	4611      	mov	r1, r2
 800503a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800503e:	430b      	orrs	r3, r1
 8005040:	b29b      	uxth	r3, r3
 8005042:	8013      	strh	r3, [r2, #0]
      /* Update data pointer */
      i += 2U;
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	3302      	adds	r3, #2
 8005048:	60bb      	str	r3, [r7, #8]
    while (i < (2U * Length))
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	429a      	cmp	r2, r3
 8005052:	d3e6      	bcc.n	8005022 <LCD_FMC_Send+0x26>
    }
  }

  /* BSP status */
  return ret;
 8005054:	68fb      	ldr	r3, [r7, #12]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <LCD_FMC_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
static int32_t LCD_FMC_GetTick(void)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 8005066:	f001 f9c1 	bl	80063ec <HAL_GetTick>
 800506a:	4603      	mov	r3, r0
}
 800506c:	4618      	mov	r0, r3
 800506e:	bd80      	pop	{r7, pc}

08005070 <FMC_BANK1_MspInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspInit(SRAM_HandleTypeDef *hsram)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b08c      	sub	sp, #48	@ 0x30
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005078:	4b42      	ldr	r3, [pc, #264]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 800507a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800507e:	4a41      	ldr	r2, [pc, #260]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 8005080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005084:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005088:	4b3e      	ldr	r3, [pc, #248]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 800508a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800508e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005092:	61bb      	str	r3, [r7, #24]
 8005094:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005096:	4b3b      	ldr	r3, [pc, #236]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 8005098:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800509c:	4a39      	ldr	r2, [pc, #228]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 800509e:	f043 0304 	orr.w	r3, r3, #4
 80050a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80050a6:	4b37      	ldr	r3, [pc, #220]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	617b      	str	r3, [r7, #20]
 80050b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80050b4:	4b33      	ldr	r3, [pc, #204]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ba:	4a32      	ldr	r2, [pc, #200]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050bc:	f043 0308 	orr.w	r3, r3, #8
 80050c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80050c4:	4b2f      	ldr	r3, [pc, #188]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	613b      	str	r3, [r7, #16]
 80050d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80050d2:	4b2c      	ldr	r3, [pc, #176]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050d8:	4a2a      	ldr	r2, [pc, #168]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050da:	f043 0310 	orr.w	r3, r3, #16
 80050de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80050e2:	4b28      	ldr	r3, [pc, #160]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050e8:	f003 0310 	and.w	r3, r3, #16
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80050f0:	4b24      	ldr	r3, [pc, #144]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050f6:	4a23      	ldr	r2, [pc, #140]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 80050f8:	f043 0320 	orr.w	r3, r3, #32
 80050fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005100:	4b20      	ldr	r3, [pc, #128]	@ (8005184 <FMC_BANK1_MspInit+0x114>)
 8005102:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005106:	f003 0320 	and.w	r3, r3, #32
 800510a:	60bb      	str	r3, [r7, #8]
 800510c:	68bb      	ldr	r3, [r7, #8]

  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800510e:	2302      	movs	r3, #2
 8005110:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005112:	2303      	movs	r3, #3
 8005114:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = GPIO_AF9_FMC;
 8005116:	2309      	movs	r3, #9
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800511a:	2301      	movs	r3, #1
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NE configuration #######*/
  /* NE1 : LCD */
  gpio_init_structure.Pin = GPIO_PIN_7;
 800511e:	2380      	movs	r3, #128	@ 0x80
 8005120:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8005122:	f107 031c 	add.w	r3, r7, #28
 8005126:	4619      	mov	r1, r3
 8005128:	4817      	ldr	r0, [pc, #92]	@ (8005188 <FMC_BANK1_MspInit+0x118>)
 800512a:	f003 f9fd 	bl	8008528 <HAL_GPIO_Init>

  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800512e:	230c      	movs	r3, #12
 8005130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005132:	2300      	movs	r3, #0
 8005134:	627b      	str	r3, [r7, #36]	@ 0x24

  /*## NOE and NWE configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8005136:	2330      	movs	r3, #48	@ 0x30
 8005138:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800513a:	f107 031c 	add.w	r3, r7, #28
 800513e:	4619      	mov	r1, r3
 8005140:	4812      	ldr	r0, [pc, #72]	@ (800518c <FMC_BANK1_MspInit+0x11c>)
 8005142:	f003 f9f1 	bl	8008528 <HAL_GPIO_Init>

  /*## RS configuration #######*/
  gpio_init_structure.Pin = GPIO_PIN_0;
 8005146:	2301      	movs	r3, #1
 8005148:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800514a:	f107 031c 	add.w	r3, r7, #28
 800514e:	4619      	mov	r1, r3
 8005150:	480f      	ldr	r0, [pc, #60]	@ (8005190 <FMC_BANK1_MspInit+0x120>)
 8005152:	f003 f9e9 	bl	8008528 <HAL_GPIO_Init>

  /*## Data Bus #######*/
  /* GPIOD configuration */
  gpio_init_structure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_8 | GPIO_PIN_9 | \
 8005156:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800515a:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800515c:	f107 031c 	add.w	r3, r7, #28
 8005160:	4619      	mov	r1, r3
 8005162:	480a      	ldr	r0, [pc, #40]	@ (800518c <FMC_BANK1_MspInit+0x11c>)
 8005164:	f003 f9e0 	bl	8008528 <HAL_GPIO_Init>

  /* GPIOE configuration */
  gpio_init_structure.Pin = GPIO_PIN_7  | GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 | \
 8005168:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800516c:	61fb      	str	r3, [r7, #28]
                            GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | \
                            GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800516e:	f107 031c 	add.w	r3, r7, #28
 8005172:	4619      	mov	r1, r3
 8005174:	4807      	ldr	r0, [pc, #28]	@ (8005194 <FMC_BANK1_MspInit+0x124>)
 8005176:	f003 f9d7 	bl	8008528 <HAL_GPIO_Init>
}
 800517a:	bf00      	nop
 800517c:	3730      	adds	r7, #48	@ 0x30
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	44020c00 	.word	0x44020c00
 8005188:	42020800 	.word	0x42020800
 800518c:	42020c00 	.word	0x42020c00
 8005190:	42021400 	.word	0x42021400
 8005194:	42021000 	.word	0x42021000

08005198 <FMC_BANK1_MspDeInit>:

/**
  * @brief  Initializes FMC_BANK1 MSP.
  */
static void FMC_BANK1_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsram);

  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7;
 80051a0:	2380      	movs	r3, #128	@ 0x80
 80051a2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOC, gpio_init_structure.Pin);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4619      	mov	r1, r3
 80051a8:	4812      	ldr	r0, [pc, #72]	@ (80051f4 <FMC_BANK1_MspDeInit+0x5c>)
 80051aa:	f003 fb1b 	bl	80087e4 <HAL_GPIO_DeInit>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 80051ae:	f24c 7333 	movw	r3, #50995	@ 0xc733
 80051b2:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;

  HAL_GPIO_DeInit(GPIOD, gpio_init_structure.Pin);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	4619      	mov	r1, r3
 80051b8:	480f      	ldr	r0, [pc, #60]	@ (80051f8 <FMC_BANK1_MspDeInit+0x60>)
 80051ba:	f003 fb13 	bl	80087e4 <HAL_GPIO_DeInit>

  /* GPIOE configuration */
  gpio_init_structure.Pin   = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
 80051be:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80051c2:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_DeInit(GPIOE, gpio_init_structure.Pin);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4619      	mov	r1, r3
 80051c8:	480c      	ldr	r0, [pc, #48]	@ (80051fc <FMC_BANK1_MspDeInit+0x64>)
 80051ca:	f003 fb0b 	bl	80087e4 <HAL_GPIO_DeInit>

  /* GPIOF configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0;
 80051ce:	2301      	movs	r3, #1
 80051d0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(GPIOF, gpio_init_structure.Pin);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	4619      	mov	r1, r3
 80051d6:	480a      	ldr	r0, [pc, #40]	@ (8005200 <FMC_BANK1_MspDeInit+0x68>)
 80051d8:	f003 fb04 	bl	80087e4 <HAL_GPIO_DeInit>

  /* Disable FMC clock */
  __HAL_RCC_FMC_CLK_DISABLE();
 80051dc:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <FMC_BANK1_MspDeInit+0x6c>)
 80051de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051e2:	4a08      	ldr	r2, [pc, #32]	@ (8005204 <FMC_BANK1_MspDeInit+0x6c>)
 80051e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80051ec:	bf00      	nop
 80051ee:	3720      	adds	r7, #32
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	42020800 	.word	0x42020800
 80051f8:	42020c00 	.word	0x42020c00
 80051fc:	42021000 	.word	0x42021000
 8005200:	42021400 	.word	0x42021400
 8005204:	44020c00 	.word	0x44020c00

08005208 <BSP_OSPI_NOR_Init>:
  * @param  Instance   OSPI Instance
  * @param  Init       OSPI Init structure
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Init(uint32_t Instance, BSP_OSPI_NOR_Init_t *Init)
{
 8005208:	b590      	push	{r4, r7, lr}
 800520a:	b095      	sub	sp, #84	@ 0x54
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_OSPI_NOR_Info_t pInfo;
  MX_OSPI_InitTypeDef ospi_init;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d003      	beq.n	8005220 <BSP_OSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005218:	f06f 0301 	mvn.w	r3, #1
 800521c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800521e:	e083      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_NONE)
 8005220:	4944      	ldr	r1, [pc, #272]	@ (8005334 <BSP_OSPI_NOR_Init+0x12c>)
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	4613      	mov	r3, r2
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	4413      	add	r3, r2
 800522a:	440b      	add	r3, r1
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d178      	bne.n	8005324 <BSP_OSPI_NOR_Init+0x11c>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp OSPI initialization */
      OSPI_NOR_MspInit(&hospi_nor[Instance]);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	225c      	movs	r2, #92	@ 0x5c
 8005236:	fb02 f303 	mul.w	r3, r2, r3
 800523a:	4a3f      	ldr	r2, [pc, #252]	@ (8005338 <BSP_OSPI_NOR_Init+0x130>)
 800523c:	4413      	add	r3, r2
 800523e:	4618      	mov	r0, r3
 8005240:	f000 f94e 	bl	80054e0 <OSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25LM51245G_GetFlashInfo(&pInfo);
 8005244:	f107 031c 	add.w	r3, r7, #28
 8005248:	4618      	mov	r0, r3
 800524a:	f7fd f9e8 	bl	800261e <MX25LM51245G_GetFlashInfo>

      /* Fill config structure */
      ospi_init.ClockPrescaler = 1;
 800524e:	2301      	movs	r3, #1
 8005250:	613b      	str	r3, [r7, #16]
      ospi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005256:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005258:	fa93 f3a3 	rbit	r3, r3
 800525c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800525e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005260:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005262:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <BSP_OSPI_NOR_Init+0x64>
    return 32U;
 8005268:	2320      	movs	r3, #32
 800526a:	e003      	b.n	8005274 <BSP_OSPI_NOR_Init+0x6c>
  return __builtin_clz(value);
 800526c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800526e:	fab3 f383 	clz	r3, r3
 8005272:	b2db      	uxtb	r3, r3
 8005274:	60fb      	str	r3, [r7, #12]
      ospi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 8005276:	2300      	movs	r3, #0
 8005278:	617b      	str	r3, [r7, #20]
      ospi_init.TransferRate   = (uint32_t)Init->TransferRate;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	785b      	ldrb	r3, [r3, #1]
 800527e:	61bb      	str	r3, [r7, #24]

      /* STM32 OSPI interface initialization */
      if (MX_OSPI_NOR_Init(&hospi_nor[Instance], &ospi_init) != HAL_OK)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	225c      	movs	r2, #92	@ 0x5c
 8005284:	fb02 f303 	mul.w	r3, r2, r3
 8005288:	4a2b      	ldr	r2, [pc, #172]	@ (8005338 <BSP_OSPI_NOR_Init+0x130>)
 800528a:	4413      	add	r3, r2
 800528c:	f107 020c 	add.w	r2, r7, #12
 8005290:	4611      	mov	r1, r2
 8005292:	4618      	mov	r0, r3
 8005294:	f000 f852 	bl	800533c <MX_OSPI_NOR_Init>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <BSP_OSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 800529e:	f06f 0303 	mvn.w	r3, #3
 80052a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052a4:	e040      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
      }
      else
      {
        /* OSPI Delay Block enable */
        OSPI1_DLYB_Enable(Instance);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fda8 	bl	8005dfc <OSPI1_DLYB_Enable>

        /* OSPI memory reset */
        if (OSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 fa99 	bl	80057e4 <OSPI_NOR_ResetMemory>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d003      	beq.n	80052c0 <BSP_OSPI_NOR_Init+0xb8>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 80052b8:	f06f 0304 	mvn.w	r3, #4
 80052bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052be:	e033      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
        }/* Check if memory is ready */
        else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	225c      	movs	r2, #92	@ 0x5c
 80052c4:	fb02 f303 	mul.w	r3, r2, r3
 80052c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005338 <BSP_OSPI_NOR_Init+0x130>)
 80052ca:	1898      	adds	r0, r3, r2
 80052cc:	4919      	ldr	r1, [pc, #100]	@ (8005334 <BSP_OSPI_NOR_Init+0x12c>)
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	4613      	mov	r3, r2
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	4413      	add	r3, r2
 80052d6:	440b      	add	r3, r1
 80052d8:	3301      	adds	r3, #1
 80052da:	7819      	ldrb	r1, [r3, #0]
 80052dc:	4c15      	ldr	r4, [pc, #84]	@ (8005334 <BSP_OSPI_NOR_Init+0x12c>)
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	4613      	mov	r3, r2
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	4413      	add	r3, r2
 80052e6:	4423      	add	r3, r4
 80052e8:	3302      	adds	r3, #2
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	461a      	mov	r2, r3
 80052ee:	f7fd f9c5 	bl	800267c <MX25LM51245G_AutoPollingMemReady>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <BSP_OSPI_NOR_Init+0xf8>
                                                  Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 80052f8:	f06f 0304 	mvn.w	r3, #4
 80052fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052fe:	e013      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
        }/* Configure the memory */
        else if (BSP_OSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	7819      	ldrb	r1, [r3, #0]
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	785b      	ldrb	r3, [r3, #1]
 8005308:	461a      	mov	r2, r3
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f85c 	bl	80053c8 <BSP_OSPI_NOR_ConfigFlash>
 8005310:	4603      	mov	r3, r0
 8005312:	2b00      	cmp	r3, #0
 8005314:	d003      	beq.n	800531e <BSP_OSPI_NOR_Init+0x116>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005316:	f06f 0304 	mvn.w	r3, #4
 800531a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800531c:	e004      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 800531e:	2300      	movs	r3, #0
 8005320:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005322:	e001      	b.n	8005328 <BSP_OSPI_NOR_Init+0x120>
        }
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8005324:	2300      	movs	r3, #0
 8005326:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  /* Return BSP status */
  return ret;
 8005328:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800532a:	4618      	mov	r0, r3
 800532c:	3754      	adds	r7, #84	@ 0x54
 800532e:	46bd      	mov	sp, r7
 8005330:	bd90      	pop	{r4, r7, pc}
 8005332:	bf00      	nop
 8005334:	20000f7c 	.word	0x20000f7c
 8005338:	20000f20 	.word	0x20000f20

0800533c <MX_OSPI_NOR_Init>:
  * @param  hospi          OSPI handle
  * @param  Init           OSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_OSPI_NOR_Init(XSPI_HandleTypeDef *hospi, MX_OSPI_InitTypeDef *Init)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
 8005344:	6039      	str	r1, [r7, #0]
  /* OctoSPI initialization */
  hospi->Instance = OCTOSPI1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a1e      	ldr	r2, [pc, #120]	@ (80053c4 <MX_OSPI_NOR_Init+0x88>)
 800534a:	601a      	str	r2, [r3, #0]

  hospi->Init.FifoThresholdByte       = 1;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	605a      	str	r2, [r3, #4]
  hospi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	609a      	str	r2, [r3, #8]
  hospi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	611a      	str	r2, [r3, #16]
  hospi->Init.ChipSelectHighTimeCycle = 2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	615a      	str	r2, [r3, #20]
  hospi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	619a      	str	r2, [r3, #24]
  hospi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	61da      	str	r2, [r3, #28]
  hospi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	621a      	str	r2, [r3, #32]
  hospi->Init.ClockPrescaler          = Init->ClockPrescaler;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi->Init.SampleShifting          = Init->SampleShifting;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi->Init.ChipSelectBoundary      = 0;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	631a      	str	r2, [r3, #48]	@ 0x30

  if (Init->TransferRate == (uint32_t) BSP_OSPI_NOR_DTR_TRANSFER)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d108      	bne.n	80053a8 <MX_OSPI_NOR_Init+0x6c>
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800539c:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80053a6:	e005      	b.n	80053b4 <MX_OSPI_NOR_Init+0x78>
  }
  else
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2200      	movs	r2, #0
 80053ac:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hospi);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f00b f82b 	bl	8010410 <HAL_XSPI_Init>
 80053ba:	4603      	mov	r3, r0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3708      	adds	r7, #8
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}
 80053c4:	47001400 	.word	0x47001400

080053c8 <BSP_OSPI_NOR_ConfigFlash>:
  * @param  Mode      OSPI mode
  * @param  Rate      OSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_ConfigFlash(uint32_t Instance, BSP_OSPI_NOR_Interface_t Mode, BSP_OSPI_NOR_Transfer_t Rate)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	70fb      	strb	r3, [r7, #3]
 80053d4:	4613      	mov	r3, r2
 80053d6:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d003      	beq.n	80053ea <BSP_OSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80053e2:	f06f 0301 	mvn.w	r3, #1
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	e072      	b.n	80054d0 <BSP_OSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_MMP)
 80053ea:	493c      	ldr	r1, [pc, #240]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	005b      	lsls	r3, r3, #1
 80053f2:	4413      	add	r3, r2
 80053f4:	440b      	add	r3, r1
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d103      	bne.n	8005404 <BSP_OSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_OSPI_MMP_LOCK_FAILURE;
 80053fc:	f06f 0319 	mvn.w	r3, #25
 8005400:	60fb      	str	r3, [r7, #12]
 8005402:	e065      	b.n	80054d0 <BSP_OSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Ospi_Nor_Ctx[Instance].InterfaceMode)
 8005404:	4935      	ldr	r1, [pc, #212]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	4613      	mov	r3, r2
 800540a:	005b      	lsls	r3, r3, #1
 800540c:	4413      	add	r3, r2
 800540e:	440b      	add	r3, r1
 8005410:	3301      	adds	r3, #1
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b01      	cmp	r3, #1
 8005416:	d12b      	bne.n	8005470 <BSP_OSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_OSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_OSPI_NOR_OPI_MODE) || (Rate != Ospi_Nor_Ctx[Instance].TransferRate))
 8005418:	78fb      	ldrb	r3, [r7, #3]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d10a      	bne.n	8005434 <BSP_OSPI_NOR_ConfigFlash+0x6c>
 800541e:	492f      	ldr	r1, [pc, #188]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	4613      	mov	r3, r2
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	4413      	add	r3, r2
 8005428:	440b      	add	r3, r1
 800542a:	3302      	adds	r3, #2
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	78ba      	ldrb	r2, [r7, #2]
 8005430:	429a      	cmp	r2, r3
 8005432:	d02d      	beq.n	8005490 <BSP_OSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = OSPI_NOR_ExitOPIMode(Instance);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 fc31 	bl	8005c9c <OSPI_NOR_ExitOPIMode>
 800543a:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_OSPI_NOR_OPI_MODE))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d126      	bne.n	8005490 <BSP_OSPI_NOR_ConfigFlash+0xc8>
 8005442:	78fb      	ldrb	r3, [r7, #3]
 8005444:	2b01      	cmp	r3, #1
 8005446:	d123      	bne.n	8005490 <BSP_OSPI_NOR_ConfigFlash+0xc8>
            {

              if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
 8005448:	4924      	ldr	r1, [pc, #144]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	4613      	mov	r3, r2
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	4413      	add	r3, r2
 8005452:	440b      	add	r3, r1
 8005454:	3302      	adds	r3, #2
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d104      	bne.n	8005466 <BSP_OSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = OSPI_NOR_EnterDOPIMode(Instance);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fa75 	bl	800594c <OSPI_NOR_EnterDOPIMode>
 8005462:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = OSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
 8005464:	e014      	b.n	8005490 <BSP_OSPI_NOR_ConfigFlash+0xc8>
                ret = OSPI_NOR_EnterSOPIMode(Instance);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fb56 	bl	8005b18 <OSPI_NOR_EnterSOPIMode>
 800546c:	60f8      	str	r0, [r7, #12]
          break;
 800546e:	e00f      	b.n	8005490 <BSP_OSPI_NOR_ConfigFlash+0xc8>

        case BSP_OSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_OSPI_NOR_OPI_MODE)
 8005470:	78fb      	ldrb	r3, [r7, #3]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d10e      	bne.n	8005494 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_OSPI_NOR_STR_TRANSFER)
 8005476:	78bb      	ldrb	r3, [r7, #2]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d104      	bne.n	8005486 <BSP_OSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = OSPI_NOR_EnterSOPIMode(Instance);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 fb4b 	bl	8005b18 <OSPI_NOR_EnterSOPIMode>
 8005482:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = OSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
 8005484:	e006      	b.n	8005494 <BSP_OSPI_NOR_ConfigFlash+0xcc>
              ret = OSPI_NOR_EnterDOPIMode(Instance);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fa60 	bl	800594c <OSPI_NOR_EnterDOPIMode>
 800548c:	60f8      	str	r0, [r7, #12]
          break;
 800548e:	e001      	b.n	8005494 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          break;
 8005490:	bf00      	nop
 8005492:	e000      	b.n	8005496 <BSP_OSPI_NOR_ConfigFlash+0xce>
          break;
 8005494:	bf00      	nop
      }

      /* Update OSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d119      	bne.n	80054d0 <BSP_OSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;
 800549c:	490f      	ldr	r1, [pc, #60]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	4413      	add	r3, r2
 80054a6:	440b      	add	r3, r1
 80054a8:	2201      	movs	r2, #1
 80054aa:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].InterfaceMode = Mode;
 80054ac:	490b      	ldr	r1, [pc, #44]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	4413      	add	r3, r2
 80054b6:	440b      	add	r3, r1
 80054b8:	3301      	adds	r3, #1
 80054ba:	78fa      	ldrb	r2, [r7, #3]
 80054bc:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].TransferRate  = Rate;
 80054be:	4907      	ldr	r1, [pc, #28]	@ (80054dc <BSP_OSPI_NOR_ConfigFlash+0x114>)
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	005b      	lsls	r3, r3, #1
 80054c6:	4413      	add	r3, r2
 80054c8:	440b      	add	r3, r1
 80054ca:	3302      	adds	r3, #2
 80054cc:	78ba      	ldrb	r2, [r7, #2]
 80054ce:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
 80054d0:	68fb      	ldr	r3, [r7, #12]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000f7c 	.word	0x20000f7c

080054e0 <OSPI_NOR_MspInit>:
  * @brief  Initializes the OSPI MSP.
  * @param  hospi OSPI handle
  * @retval None
  */
static void OSPI_NOR_MspInit(XSPI_HandleTypeDef *hospi)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b094      	sub	sp, #80	@ 0x50
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]

  /* hospi unused argument(s) compilation warning */
  UNUSED(hospi);

  /* Enable the OctoSPI memory interface clock */
  OSPI_NOR_CLK_ENABLE();
 80054e8:	4bb7      	ldr	r3, [pc, #732]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80054ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ee:	4ab6      	ldr	r2, [pc, #728]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80054f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80054f8:	4bb3      	ldr	r3, [pc, #716]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80054fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005502:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

  /* Reset the OctoSPI memory interface */
  OSPI_NOR_FORCE_RESET();
 8005506:	4bb0      	ldr	r3, [pc, #704]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005508:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800550a:	4aaf      	ldr	r2, [pc, #700]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800550c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005510:	66d3      	str	r3, [r2, #108]	@ 0x6c
  OSPI_NOR_RELEASE_RESET();
 8005512:	4bad      	ldr	r3, [pc, #692]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005516:	4aac      	ldr	r2, [pc, #688]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005518:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800551c:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Enable GPIO clocks */
  OSPI_NOR_CLK_GPIO_CLK_ENABLE();
 800551e:	4baa      	ldr	r3, [pc, #680]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005524:	4aa8      	ldr	r2, [pc, #672]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005526:	f043 0320 	orr.w	r3, r3, #32
 800552a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800552e:	4ba6      	ldr	r3, [pc, #664]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005534:	f003 0320 	and.w	r3, r3, #32
 8005538:	637b      	str	r3, [r7, #52]	@ 0x34
 800553a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  OSPI_NOR_DQS_GPIO_CLK_ENABLE();
 800553c:	4ba2      	ldr	r3, [pc, #648]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800553e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005542:	4aa1      	ldr	r2, [pc, #644]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005544:	f043 0302 	orr.w	r3, r3, #2
 8005548:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800554c:	4b9e      	ldr	r3, [pc, #632]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800554e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	633b      	str	r3, [r7, #48]	@ 0x30
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  OSPI_NOR_CS_GPIO_CLK_ENABLE();
 800555a:	4b9b      	ldr	r3, [pc, #620]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800555c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005560:	4a99      	ldr	r2, [pc, #612]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005566:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800556a:	4b97      	ldr	r3, [pc, #604]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800556c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005574:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  OSPI_NOR_D0_GPIO_CLK_ENABLE();
 8005578:	4b93      	ldr	r3, [pc, #588]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800557a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800557e:	4a92      	ldr	r2, [pc, #584]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005580:	f043 0302 	orr.w	r3, r3, #2
 8005584:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005588:	4b8f      	ldr	r3, [pc, #572]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800558a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  OSPI_NOR_D1_GPIO_CLK_ENABLE();
 8005596:	4b8c      	ldr	r3, [pc, #560]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800559c:	4a8a      	ldr	r2, [pc, #552]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800559e:	f043 0308 	orr.w	r3, r3, #8
 80055a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055a6:	4b88      	ldr	r3, [pc, #544]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055ac:	f003 0308 	and.w	r3, r3, #8
 80055b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  OSPI_NOR_D2_GPIO_CLK_ENABLE();
 80055b4:	4b84      	ldr	r3, [pc, #528]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055ba:	4a83      	ldr	r2, [pc, #524]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055bc:	f043 0304 	orr.w	r3, r3, #4
 80055c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055c4:	4b80      	ldr	r3, [pc, #512]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055ca:	f003 0304 	and.w	r3, r3, #4
 80055ce:	623b      	str	r3, [r7, #32]
 80055d0:	6a3b      	ldr	r3, [r7, #32]
  OSPI_NOR_D3_GPIO_CLK_ENABLE();
 80055d2:	4b7d      	ldr	r3, [pc, #500]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055d8:	4a7b      	ldr	r2, [pc, #492]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055da:	f043 0308 	orr.w	r3, r3, #8
 80055de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80055e2:	4b79      	ldr	r3, [pc, #484]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055e8:	f003 0308 	and.w	r3, r3, #8
 80055ec:	61fb      	str	r3, [r7, #28]
 80055ee:	69fb      	ldr	r3, [r7, #28]
  OSPI_NOR_D4_GPIO_CLK_ENABLE();
 80055f0:	4b75      	ldr	r3, [pc, #468]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055f6:	4a74      	ldr	r2, [pc, #464]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 80055f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055fc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005600:	4b71      	ldr	r3, [pc, #452]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005602:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560a:	61bb      	str	r3, [r7, #24]
 800560c:	69bb      	ldr	r3, [r7, #24]
  OSPI_NOR_D5_GPIO_CLK_ENABLE();
 800560e:	4b6e      	ldr	r3, [pc, #440]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005610:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005614:	4a6c      	ldr	r2, [pc, #432]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800561a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800561e:	4b6a      	ldr	r3, [pc, #424]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005620:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005628:	617b      	str	r3, [r7, #20]
 800562a:	697b      	ldr	r3, [r7, #20]
  OSPI_NOR_D6_GPIO_CLK_ENABLE();
 800562c:	4b66      	ldr	r3, [pc, #408]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800562e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005632:	4a65      	ldr	r2, [pc, #404]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005638:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800563c:	4b62      	ldr	r3, [pc, #392]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800563e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005646:	613b      	str	r3, [r7, #16]
 8005648:	693b      	ldr	r3, [r7, #16]
  OSPI_NOR_D7_GPIO_CLK_ENABLE();
 800564a:	4b5f      	ldr	r3, [pc, #380]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800564c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005650:	4a5d      	ldr	r2, [pc, #372]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 8005652:	f043 0304 	orr.w	r3, r3, #4
 8005656:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800565a:	4b5b      	ldr	r3, [pc, #364]	@ (80057c8 <OSPI_NOR_MspInit+0x2e8>)
 800565c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	60fb      	str	r3, [r7, #12]
 8005666:	68fb      	ldr	r3, [r7, #12]

  /* Activate HSLV */
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CS_GPIO_PORT, OSPI_NOR_CS_PIN);
 8005668:	2140      	movs	r1, #64	@ 0x40
 800566a:	4858      	ldr	r0, [pc, #352]	@ (80057cc <OSPI_NOR_MspInit+0x2ec>)
 800566c:	f003 f98e 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CLK_GPIO_PORT, OSPI_NOR_CLK_PIN);
 8005670:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005674:	4856      	ldr	r0, [pc, #344]	@ (80057d0 <OSPI_NOR_MspInit+0x2f0>)
 8005676:	f003 f989 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D0_GPIO_PORT, OSPI_NOR_D0_PIN);
 800567a:	2102      	movs	r1, #2
 800567c:	4855      	ldr	r0, [pc, #340]	@ (80057d4 <OSPI_NOR_MspInit+0x2f4>)
 800567e:	f003 f985 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D1_GPIO_PORT, OSPI_NOR_D1_PIN);
 8005682:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005686:	4854      	ldr	r0, [pc, #336]	@ (80057d8 <OSPI_NOR_MspInit+0x2f8>)
 8005688:	f003 f980 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D2_GPIO_PORT, OSPI_NOR_D3_PIN);
 800568c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005690:	4852      	ldr	r0, [pc, #328]	@ (80057dc <OSPI_NOR_MspInit+0x2fc>)
 8005692:	f003 f97b 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D3_GPIO_PORT, OSPI_NOR_D3_PIN);
 8005696:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800569a:	484f      	ldr	r0, [pc, #316]	@ (80057d8 <OSPI_NOR_MspInit+0x2f8>)
 800569c:	f003 f976 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D4_GPIO_PORT, OSPI_NOR_D4_PIN);
 80056a0:	2104      	movs	r1, #4
 80056a2:	484f      	ldr	r0, [pc, #316]	@ (80057e0 <OSPI_NOR_MspInit+0x300>)
 80056a4:	f003 f972 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D5_GPIO_PORT, OSPI_NOR_D5_PIN);
 80056a8:	2108      	movs	r1, #8
 80056aa:	484d      	ldr	r0, [pc, #308]	@ (80057e0 <OSPI_NOR_MspInit+0x300>)
 80056ac:	f003 f96e 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D6_GPIO_PORT, OSPI_NOR_D6_PIN);
 80056b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80056b4:	4845      	ldr	r0, [pc, #276]	@ (80057cc <OSPI_NOR_MspInit+0x2ec>)
 80056b6:	f003 f969 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D7_GPIO_PORT, OSPI_NOR_D7_PIN);
 80056ba:	2101      	movs	r1, #1
 80056bc:	4847      	ldr	r0, [pc, #284]	@ (80057dc <OSPI_NOR_MspInit+0x2fc>)
 80056be:	f003 f965 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_DQS_GPIO_PORT, OSPI_NOR_DQS_PIN);
 80056c2:	2104      	movs	r1, #4
 80056c4:	4843      	ldr	r0, [pc, #268]	@ (80057d4 <OSPI_NOR_MspInit+0x2f4>)
 80056c6:	f003 f961 	bl	800898c <HAL_GPIO_EnableHighSPeedLowVoltage>

  /* OctoSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CS_PIN;
 80056ca:	2340      	movs	r3, #64	@ 0x40
 80056cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80056ce:	2302      	movs	r3, #2
 80056d0:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80056d2:	2301      	movs	r3, #1
 80056d4:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 80056d6:	2302      	movs	r3, #2
 80056d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_InitStruct.Alternate = OSPI_NOR_CS_PIN_AF;
 80056da:	230a      	movs	r3, #10
 80056dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CS_GPIO_PORT, &GPIO_InitStruct);
 80056de:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80056e2:	4619      	mov	r1, r3
 80056e4:	4839      	ldr	r0, [pc, #228]	@ (80057cc <OSPI_NOR_MspInit+0x2ec>)
 80056e6:	f002 ff1f 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_DQS_PIN;
 80056ea:	2304      	movs	r3, #4
 80056ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_DQS_PIN_AF;
 80056ee:	230a      	movs	r3, #10
 80056f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_DQS_GPIO_PORT, &GPIO_InitStruct);
 80056f2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80056f6:	4619      	mov	r1, r3
 80056f8:	4836      	ldr	r0, [pc, #216]	@ (80057d4 <OSPI_NOR_MspInit+0x2f4>)
 80056fa:	f002 ff15 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CLK_PIN;
 80056fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8005704:	2300      	movs	r3, #0
 8005706:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Alternate = OSPI_NOR_CLK_PIN_AF;
 8005708:	2309      	movs	r3, #9
 800570a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CLK_GPIO_PORT, &GPIO_InitStruct);
 800570c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005710:	4619      	mov	r1, r3
 8005712:	482f      	ldr	r0, [pc, #188]	@ (80057d0 <OSPI_NOR_MspInit+0x2f0>)
 8005714:	f002 ff08 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D0_PIN;
 8005718:	2302      	movs	r3, #2
 800571a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D0_PIN_AF;
 800571c:	2306      	movs	r3, #6
 800571e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D0_GPIO_PORT, &GPIO_InitStruct);
 8005720:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005724:	4619      	mov	r1, r3
 8005726:	482b      	ldr	r0, [pc, #172]	@ (80057d4 <OSPI_NOR_MspInit+0x2f4>)
 8005728:	f002 fefe 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D1_PIN;
 800572c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005730:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D1_PIN_AF;
 8005732:	2309      	movs	r3, #9
 8005734:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D1_GPIO_PORT, &GPIO_InitStruct);
 8005736:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800573a:	4619      	mov	r1, r3
 800573c:	4826      	ldr	r0, [pc, #152]	@ (80057d8 <OSPI_NOR_MspInit+0x2f8>)
 800573e:	f002 fef3 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D2_PIN;
 8005742:	2304      	movs	r3, #4
 8005744:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D2_PIN_AF;
 8005746:	2309      	movs	r3, #9
 8005748:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D2_GPIO_PORT, &GPIO_InitStruct);
 800574a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800574e:	4619      	mov	r1, r3
 8005750:	4822      	ldr	r0, [pc, #136]	@ (80057dc <OSPI_NOR_MspInit+0x2fc>)
 8005752:	f002 fee9 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D3_PIN;
 8005756:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D3_PIN_AF;
 800575c:	2309      	movs	r3, #9
 800575e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D3_GPIO_PORT, &GPIO_InitStruct);
 8005760:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005764:	4619      	mov	r1, r3
 8005766:	481c      	ldr	r0, [pc, #112]	@ (80057d8 <OSPI_NOR_MspInit+0x2f8>)
 8005768:	f002 fede 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D4_PIN;
 800576c:	2304      	movs	r3, #4
 800576e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D4_PIN_AF;
 8005770:	2309      	movs	r3, #9
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D4_GPIO_PORT, &GPIO_InitStruct);
 8005774:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005778:	4619      	mov	r1, r3
 800577a:	4819      	ldr	r0, [pc, #100]	@ (80057e0 <OSPI_NOR_MspInit+0x300>)
 800577c:	f002 fed4 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D5_PIN;
 8005780:	2308      	movs	r3, #8
 8005782:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D5_PIN_AF;
 8005784:	2309      	movs	r3, #9
 8005786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D5_GPIO_PORT, &GPIO_InitStruct);
 8005788:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800578c:	4619      	mov	r1, r3
 800578e:	4814      	ldr	r0, [pc, #80]	@ (80057e0 <OSPI_NOR_MspInit+0x300>)
 8005790:	f002 feca 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D6_PIN;
 8005794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005798:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D6_PIN_AF;
 800579a:	2309      	movs	r3, #9
 800579c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D6_GPIO_PORT, &GPIO_InitStruct);
 800579e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80057a2:	4619      	mov	r1, r3
 80057a4:	4809      	ldr	r0, [pc, #36]	@ (80057cc <OSPI_NOR_MspInit+0x2ec>)
 80057a6:	f002 febf 	bl	8008528 <HAL_GPIO_Init>

  /* OctoSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D7_PIN;
 80057aa:	2301      	movs	r3, #1
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D7_PIN_AF;
 80057ae:	230a      	movs	r3, #10
 80057b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D7_GPIO_PORT, &GPIO_InitStruct);
 80057b2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80057b6:	4619      	mov	r1, r3
 80057b8:	4808      	ldr	r0, [pc, #32]	@ (80057dc <OSPI_NOR_MspInit+0x2fc>)
 80057ba:	f002 feb5 	bl	8008528 <HAL_GPIO_Init>
}
 80057be:	bf00      	nop
 80057c0:	3750      	adds	r7, #80	@ 0x50
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	44020c00 	.word	0x44020c00
 80057cc:	42021800 	.word	0x42021800
 80057d0:	42021400 	.word	0x42021400
 80057d4:	42020400 	.word	0x42020400
 80057d8:	42020c00 	.word	0x42020c00
 80057dc:	42020800 	.word	0x42020800
 80057e0:	42021c00 	.word	0x42021c00

080057e4 <OSPI_NOR_ResetMemory>:
  * @brief  This function reset the OSPI memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ResetMemory(uint32_t Instance)
{
 80057e4:	b590      	push	{r4, r7, lr}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80057ec:	2300      	movs	r3, #0
 80057ee:	60fb      	str	r3, [r7, #12]

  if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	225c      	movs	r2, #92	@ 0x5c
 80057f4:	fb02 f303 	mul.w	r3, r2, r3
 80057f8:	4a52      	ldr	r2, [pc, #328]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 80057fa:	4413      	add	r3, r2
 80057fc:	2200      	movs	r2, #0
 80057fe:	2100      	movs	r1, #0
 8005800:	4618      	mov	r0, r3
 8005802:	f7fd f9f1 	bl	8002be8 <MX25LM51245G_ResetEnable>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d003      	beq.n	8005814 <OSPI_NOR_ResetMemory+0x30>
                               BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800580c:	f06f 0304 	mvn.w	r3, #4
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	e092      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	225c      	movs	r2, #92	@ 0x5c
 8005818:	fb02 f303 	mul.w	r3, r2, r3
 800581c:	4a49      	ldr	r2, [pc, #292]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 800581e:	4413      	add	r3, r2
 8005820:	2200      	movs	r2, #0
 8005822:	2100      	movs	r1, #0
 8005824:	4618      	mov	r0, r3
 8005826:	f7fd fa37 	bl	8002c98 <MX25LM51245G_ResetMemory>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <OSPI_NOR_ResetMemory+0x54>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005830:	f06f 0304 	mvn.w	r3, #4
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e080      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	225c      	movs	r2, #92	@ 0x5c
 800583c:	fb02 f303 	mul.w	r3, r2, r3
 8005840:	4a40      	ldr	r2, [pc, #256]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 8005842:	4413      	add	r3, r2
 8005844:	2200      	movs	r2, #0
 8005846:	2101      	movs	r1, #1
 8005848:	4618      	mov	r0, r3
 800584a:	f7fd f9cd 	bl	8002be8 <MX25LM51245G_ResetEnable>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <OSPI_NOR_ResetMemory+0x78>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005854:	f06f 0304 	mvn.w	r3, #4
 8005858:	60fb      	str	r3, [r7, #12]
 800585a:	e06e      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	225c      	movs	r2, #92	@ 0x5c
 8005860:	fb02 f303 	mul.w	r3, r2, r3
 8005864:	4a37      	ldr	r2, [pc, #220]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 8005866:	4413      	add	r3, r2
 8005868:	2200      	movs	r2, #0
 800586a:	2101      	movs	r1, #1
 800586c:	4618      	mov	r0, r3
 800586e:	f7fd fa13 	bl	8002c98 <MX25LM51245G_ResetMemory>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d003      	beq.n	8005880 <OSPI_NOR_ResetMemory+0x9c>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005878:	f06f 0304 	mvn.w	r3, #4
 800587c:	60fb      	str	r3, [r7, #12]
 800587e:	e05c      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	225c      	movs	r2, #92	@ 0x5c
 8005884:	fb02 f303 	mul.w	r3, r2, r3
 8005888:	4a2e      	ldr	r2, [pc, #184]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 800588a:	4413      	add	r3, r2
 800588c:	2201      	movs	r2, #1
 800588e:	2101      	movs	r1, #1
 8005890:	4618      	mov	r0, r3
 8005892:	f7fd f9a9 	bl	8002be8 <MX25LM51245G_ResetEnable>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d003      	beq.n	80058a4 <OSPI_NOR_ResetMemory+0xc0>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800589c:	f06f 0304 	mvn.w	r3, #4
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	e04a      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	225c      	movs	r2, #92	@ 0x5c
 80058a8:	fb02 f303 	mul.w	r3, r2, r3
 80058ac:	4a25      	ldr	r2, [pc, #148]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 80058ae:	4413      	add	r3, r2
 80058b0:	2201      	movs	r2, #1
 80058b2:	2101      	movs	r1, #1
 80058b4:	4618      	mov	r0, r3
 80058b6:	f7fd f9ef 	bl	8002c98 <MX25LM51245G_ResetMemory>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d003      	beq.n	80058c8 <OSPI_NOR_ResetMemory+0xe4>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80058c0:	f06f 0304 	mvn.w	r3, #4
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e038      	b.n	800593a <OSPI_NOR_ResetMemory+0x156>
  }
  else
  {
    Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;     /* After reset S/W setting to indirect access  */
 80058c8:	491f      	ldr	r1, [pc, #124]	@ (8005948 <OSPI_NOR_ResetMemory+0x164>)
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	4613      	mov	r3, r2
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	4413      	add	r3, r2
 80058d2:	440b      	add	r3, r1
 80058d4:	2201      	movs	r2, #1
 80058d6:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].InterfaceMode = BSP_OSPI_NOR_SPI_MODE;    /* After reset H/W back to SPI mode by default */
 80058d8:	491b      	ldr	r1, [pc, #108]	@ (8005948 <OSPI_NOR_ResetMemory+0x164>)
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	4413      	add	r3, r2
 80058e2:	440b      	add	r3, r1
 80058e4:	3301      	adds	r3, #1
 80058e6:	2200      	movs	r2, #0
 80058e8:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].TransferRate  = BSP_OSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode        */
 80058ea:	4917      	ldr	r1, [pc, #92]	@ (8005948 <OSPI_NOR_ResetMemory+0x164>)
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	4613      	mov	r3, r2
 80058f0:	005b      	lsls	r3, r3, #1
 80058f2:	4413      	add	r3, r2
 80058f4:	440b      	add	r3, r1
 80058f6:	3302      	adds	r3, #2
 80058f8:	2200      	movs	r2, #0
 80058fa:	701a      	strb	r2, [r3, #0]

    /* Wait SWreset CMD is effective and check that memory is ready */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	225c      	movs	r2, #92	@ 0x5c
 8005900:	fb02 f303 	mul.w	r3, r2, r3
 8005904:	4a0f      	ldr	r2, [pc, #60]	@ (8005944 <OSPI_NOR_ResetMemory+0x160>)
 8005906:	1898      	adds	r0, r3, r2
 8005908:	490f      	ldr	r1, [pc, #60]	@ (8005948 <OSPI_NOR_ResetMemory+0x164>)
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	005b      	lsls	r3, r3, #1
 8005910:	4413      	add	r3, r2
 8005912:	440b      	add	r3, r1
 8005914:	3301      	adds	r3, #1
 8005916:	7819      	ldrb	r1, [r3, #0]
 8005918:	4c0b      	ldr	r4, [pc, #44]	@ (8005948 <OSPI_NOR_ResetMemory+0x164>)
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	4613      	mov	r3, r2
 800591e:	005b      	lsls	r3, r3, #1
 8005920:	4413      	add	r3, r2
 8005922:	4423      	add	r3, r4
 8005924:	3302      	adds	r3, #2
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	f7fc fea7 	bl	800267c <MX25LM51245G_AutoPollingMemReady>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d002      	beq.n	800593a <OSPI_NOR_ResetMemory+0x156>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005934:	f06f 0304 	mvn.w	r3, #4
 8005938:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 800593a:	68fb      	ldr	r3, [r7, #12]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3714      	adds	r7, #20
 8005940:	46bd      	mov	sp, r7
 8005942:	bd90      	pop	{r4, r7, pc}
 8005944:	20000f20 	.word	0x20000f20
 8005948:	20000f7c 	.word	0x20000f7c

0800594c <OSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
 800594c:	b590      	push	{r4, r7, lr}
 800594e:	b087      	sub	sp, #28
 8005950:	af02      	add	r7, sp, #8
 8005952:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	225c      	movs	r2, #92	@ 0x5c
 8005958:	fb02 f303 	mul.w	r3, r2, r3
 800595c:	4a6c      	ldr	r2, [pc, #432]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 800595e:	1898      	adds	r0, r3, r2
 8005960:	496c      	ldr	r1, [pc, #432]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	4613      	mov	r3, r2
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	4413      	add	r3, r2
 800596a:	440b      	add	r3, r1
 800596c:	3301      	adds	r3, #1
 800596e:	7819      	ldrb	r1, [r3, #0]
 8005970:	4c68      	ldr	r4, [pc, #416]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	4613      	mov	r3, r2
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	4413      	add	r3, r2
 800597a:	4423      	add	r3, r4
 800597c:	3302      	adds	r3, #2
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	461a      	mov	r2, r3
 8005982:	f7fc ff2d 	bl	80027e0 <MX25LM51245G_WriteEnable>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <OSPI_NOR_EnterDOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800598c:	f06f 0304 	mvn.w	r3, #4
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	e0b8      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	225c      	movs	r2, #92	@ 0x5c
 8005998:	fb02 f303 	mul.w	r3, r2, r3
 800599c:	4a5c      	ldr	r2, [pc, #368]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 800599e:	1898      	adds	r0, r3, r2
 80059a0:	495c      	ldr	r1, [pc, #368]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	4613      	mov	r3, r2
 80059a6:	005b      	lsls	r3, r3, #1
 80059a8:	4413      	add	r3, r2
 80059aa:	440b      	add	r3, r1
 80059ac:	3301      	adds	r3, #1
 80059ae:	7819      	ldrb	r1, [r3, #0]
 80059b0:	4c58      	ldr	r4, [pc, #352]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4613      	mov	r3, r2
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	4413      	add	r3, r2
 80059ba:	4423      	add	r3, r4
 80059bc:	3302      	adds	r3, #2
 80059be:	781a      	ldrb	r2, [r3, #0]
 80059c0:	2307      	movs	r3, #7
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80059c8:	f7fc ffda 	bl	8002980 <MX25LM51245G_WriteCfg2Register>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <OSPI_NOR_EnterDOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 80059d2:	f06f 0304 	mvn.w	r3, #4
 80059d6:	60fb      	str	r3, [r7, #12]
 80059d8:	e095      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	225c      	movs	r2, #92	@ 0x5c
 80059de:	fb02 f303 	mul.w	r3, r2, r3
 80059e2:	4a4b      	ldr	r2, [pc, #300]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 80059e4:	1898      	adds	r0, r3, r2
 80059e6:	494b      	ldr	r1, [pc, #300]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	4613      	mov	r3, r2
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	4413      	add	r3, r2
 80059f0:	440b      	add	r3, r1
 80059f2:	3301      	adds	r3, #1
 80059f4:	7819      	ldrb	r1, [r3, #0]
 80059f6:	4c47      	ldr	r4, [pc, #284]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	005b      	lsls	r3, r3, #1
 80059fe:	4413      	add	r3, r2
 8005a00:	4423      	add	r3, r4
 8005a02:	3302      	adds	r3, #2
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	f7fc feea 	bl	80027e0 <MX25LM51245G_WriteEnable>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d003      	beq.n	8005a1a <OSPI_NOR_EnterDOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005a12:	f06f 0304 	mvn.w	r3, #4
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	e075      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	225c      	movs	r2, #92	@ 0x5c
 8005a1e:	fb02 f303 	mul.w	r3, r2, r3
 8005a22:	4a3b      	ldr	r2, [pc, #236]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005a24:	1898      	adds	r0, r3, r2
 8005a26:	493b      	ldr	r1, [pc, #236]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	4613      	mov	r3, r2
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	4413      	add	r3, r2
 8005a30:	440b      	add	r3, r1
 8005a32:	3301      	adds	r3, #1
 8005a34:	7819      	ldrb	r1, [r3, #0]
 8005a36:	4c37      	ldr	r4, [pc, #220]	@ (8005b14 <OSPI_NOR_EnterDOPIMode+0x1c8>)
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	005b      	lsls	r3, r3, #1
 8005a3e:	4413      	add	r3, r2
 8005a40:	4423      	add	r3, r4
 8005a42:	3302      	adds	r3, #2
 8005a44:	781a      	ldrb	r2, [r3, #0]
 8005a46:	2302      	movs	r3, #2
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f7fc ff98 	bl	8002980 <MX25LM51245G_WriteCfg2Register>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d003      	beq.n	8005a5e <OSPI_NOR_EnterDOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_DOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005a56:	f06f 0304 	mvn.w	r3, #4
 8005a5a:	60fb      	str	r3, [r7, #12]
 8005a5c:	e053      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  else
  {
    /* Reconfigure the memory type of the peripheral */
    hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
 8005a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	215c      	movs	r1, #92	@ 0x5c
 8005a64:	fb01 f303 	mul.w	r3, r1, r3
 8005a68:	4413      	add	r3, r2
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a70:	601a      	str	r2, [r3, #0]
    hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 8005a72:	4a27      	ldr	r2, [pc, #156]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	215c      	movs	r1, #92	@ 0x5c
 8005a78:	fb01 f303 	mul.w	r3, r1, r3
 8005a7c:	4413      	add	r3, r2
 8005a7e:	332c      	adds	r3, #44	@ 0x2c
 8005a80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a84:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	225c      	movs	r2, #92	@ 0x5c
 8005a8a:	fb02 f303 	mul.w	r3, r2, r3
 8005a8e:	4a20      	ldr	r2, [pc, #128]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005a90:	4413      	add	r3, r2
 8005a92:	4618      	mov	r0, r3
 8005a94:	f00a fcbc 	bl	8010410 <HAL_XSPI_Init>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <OSPI_NOR_EnterDOPIMode+0x15a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8005a9e:	f06f 0303 	mvn.w	r3, #3
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	e02f      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check Flash busy ? */
    else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	225c      	movs	r2, #92	@ 0x5c
 8005aaa:	fb02 f303 	mul.w	r3, r2, r3
 8005aae:	4a18      	ldr	r2, [pc, #96]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005ab0:	4413      	add	r3, r2
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fc fde0 	bl	800267c <MX25LM51245G_AutoPollingMemReady>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <OSPI_NOR_EnterDOPIMode+0x17e>
                                              BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ac2:	f06f 0304 	mvn.w	r3, #4
 8005ac6:	60fb      	str	r3, [r7, #12]
 8005ac8:	e01d      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_DTR_TRANSFER,
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	225c      	movs	r2, #92	@ 0x5c
 8005ace:	fb02 f303 	mul.w	r3, r2, r3
 8005ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8005b10 <OSPI_NOR_EnterDOPIMode+0x1c4>)
 8005ad4:	1898      	adds	r0, r3, r2
 8005ad6:	f107 0308 	add.w	r3, r7, #8
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	2300      	movs	r3, #0
 8005ade:	2201      	movs	r2, #1
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	f7fc ffe2 	bl	8002aaa <MX25LM51245G_ReadCfg2Register>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <OSPI_NOR_EnterDOPIMode+0x1a8>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005aec:	f06f 0304 	mvn.w	r3, #4
 8005af0:	60fb      	str	r3, [r7, #12]
 8005af2:	e008      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else if (reg[0] != MX25LM51245G_CR2_DOPI)
 8005af4:	7a3b      	ldrb	r3, [r7, #8]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d003      	beq.n	8005b02 <OSPI_NOR_EnterDOPIMode+0x1b6>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005afa:	f06f 0304 	mvn.w	r3, #4
 8005afe:	60fb      	str	r3, [r7, #12]
 8005b00:	e001      	b.n	8005b06 <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 8005b06:	68fb      	ldr	r3, [r7, #12]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd90      	pop	{r4, r7, pc}
 8005b10:	20000f20 	.word	0x20000f20
 8005b14:	20000f7c 	.word	0x20000f7c

08005b18 <OSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
 8005b18:	b590      	push	{r4, r7, lr}
 8005b1a:	b087      	sub	sp, #28
 8005b1c:	af02      	add	r7, sp, #8
 8005b1e:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	225c      	movs	r2, #92	@ 0x5c
 8005b24:	fb02 f303 	mul.w	r3, r2, r3
 8005b28:	4a5a      	ldr	r2, [pc, #360]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005b2a:	1898      	adds	r0, r3, r2
 8005b2c:	495a      	ldr	r1, [pc, #360]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	4613      	mov	r3, r2
 8005b32:	005b      	lsls	r3, r3, #1
 8005b34:	4413      	add	r3, r2
 8005b36:	440b      	add	r3, r1
 8005b38:	3301      	adds	r3, #1
 8005b3a:	7819      	ldrb	r1, [r3, #0]
 8005b3c:	4c56      	ldr	r4, [pc, #344]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	4613      	mov	r3, r2
 8005b42:	005b      	lsls	r3, r3, #1
 8005b44:	4413      	add	r3, r2
 8005b46:	4423      	add	r3, r4
 8005b48:	3302      	adds	r3, #2
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	f7fc fe47 	bl	80027e0 <MX25LM51245G_WriteEnable>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d003      	beq.n	8005b60 <OSPI_NOR_EnterSOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005b58:	f06f 0304 	mvn.w	r3, #4
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	e094      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	225c      	movs	r2, #92	@ 0x5c
 8005b64:	fb02 f303 	mul.w	r3, r2, r3
 8005b68:	4a4a      	ldr	r2, [pc, #296]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005b6a:	1898      	adds	r0, r3, r2
 8005b6c:	494a      	ldr	r1, [pc, #296]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	4613      	mov	r3, r2
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	4413      	add	r3, r2
 8005b76:	440b      	add	r3, r1
 8005b78:	3301      	adds	r3, #1
 8005b7a:	7819      	ldrb	r1, [r3, #0]
 8005b7c:	4c46      	ldr	r4, [pc, #280]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	4613      	mov	r3, r2
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	4413      	add	r3, r2
 8005b86:	4423      	add	r3, r4
 8005b88:	3302      	adds	r3, #2
 8005b8a:	781a      	ldrb	r2, [r3, #0]
 8005b8c:	2307      	movs	r3, #7
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005b94:	f7fc fef4 	bl	8002980 <MX25LM51245G_WriteCfg2Register>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <OSPI_NOR_EnterSOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005b9e:	f06f 0304 	mvn.w	r3, #4
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	e071      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	225c      	movs	r2, #92	@ 0x5c
 8005baa:	fb02 f303 	mul.w	r3, r2, r3
 8005bae:	4a39      	ldr	r2, [pc, #228]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005bb0:	1898      	adds	r0, r3, r2
 8005bb2:	4939      	ldr	r1, [pc, #228]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	4413      	add	r3, r2
 8005bbc:	440b      	add	r3, r1
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	7819      	ldrb	r1, [r3, #0]
 8005bc2:	4c35      	ldr	r4, [pc, #212]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	005b      	lsls	r3, r3, #1
 8005bca:	4413      	add	r3, r2
 8005bcc:	4423      	add	r3, r4
 8005bce:	3302      	adds	r3, #2
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f7fc fe04 	bl	80027e0 <MX25LM51245G_WriteEnable>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <OSPI_NOR_EnterSOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005bde:	f06f 0304 	mvn.w	r3, #4
 8005be2:	60fb      	str	r3, [r7, #12]
 8005be4:	e051      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	225c      	movs	r2, #92	@ 0x5c
 8005bea:	fb02 f303 	mul.w	r3, r2, r3
 8005bee:	4a29      	ldr	r2, [pc, #164]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005bf0:	1898      	adds	r0, r3, r2
 8005bf2:	4929      	ldr	r1, [pc, #164]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	4613      	mov	r3, r2
 8005bf8:	005b      	lsls	r3, r3, #1
 8005bfa:	4413      	add	r3, r2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	3301      	adds	r3, #1
 8005c00:	7819      	ldrb	r1, [r3, #0]
 8005c02:	4c25      	ldr	r4, [pc, #148]	@ (8005c98 <OSPI_NOR_EnterSOPIMode+0x180>)
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	4613      	mov	r3, r2
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	4413      	add	r3, r2
 8005c0c:	4423      	add	r3, r4
 8005c0e:	3302      	adds	r3, #2
 8005c10:	781a      	ldrb	r2, [r3, #0]
 8005c12:	2301      	movs	r3, #1
 8005c14:	9300      	str	r3, [sp, #0]
 8005c16:	2300      	movs	r3, #0
 8005c18:	f7fc feb2 	bl	8002980 <MX25LM51245G_WriteCfg2Register>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d003      	beq.n	8005c2a <OSPI_NOR_EnterSOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_SOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c22:	f06f 0304 	mvn.w	r3, #4
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e02f      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	225c      	movs	r2, #92	@ 0x5c
 8005c2e:	fb02 f303 	mul.w	r3, r2, r3
 8005c32:	4a18      	ldr	r2, [pc, #96]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005c34:	4413      	add	r3, r2
 8005c36:	2200      	movs	r2, #0
 8005c38:	2101      	movs	r1, #1
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f7fc fd1e 	bl	800267c <MX25LM51245G_AutoPollingMemReady>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d003      	beq.n	8005c4e <OSPI_NOR_EnterSOPIMode+0x136>
                                         BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c46:	f06f 0304 	mvn.w	r3, #4
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	e01d      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	225c      	movs	r2, #92	@ 0x5c
 8005c52:	fb02 f303 	mul.w	r3, r2, r3
 8005c56:	4a0f      	ldr	r2, [pc, #60]	@ (8005c94 <OSPI_NOR_EnterSOPIMode+0x17c>)
 8005c58:	1898      	adds	r0, r3, r2
 8005c5a:	f107 0308 	add.w	r3, r7, #8
 8005c5e:	9300      	str	r3, [sp, #0]
 8005c60:	2300      	movs	r3, #0
 8005c62:	2200      	movs	r2, #0
 8005c64:	2101      	movs	r1, #1
 8005c66:	f7fc ff20 	bl	8002aaa <MX25LM51245G_ReadCfg2Register>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d003      	beq.n	8005c78 <OSPI_NOR_EnterSOPIMode+0x160>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c70:	f06f 0304 	mvn.w	r3, #4
 8005c74:	60fb      	str	r3, [r7, #12]
 8005c76:	e008      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else if (reg[0] != MX25LM51245G_CR2_SOPI)
 8005c78:	7a3b      	ldrb	r3, [r7, #8]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d003      	beq.n	8005c86 <OSPI_NOR_EnterSOPIMode+0x16e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005c7e:	f06f 0304 	mvn.w	r3, #4
 8005c82:	60fb      	str	r3, [r7, #12]
 8005c84:	e001      	b.n	8005c8a <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 8005c86:	2300      	movs	r3, #0
 8005c88:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3714      	adds	r7, #20
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd90      	pop	{r4, r7, pc}
 8005c94:	20000f20 	.word	0x20000f20
 8005c98:	20000f7c 	.word	0x20000f7c

08005c9c <OSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ExitOPIMode(uint32_t Instance)
{
 8005c9c:	b590      	push	{r4, r7, lr}
 8005c9e:	b087      	sub	sp, #28
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	225c      	movs	r2, #92	@ 0x5c
 8005cac:	fb02 f303 	mul.w	r3, r2, r3
 8005cb0:	4a50      	ldr	r2, [pc, #320]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005cb2:	1898      	adds	r0, r3, r2
 8005cb4:	4950      	ldr	r1, [pc, #320]	@ (8005df8 <OSPI_NOR_ExitOPIMode+0x15c>)
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	4413      	add	r3, r2
 8005cbe:	440b      	add	r3, r1
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	7819      	ldrb	r1, [r3, #0]
 8005cc4:	4c4c      	ldr	r4, [pc, #304]	@ (8005df8 <OSPI_NOR_ExitOPIMode+0x15c>)
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	005b      	lsls	r3, r3, #1
 8005ccc:	4413      	add	r3, r2
 8005cce:	4423      	add	r3, r4
 8005cd0:	3302      	adds	r3, #2
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	f7fc fd83 	bl	80027e0 <MX25LM51245G_WriteEnable>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <OSPI_NOR_ExitOPIMode+0x4c>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8005ce0:	f06f 0304 	mvn.w	r3, #4
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	e080      	b.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
 8005cec:	2300      	movs	r3, #0
 8005cee:	727b      	strb	r3, [r7, #9]
    if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	225c      	movs	r2, #92	@ 0x5c
 8005cf4:	fb02 f303 	mul.w	r3, r2, r3
 8005cf8:	4a3e      	ldr	r2, [pc, #248]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005cfa:	1898      	adds	r0, r3, r2
 8005cfc:	493e      	ldr	r1, [pc, #248]	@ (8005df8 <OSPI_NOR_ExitOPIMode+0x15c>)
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	4613      	mov	r3, r2
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	4413      	add	r3, r2
 8005d06:	440b      	add	r3, r1
 8005d08:	3301      	adds	r3, #1
 8005d0a:	7819      	ldrb	r1, [r3, #0]
 8005d0c:	4c3a      	ldr	r4, [pc, #232]	@ (8005df8 <OSPI_NOR_ExitOPIMode+0x15c>)
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	4613      	mov	r3, r2
 8005d12:	005b      	lsls	r3, r3, #1
 8005d14:	4413      	add	r3, r2
 8005d16:	4423      	add	r3, r4
 8005d18:	3302      	adds	r3, #2
 8005d1a:	781a      	ldrb	r2, [r3, #0]
 8005d1c:	7a3b      	ldrb	r3, [r7, #8]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	2300      	movs	r3, #0
 8005d22:	f7fc fe2d 	bl	8002980 <MX25LM51245G_WriteCfg2Register>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d003      	beq.n	8005d34 <OSPI_NOR_ExitOPIMode+0x98>
                                       Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005d2c:	f06f 0304 	mvn.w	r3, #4
 8005d30:	60fb      	str	r3, [r7, #12]
 8005d32:	e05a      	b.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
    }
    else
    {
      if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_DTR_TRANSFER)
 8005d34:	4930      	ldr	r1, [pc, #192]	@ (8005df8 <OSPI_NOR_ExitOPIMode+0x15c>)
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	005b      	lsls	r3, r3, #1
 8005d3c:	4413      	add	r3, r2
 8005d3e:	440b      	add	r3, r1
 8005d40:	3302      	adds	r3, #2
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d120      	bne.n	8005d8a <OSPI_NOR_ExitOPIMode+0xee>
      {
        /* Reconfigure the memory type of the peripheral */
        hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
 8005d48:	4a2a      	ldr	r2, [pc, #168]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	215c      	movs	r1, #92	@ 0x5c
 8005d4e:	fb01 f303 	mul.w	r3, r1, r3
 8005d52:	4413      	add	r3, r2
 8005d54:	330c      	adds	r3, #12
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]
        hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
 8005d5a:	4a26      	ldr	r2, [pc, #152]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	215c      	movs	r1, #92	@ 0x5c
 8005d60:	fb01 f303 	mul.w	r3, r1, r3
 8005d64:	4413      	add	r3, r2
 8005d66:	332c      	adds	r3, #44	@ 0x2c
 8005d68:	2200      	movs	r2, #0
 8005d6a:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	225c      	movs	r2, #92	@ 0x5c
 8005d70:	fb02 f303 	mul.w	r3, r2, r3
 8005d74:	4a1f      	ldr	r2, [pc, #124]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005d76:	4413      	add	r3, r2
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f00a fb49 	bl	8010410 <HAL_XSPI_Init>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d002      	beq.n	8005d8a <OSPI_NOR_ExitOPIMode+0xee>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
 8005d84:	f06f 0303 	mvn.w	r3, #3
 8005d88:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d12c      	bne.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
      {
        /* Check Flash busy ? */
        if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	225c      	movs	r2, #92	@ 0x5c
 8005d94:	fb02 f303 	mul.w	r3, r2, r3
 8005d98:	4a16      	ldr	r2, [pc, #88]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005d9a:	4413      	add	r3, r2
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7fc fc6b 	bl	800267c <MX25LM51245G_AutoPollingMemReady>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d003      	beq.n	8005db4 <OSPI_NOR_ExitOPIMode+0x118>
                                             BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005dac:	f06f 0304 	mvn.w	r3, #4
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	e01a      	b.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
        }
        /* Check the configuration has been correctly done */
        else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	225c      	movs	r2, #92	@ 0x5c
 8005db8:	fb02 f303 	mul.w	r3, r2, r3
 8005dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8005df4 <OSPI_NOR_ExitOPIMode+0x158>)
 8005dbe:	1898      	adds	r0, r3, r2
 8005dc0:	f107 0308 	add.w	r3, r7, #8
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2100      	movs	r1, #0
 8005dcc:	f7fc fe6d 	bl	8002aaa <MX25LM51245G_ReadCfg2Register>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <OSPI_NOR_ExitOPIMode+0x142>
                                               MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005dd6:	f06f 0304 	mvn.w	r3, #4
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	e005      	b.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
        }
        else if (reg[0] != 0U)
 8005dde:	7a3b      	ldrb	r3, [r7, #8]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <OSPI_NOR_ExitOPIMode+0x14e>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 8005de4:	f06f 0304 	mvn.w	r3, #4
 8005de8:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
 8005dea:	68fb      	ldr	r3, [r7, #12]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd90      	pop	{r4, r7, pc}
 8005df4:	20000f20 	.word	0x20000f20
 8005df8:	20000f7c 	.word	0x20000f7c

08005dfc <OSPI1_DLYB_Enable>:
  * @brief  This function enables delay block.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static void OSPI1_DLYB_Enable(uint32_t Instance)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  HAL_XSPI_DLYB_CfgTypeDef  dlyb_cfg;

  (void)HAL_XSPI_DLYB_GetClockPeriod(&hospi_nor[Instance], &dlyb_cfg);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	225c      	movs	r2, #92	@ 0x5c
 8005e08:	fb02 f303 	mul.w	r3, r2, r3
 8005e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8005e44 <OSPI1_DLYB_Enable+0x48>)
 8005e0e:	4413      	add	r3, r2
 8005e10:	f107 0208 	add.w	r2, r7, #8
 8005e14:	4611      	mov	r1, r2
 8005e16:	4618      	mov	r0, r3
 8005e18:	f00a fede 	bl	8010bd8 <HAL_XSPI_DLYB_GetClockPeriod>

  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
  dlyb_cfg.PhaseSel /= 4U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	089b      	lsrs	r3, r3, #2
 8005e20:	60fb      	str	r3, [r7, #12]

  /*set delay block configuration*/
  (void)HAL_XSPI_DLYB_SetConfig(&hospi_nor[Instance], &dlyb_cfg);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	225c      	movs	r2, #92	@ 0x5c
 8005e26:	fb02 f303 	mul.w	r3, r2, r3
 8005e2a:	4a06      	ldr	r2, [pc, #24]	@ (8005e44 <OSPI1_DLYB_Enable+0x48>)
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f107 0208 	add.w	r2, r7, #8
 8005e32:	4611      	mov	r1, r2
 8005e34:	4618      	mov	r0, r3
 8005e36:	f00a fe93 	bl	8010b60 <HAL_XSPI_DLYB_SetConfig>
}
 8005e3a:	bf00      	nop
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	20000f20 	.word	0x20000f20

08005e48 <BSP_TS_Init>:
  * @param  Instance TS instance. Could be only 0.
  * @param  TS_Init  TS Init structure
  * @retval BSP status
  */
int32_t BSP_TS_Init(uint32_t Instance, TS_Init_t *TS_Init)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b088      	sub	sp, #32
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8005e52:	2300      	movs	r3, #0
 8005e54:	61fb      	str	r3, [r7, #28]

  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d11a      	bne.n	8005e92 <BSP_TS_Init+0x4a>
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d016      	beq.n	8005e92 <BSP_TS_Init+0x4a>
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2bf0      	cmp	r3, #240	@ 0xf0
 8005e6a:	d812      	bhi.n	8005e92 <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
  if ((Instance >= TS_INSTANCES_NBR) || (TS_Init->Width == 0U) || (TS_Init->Width > TS_MAX_WIDTH) || \
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00e      	beq.n	8005e92 <BSP_TS_Init+0x4a>
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	2bf0      	cmp	r3, #240	@ 0xf0
 8005e7a:	d80a      	bhi.n	8005e92 <BSP_TS_Init+0x4a>
      (TS_Init->Accuracy > TS_MIN((TS_Init->Width), (TS_Init->Height))))
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	6819      	ldr	r1, [r3, #0]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	428b      	cmp	r3, r1
 8005e8a:	bf28      	it	cs
 8005e8c:	460b      	movcs	r3, r1
      (TS_Init->Height == 0U) || (TS_Init->Height > TS_MAX_HEIGHT) || \
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d903      	bls.n	8005e9a <BSP_TS_Init+0x52>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005e92:	f06f 0301 	mvn.w	r3, #1
 8005e96:	61fb      	str	r3, [r7, #28]
 8005e98:	e0b3      	b.n	8006002 <BSP_TS_Init+0x1ba>
  }
  else
  {
    TS_RESET_MspInit();
 8005e9a:	f000 f9bd 	bl	8006218 <TS_RESET_MspInit>

    if (FT6X06_Probe(Instance) != BSP_ERROR_NONE)
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f944 	bl	800612c <FT6X06_Probe>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <BSP_TS_Init+0x6a>
    {
      ret = BSP_ERROR_NO_INIT;
 8005eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005eae:	61fb      	str	r3, [r7, #28]
 8005eb0:	e0a7      	b.n	8006002 <BSP_TS_Init+0x1ba>
    else
    {
      TS_Capabilities_t Capabilities;
      uint32_t i;
      /* Store parameters on TS context */
      Ts_Ctx[Instance].Width       = TS_Init->Width;
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	6819      	ldr	r1, [r3, #0]
 8005eb6:	4855      	ldr	r0, [pc, #340]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	4403      	add	r3, r0
 8005ec4:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Height      = TS_Init->Height;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	6859      	ldr	r1, [r3, #4]
 8005eca:	4850      	ldr	r0, [pc, #320]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	4403      	add	r3, r0
 8005ed8:	3304      	adds	r3, #4
 8005eda:	6019      	str	r1, [r3, #0]
      Ts_Ctx[Instance].Accuracy    = TS_Init->Accuracy;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	68d9      	ldr	r1, [r3, #12]
 8005ee0:	484a      	ldr	r0, [pc, #296]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	4413      	add	r3, r2
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	4403      	add	r3, r0
 8005eee:	330c      	adds	r3, #12
 8005ef0:	6019      	str	r1, [r3, #0]
      if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE_ROT180)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d10a      	bne.n	8005f10 <BSP_TS_Init+0xc8>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_Y;
 8005efa:	4944      	ldr	r1, [pc, #272]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	4613      	mov	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4413      	add	r3, r2
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	440b      	add	r3, r1
 8005f08:	3308      	adds	r3, #8
 8005f0a:	220c      	movs	r2, #12
 8005f0c:	601a      	str	r2, [r3, #0]
 8005f0e:	e027      	b.n	8005f60 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_LANDSCAPE)
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	2b03      	cmp	r3, #3
 8005f16:	d10a      	bne.n	8005f2e <BSP_TS_Init+0xe6>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_XY | TS_SWAP_X;
 8005f18:	493c      	ldr	r1, [pc, #240]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	4413      	add	r3, r2
 8005f22:	00db      	lsls	r3, r3, #3
 8005f24:	440b      	add	r3, r1
 8005f26:	3308      	adds	r3, #8
 8005f28:	220a      	movs	r2, #10
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	e018      	b.n	8005f60 <BSP_TS_Init+0x118>
      }
      else if (TS_Init->Orientation == TS_ORIENTATION_PORTRAIT_ROT180)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10a      	bne.n	8005f4c <BSP_TS_Init+0x104>
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_NONE;
 8005f36:	4935      	ldr	r1, [pc, #212]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	440b      	add	r3, r1
 8005f44:	3308      	adds	r3, #8
 8005f46:	2201      	movs	r2, #1
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	e009      	b.n	8005f60 <BSP_TS_Init+0x118>
      }
      else /* (Orientation == TS_ORIENTATION_PORTRAIT) */
      {
        Ts_Ctx[Instance].Orientation = TS_SWAP_Y | TS_SWAP_X;
 8005f4c:	492f      	ldr	r1, [pc, #188]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	4613      	mov	r3, r2
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	00db      	lsls	r3, r3, #3
 8005f58:	440b      	add	r3, r1
 8005f5a:	3308      	adds	r3, #8
 8005f5c:	2206      	movs	r2, #6
 8005f5e:	601a      	str	r2, [r3, #0]
      }

      /* Get capabilities to retrieve maximum values of X and Y */
      if (Ts_Drv->GetCapabilities(Ts_CompObj[Instance], &Capabilities) < 0)
 8005f60:	4b2b      	ldr	r3, [pc, #172]	@ (8006010 <BSP_TS_Init+0x1c8>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	492b      	ldr	r1, [pc, #172]	@ (8006014 <BSP_TS_Init+0x1cc>)
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005f6e:	f107 010c 	add.w	r1, r7, #12
 8005f72:	4610      	mov	r0, r2
 8005f74:	4798      	blx	r3
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	da03      	bge.n	8005f84 <BSP_TS_Init+0x13c>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8005f7c:	f06f 0304 	mvn.w	r3, #4
 8005f80:	61fb      	str	r3, [r7, #28]
 8005f82:	e03e      	b.n	8006002 <BSP_TS_Init+0x1ba>
      }
      else
      {
        /* Store maximum X and Y on context */
        Ts_Ctx[Instance].MaxX = Capabilities.MaxXl;
 8005f84:	6939      	ldr	r1, [r7, #16]
 8005f86:	4821      	ldr	r0, [pc, #132]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005f88:	687a      	ldr	r2, [r7, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	4413      	add	r3, r2
 8005f90:	00db      	lsls	r3, r3, #3
 8005f92:	4403      	add	r3, r0
 8005f94:	3310      	adds	r3, #16
 8005f96:	6019      	str	r1, [r3, #0]
        Ts_Ctx[Instance].MaxY = Capabilities.MaxYl;
 8005f98:	6979      	ldr	r1, [r7, #20]
 8005f9a:	481c      	ldr	r0, [pc, #112]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4413      	add	r3, r2
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	4403      	add	r3, r0
 8005fa8:	3314      	adds	r3, #20
 8005faa:	6019      	str	r1, [r3, #0]
        /* Initialize previous position in order to always detect first touch */
        for (i = 0; i < TS_TOUCH_NBR; i++)
 8005fac:	2300      	movs	r3, #0
 8005fae:	61bb      	str	r3, [r7, #24]
 8005fb0:	e024      	b.n	8005ffc <BSP_TS_Init+0x1b4>
        {
          Ts_Ctx[Instance].PrevX[i] = TS_Init->Width + TS_Init->Accuracy + 1U;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	4413      	add	r3, r2
 8005fbc:	1c59      	adds	r1, r3, #1
 8005fbe:	4813      	ldr	r0, [pc, #76]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	4413      	add	r3, r2
 8005fc8:	005b      	lsls	r3, r3, #1
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	4413      	add	r3, r2
 8005fce:	3306      	adds	r3, #6
 8005fd0:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
          Ts_Ctx[Instance].PrevY[i] = TS_Init->Height + TS_Init->Accuracy + 1U;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685a      	ldr	r2, [r3, #4]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	4413      	add	r3, r2
 8005fde:	1c59      	adds	r1, r3, #1
 8005fe0:	480a      	ldr	r0, [pc, #40]	@ (800600c <BSP_TS_Init+0x1c4>)
 8005fe2:	687a      	ldr	r2, [r7, #4]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4413      	add	r3, r2
 8005ff0:	3308      	adds	r3, #8
 8005ff2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        for (i = 0; i < TS_TOUCH_NBR; i++)
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d9d7      	bls.n	8005fb2 <BSP_TS_Init+0x16a>
        }
      }
    }
  }

  return ret;
 8006002:	69fb      	ldr	r3, [r7, #28]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3720      	adds	r7, #32
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	20000f94 	.word	0x20000f94
 8006010:	20000f80 	.word	0x20000f80
 8006014:	20000f90 	.word	0x20000f90

08006018 <BSP_TS_EnableIT>:
  * @brief  Configures and enables the touch screen interrupts.
  * @param  Instance TS instance. Could be only 0.
  * @retval BSP status
  */
int32_t BSP_TS_EnableIT(uint32_t Instance)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b088      	sub	sp, #32
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006020:	2300      	movs	r3, #0
 8006022:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef gpio_init_structure;

  if (Instance >= TS_INSTANCES_NBR)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <BSP_TS_EnableIT+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800602a:	f06f 0301 	mvn.w	r3, #1
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	e04a      	b.n	80060c8 <BSP_TS_EnableIT+0xb0>
  }
  else
  {
    /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
    /* TS_INT pin is active on low level on new touch available */
    gpio_init_structure.Pin   = TS_INT_PIN;
 8006032:	2380      	movs	r3, #128	@ 0x80
 8006034:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8006036:	2300      	movs	r3, #0
 8006038:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800603a:	2302      	movs	r3, #2
 800603c:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Mode  = GPIO_MODE_IT_FALLING;
 800603e:	4b25      	ldr	r3, [pc, #148]	@ (80060d4 <BSP_TS_EnableIT+0xbc>)
 8006040:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8006042:	f107 0308 	add.w	r3, r7, #8
 8006046:	4619      	mov	r1, r3
 8006048:	4823      	ldr	r0, [pc, #140]	@ (80060d8 <BSP_TS_EnableIT+0xc0>)
 800604a:	f002 fa6d 	bl	8008528 <HAL_GPIO_Init>

    if (Ts_Drv->EnableIT(Ts_CompObj[Instance]) < 0)
 800604e:	4b23      	ldr	r3, [pc, #140]	@ (80060dc <BSP_TS_EnableIT+0xc4>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	4922      	ldr	r1, [pc, #136]	@ (80060e0 <BSP_TS_EnableIT+0xc8>)
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800605c:	4610      	mov	r0, r2
 800605e:	4798      	blx	r3
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	da03      	bge.n	800606e <BSP_TS_EnableIT+0x56>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006066:	f06f 0304 	mvn.w	r3, #4
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	e02c      	b.n	80060c8 <BSP_TS_EnableIT+0xb0>
    }
    else
    {
      if (HAL_EXTI_GetHandle(&hts_exti[Instance], TS_EXTI_LINE) != HAL_OK)
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	4613      	mov	r3, r2
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4a1a      	ldr	r2, [pc, #104]	@ (80060e4 <BSP_TS_EnableIT+0xcc>)
 800607a:	4413      	add	r3, r2
 800607c:	491a      	ldr	r1, [pc, #104]	@ (80060e8 <BSP_TS_EnableIT+0xd0>)
 800607e:	4618      	mov	r0, r3
 8006080:	f002 f9f6 	bl	8008470 <HAL_EXTI_GetHandle>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <BSP_TS_EnableIT+0x7a>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 800608a:	f06f 0303 	mvn.w	r3, #3
 800608e:	61fb      	str	r3, [r7, #28]
 8006090:	e01a      	b.n	80060c8 <BSP_TS_EnableIT+0xb0>
      }
      else if (HAL_EXTI_RegisterCallback(&hts_exti[Instance],  HAL_EXTI_COMMON_CB_ID, TS_EXTI_Callback) != HAL_OK)
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	4613      	mov	r3, r2
 8006096:	005b      	lsls	r3, r3, #1
 8006098:	4413      	add	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	4a11      	ldr	r2, [pc, #68]	@ (80060e4 <BSP_TS_EnableIT+0xcc>)
 800609e:	4413      	add	r3, r2
 80060a0:	4a12      	ldr	r2, [pc, #72]	@ (80060ec <BSP_TS_EnableIT+0xd4>)
 80060a2:	2100      	movs	r1, #0
 80060a4:	4618      	mov	r0, r3
 80060a6:	f002 f9b7 	bl	8008418 <HAL_EXTI_RegisterCallback>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d003      	beq.n	80060b8 <BSP_TS_EnableIT+0xa0>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
 80060b0:	f06f 0303 	mvn.w	r3, #3
 80060b4:	61fb      	str	r3, [r7, #28]
 80060b6:	e007      	b.n	80060c8 <BSP_TS_EnableIT+0xb0>
      }
      else
      {
        /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
        HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), BSP_TS_IT_PRIORITY, 0x00);
 80060b8:	2200      	movs	r2, #0
 80060ba:	210f      	movs	r1, #15
 80060bc:	2012      	movs	r0, #18
 80060be:	f001 fc55 	bl	800796c <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 80060c2:	2012      	movs	r0, #18
 80060c4:	f001 fc6c 	bl	80079a0 <HAL_NVIC_EnableIRQ>
      }
    }
  }

  return ret;
 80060c8:	69fb      	ldr	r3, [r7, #28]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3720      	adds	r7, #32
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	10210000 	.word	0x10210000
 80060d8:	42021800 	.word	0x42021800
 80060dc:	20000f80 	.word	0x20000f80
 80060e0:	20000f90 	.word	0x20000f90
 80060e4:	20000f84 	.word	0x20000f84
 80060e8:	06000007 	.word	0x06000007
 80060ec:	080061f5 	.word	0x080061f5

080060f0 <BSP_TS_Callback>:
  * @brief  BSP TS Callback.
  * @param  Instance  TS instance. Could be only 0.
  * @retval None.
  */
__weak void BSP_TS_Callback(uint32_t Instance)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on TS touch detection */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <BSP_TS_IRQHandler>:
  * @brief  BSP TS interrupt handler.
  * @param  Instance TS Instance.
  * @retval None.
  */
void BSP_TS_IRQHandler(uint32_t Instance)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  HAL_EXTI_IRQHandler(&hts_exti[Instance]);
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	4613      	mov	r3, r2
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	4413      	add	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4a04      	ldr	r2, [pc, #16]	@ (8006128 <BSP_TS_IRQHandler+0x24>)
 8006118:	4413      	add	r3, r2
 800611a:	4618      	mov	r0, r3
 800611c:	f002 f9bc 	bl	8008498 <HAL_EXTI_IRQHandler>
}
 8006120:	bf00      	nop
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}
 8006128:	20000f84 	.word	0x20000f84

0800612c <FT6X06_Probe>:
  * @brief  Probe the FT6X06 TS driver.
  * @param  Instance TS Instance.
  * @retval BSP status.
  */
static int32_t FT6X06_Probe(uint32_t Instance)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b08a      	sub	sp, #40	@ 0x28
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  int32_t ret              = BSP_ERROR_NONE;
 8006134:	2300      	movs	r3, #0
 8006136:	627b      	str	r3, [r7, #36]	@ 0x24
  FT6X06_IO_t              IOCtx;
  static FT6X06_Object_t   FT6X06Obj;
  uint32_t ft6x06_id       = 0;
 8006138:	2300      	movs	r3, #0
 800613a:	60bb      	str	r3, [r7, #8]

  /* Configure the TS driver */
  IOCtx.Address     = TS_I2C_ADDRESS;
 800613c:	2370      	movs	r3, #112	@ 0x70
 800613e:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 8006140:	4b23      	ldr	r3, [pc, #140]	@ (80061d0 <FT6X06_Probe+0xa4>)
 8006142:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8006144:	4b23      	ldr	r3, [pc, #140]	@ (80061d4 <FT6X06_Probe+0xa8>)
 8006146:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg;
 8006148:	4b23      	ldr	r3, [pc, #140]	@ (80061d8 <FT6X06_Probe+0xac>)
 800614a:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg;
 800614c:	4b23      	ldr	r3, [pc, #140]	@ (80061dc <FT6X06_Probe+0xb0>)
 800614e:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 8006150:	4b23      	ldr	r3, [pc, #140]	@ (80061e0 <FT6X06_Probe+0xb4>)
 8006152:	623b      	str	r3, [r7, #32]

  if (FT6X06_RegisterBusIO(&FT6X06Obj, &IOCtx) != FT6X06_OK)
 8006154:	f107 030c 	add.w	r3, r7, #12
 8006158:	4619      	mov	r1, r3
 800615a:	4822      	ldr	r0, [pc, #136]	@ (80061e4 <FT6X06_Probe+0xb8>)
 800615c:	f7fb ff34 	bl	8001fc8 <FT6X06_RegisterBusIO>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <FT6X06_Probe+0x42>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006166:	f06f 0307 	mvn.w	r3, #7
 800616a:	627b      	str	r3, [r7, #36]	@ 0x24
 800616c:	e02b      	b.n	80061c6 <FT6X06_Probe+0x9a>
  }
  else if (FT6X06_ReadID(&FT6X06Obj, &ft6x06_id) != FT6X06_OK)
 800616e:	f107 0308 	add.w	r3, r7, #8
 8006172:	4619      	mov	r1, r3
 8006174:	481b      	ldr	r0, [pc, #108]	@ (80061e4 <FT6X06_Probe+0xb8>)
 8006176:	f7fc f81d 	bl	80021b4 <FT6X06_ReadID>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d003      	beq.n	8006188 <FT6X06_Probe+0x5c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006180:	f06f 0304 	mvn.w	r3, #4
 8006184:	627b      	str	r3, [r7, #36]	@ 0x24
 8006186:	e01e      	b.n	80061c6 <FT6X06_Probe+0x9a>
  }
  else if ((uint8_t)ft6x06_id != FT6X06_ID)
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b11      	cmp	r3, #17
 800618e:	d003      	beq.n	8006198 <FT6X06_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006190:	f06f 0306 	mvn.w	r3, #6
 8006194:	627b      	str	r3, [r7, #36]	@ 0x24
 8006196:	e016      	b.n	80061c6 <FT6X06_Probe+0x9a>
  }
  else
  {
    Ts_CompObj[Instance] = &FT6X06Obj;
 8006198:	4a13      	ldr	r2, [pc, #76]	@ (80061e8 <FT6X06_Probe+0xbc>)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4911      	ldr	r1, [pc, #68]	@ (80061e4 <FT6X06_Probe+0xb8>)
 800619e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    Ts_Drv = (TS_Drv_t *) &FT6X06_TS_Driver;
 80061a2:	4b12      	ldr	r3, [pc, #72]	@ (80061ec <FT6X06_Probe+0xc0>)
 80061a4:	4a12      	ldr	r2, [pc, #72]	@ (80061f0 <FT6X06_Probe+0xc4>)
 80061a6:	601a      	str	r2, [r3, #0]
    if (Ts_Drv->Init(Ts_CompObj[Instance]) < 0)
 80061a8:	4b10      	ldr	r3, [pc, #64]	@ (80061ec <FT6X06_Probe+0xc0>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	490e      	ldr	r1, [pc, #56]	@ (80061e8 <FT6X06_Probe+0xbc>)
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80061b6:	4610      	mov	r0, r2
 80061b8:	4798      	blx	r3
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	da02      	bge.n	80061c6 <FT6X06_Probe+0x9a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80061c0:	f06f 0304 	mvn.w	r3, #4
 80061c4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3728      	adds	r7, #40	@ 0x28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	08003e81 	.word	0x08003e81
 80061d4:	08003ef5 	.word	0x08003ef5
 80061d8:	0800401d 	.word	0x0800401d
 80061dc:	08003fc1 	.word	0x08003fc1
 80061e0:	08004079 	.word	0x08004079
 80061e4:	20000fbc 	.word	0x20000fbc
 80061e8:	20000f90 	.word	0x20000f90
 80061ec:	20000f80 	.word	0x20000f80
 80061f0:	20000004 	.word	0x20000004

080061f4 <TS_EXTI_Callback>:
/**
  * @brief  TS EXTI callback.
  * @retval None.
  */
static void TS_EXTI_Callback(void)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	af00      	add	r7, sp, #0
  BSP_TS_Callback(0);
 80061f8:	2000      	movs	r0, #0
 80061fa:	f7ff ff79 	bl	80060f0 <BSP_TS_Callback>

  /* Clear interrupt on TS driver */
  if (Ts_Drv->ClearIT(Ts_CompObj[0]) < 0)
 80061fe:	4b04      	ldr	r3, [pc, #16]	@ (8006210 <TS_EXTI_Callback+0x1c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006204:	4a03      	ldr	r2, [pc, #12]	@ (8006214 <TS_EXTI_Callback+0x20>)
 8006206:	6812      	ldr	r2, [r2, #0]
 8006208:	4610      	mov	r0, r2
 800620a:	4798      	blx	r3
  {
    /* Nothing to do */
  }
}
 800620c:	bf00      	nop
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20000f80 	.word	0x20000f80
 8006214:	20000f90 	.word	0x20000f90

08006218 <TS_RESET_MspInit>:
/**
  * @brief  Initializes the TS_RESET pin MSP.
  * @retval None
  */
static void TS_RESET_MspInit(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_RESET_GPIO_CLK_ENABLE();
 800621e:	4b18      	ldr	r3, [pc, #96]	@ (8006280 <TS_RESET_MspInit+0x68>)
 8006220:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006224:	4a16      	ldr	r2, [pc, #88]	@ (8006280 <TS_RESET_MspInit+0x68>)
 8006226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800622a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800622e:	4b14      	ldr	r3, [pc, #80]	@ (8006280 <TS_RESET_MspInit+0x68>)
 8006230:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006238:	603b      	str	r3, [r7, #0]
 800623a:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in output for TouchScreen reset signal on TS_RESET pin */
  gpio_init_structure.Pin = TS_RESET_GPIO_PIN;
 800623c:	2308      	movs	r3, #8
 800623e:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8006240:	2301      	movs	r3, #1
 8006242:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006244:	2300      	movs	r3, #0
 8006246:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 8006248:	2300      	movs	r3, #0
 800624a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_RESET_GPIO_PORT, &gpio_init_structure);
 800624c:	1d3b      	adds	r3, r7, #4
 800624e:	4619      	mov	r1, r3
 8006250:	480c      	ldr	r0, [pc, #48]	@ (8006284 <TS_RESET_MspInit+0x6c>)
 8006252:	f002 f969 	bl	8008528 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_RESET);
 8006256:	2200      	movs	r2, #0
 8006258:	2108      	movs	r1, #8
 800625a:	480a      	ldr	r0, [pc, #40]	@ (8006284 <TS_RESET_MspInit+0x6c>)
 800625c:	f002 fb7e 	bl	800895c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8006260:	200a      	movs	r0, #10
 8006262:	f000 f8cf 	bl	8006404 <HAL_Delay>
  HAL_GPIO_WritePin(TS_RESET_GPIO_PORT, TS_RESET_GPIO_PIN, GPIO_PIN_SET);
 8006266:	2201      	movs	r2, #1
 8006268:	2108      	movs	r1, #8
 800626a:	4806      	ldr	r0, [pc, #24]	@ (8006284 <TS_RESET_MspInit+0x6c>)
 800626c:	f002 fb76 	bl	800895c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8006270:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006274:	f000 f8c6 	bl	8006404 <HAL_Delay>
}
 8006278:	bf00      	nop
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	44020c00 	.word	0x44020c00
 8006284:	42021800 	.word	0x42021800

08006288 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800628c:	2003      	movs	r0, #3
 800628e:	f001 fb62 	bl	8007956 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006292:	f004 f82d 	bl	800a2f0 <HAL_RCC_GetSysClockFreq>
 8006296:	4602      	mov	r2, r0
 8006298:	4b0c      	ldr	r3, [pc, #48]	@ (80062cc <HAL_Init+0x44>)
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	f003 030f 	and.w	r3, r3, #15
 80062a0:	490b      	ldr	r1, [pc, #44]	@ (80062d0 <HAL_Init+0x48>)
 80062a2:	5ccb      	ldrb	r3, [r1, r3]
 80062a4:	fa22 f303 	lsr.w	r3, r2, r3
 80062a8:	4a0a      	ldr	r2, [pc, #40]	@ (80062d4 <HAL_Init+0x4c>)
 80062aa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80062ac:	2004      	movs	r0, #4
 80062ae:	f001 fba7 	bl	8007a00 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80062b2:	200f      	movs	r0, #15
 80062b4:	f000 f810 	bl	80062d8 <HAL_InitTick>
 80062b8:	4603      	mov	r3, r0
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d001      	beq.n	80062c2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e002      	b.n	80062c8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80062c2:	f7fb fb8b 	bl	80019dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	44020c00 	.word	0x44020c00
 80062d0:	08014880 	.word	0x08014880
 80062d4:	20000000 	.word	0x20000000

080062d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80062e0:	2300      	movs	r3, #0
 80062e2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80062e4:	4b33      	ldr	r3, [pc, #204]	@ (80063b4 <HAL_InitTick+0xdc>)
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d101      	bne.n	80062f0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e05c      	b.n	80063aa <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80062f0:	4b31      	ldr	r3, [pc, #196]	@ (80063b8 <HAL_InitTick+0xe0>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0304 	and.w	r3, r3, #4
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d10c      	bne.n	8006316 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80062fc:	4b2f      	ldr	r3, [pc, #188]	@ (80063bc <HAL_InitTick+0xe4>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	4b2c      	ldr	r3, [pc, #176]	@ (80063b4 <HAL_InitTick+0xdc>)
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	4619      	mov	r1, r3
 8006306:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800630a:	fbb3 f3f1 	udiv	r3, r3, r1
 800630e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006312:	60fb      	str	r3, [r7, #12]
 8006314:	e037      	b.n	8006386 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8006316:	f001 fbcb 	bl	8007ab0 <HAL_SYSTICK_GetCLKSourceConfig>
 800631a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b02      	cmp	r3, #2
 8006320:	d023      	beq.n	800636a <HAL_InitTick+0x92>
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b02      	cmp	r3, #2
 8006326:	d82d      	bhi.n	8006384 <HAL_InitTick+0xac>
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_InitTick+0x5e>
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d00d      	beq.n	8006350 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8006334:	e026      	b.n	8006384 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8006336:	4b21      	ldr	r3, [pc, #132]	@ (80063bc <HAL_InitTick+0xe4>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b1e      	ldr	r3, [pc, #120]	@ (80063b4 <HAL_InitTick+0xdc>)
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	4619      	mov	r1, r3
 8006340:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8006344:	fbb3 f3f1 	udiv	r3, r3, r1
 8006348:	fbb2 f3f3 	udiv	r3, r2, r3
 800634c:	60fb      	str	r3, [r7, #12]
        break;
 800634e:	e01a      	b.n	8006386 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8006350:	4b18      	ldr	r3, [pc, #96]	@ (80063b4 <HAL_InitTick+0xdc>)
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	461a      	mov	r2, r3
 8006356:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800635a:	fbb3 f3f2 	udiv	r3, r3, r2
 800635e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8006362:	fbb2 f3f3 	udiv	r3, r2, r3
 8006366:	60fb      	str	r3, [r7, #12]
        break;
 8006368:	e00d      	b.n	8006386 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800636a:	4b12      	ldr	r3, [pc, #72]	@ (80063b4 <HAL_InitTick+0xdc>)
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	461a      	mov	r2, r3
 8006370:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006374:	fbb3 f3f2 	udiv	r3, r3, r2
 8006378:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800637c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006380:	60fb      	str	r3, [r7, #12]
        break;
 8006382:	e000      	b.n	8006386 <HAL_InitTick+0xae>
        break;
 8006384:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f001 fb18 	bl	80079bc <HAL_SYSTICK_Config>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e009      	b.n	80063aa <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006396:	2200      	movs	r2, #0
 8006398:	6879      	ldr	r1, [r7, #4]
 800639a:	f04f 30ff 	mov.w	r0, #4294967295
 800639e:	f001 fae5 	bl	800796c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80063a2:	4a07      	ldr	r2, [pc, #28]	@ (80063c0 <HAL_InitTick+0xe8>)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	20000084 	.word	0x20000084
 80063b8:	e000e010 	.word	0xe000e010
 80063bc:	20000000 	.word	0x20000000
 80063c0:	20000080 	.word	0x20000080

080063c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80063c8:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <HAL_IncTick+0x20>)
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	4b06      	ldr	r3, [pc, #24]	@ (80063e8 <HAL_IncTick+0x24>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4413      	add	r3, r2
 80063d4:	4a04      	ldr	r2, [pc, #16]	@ (80063e8 <HAL_IncTick+0x24>)
 80063d6:	6013      	str	r3, [r2, #0]
}
 80063d8:	bf00      	nop
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr
 80063e2:	bf00      	nop
 80063e4:	20000084 	.word	0x20000084
 80063e8:	20000fe4 	.word	0x20000fe4

080063ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80063ec:	b480      	push	{r7}
 80063ee:	af00      	add	r7, sp, #0
  return uwTick;
 80063f0:	4b03      	ldr	r3, [pc, #12]	@ (8006400 <HAL_GetTick+0x14>)
 80063f2:	681b      	ldr	r3, [r3, #0]
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr
 80063fe:	bf00      	nop
 8006400:	20000fe4 	.word	0x20000fe4

08006404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800640c:	f7ff ffee 	bl	80063ec <HAL_GetTick>
 8006410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800641c:	d005      	beq.n	800642a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800641e:	4b0a      	ldr	r3, [pc, #40]	@ (8006448 <HAL_Delay+0x44>)
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	461a      	mov	r2, r3
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4413      	add	r3, r2
 8006428:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800642a:	bf00      	nop
 800642c:	f7ff ffde 	bl	80063ec <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	429a      	cmp	r2, r3
 800643a:	d8f7      	bhi.n	800642c <HAL_Delay+0x28>
  {
  }
}
 800643c:	bf00      	nop
 800643e:	bf00      	nop
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	20000084 	.word	0x20000084

0800644c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	431a      	orrs	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	609a      	str	r2, [r3, #8]
}
 8006466:	bf00      	nop
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006472:	b480      	push	{r7}
 8006474:	b083      	sub	sp, #12
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
 800647a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	431a      	orrs	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	609a      	str	r2, [r3, #8]
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80064c2:	f043 0201 	orr.w	r2, r3, #1
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80064e0:	4b06      	ldr	r3, [pc, #24]	@ (80064fc <LL_ADC_EnableChannel0_GPIO+0x24>)
 80064e2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80064e6:	4a05      	ldr	r2, [pc, #20]	@ (80064fc <LL_ADC_EnableChannel0_GPIO+0x24>)
 80064e8:	f043 0301 	orr.w	r3, r3, #1
 80064ec:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	42028000 	.word	0x42028000

08006500 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3360      	adds	r3, #96	@ 0x60
 8006512:	461a      	mov	r2, r3
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4413      	add	r3, r2
 800651a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	4b08      	ldr	r3, [pc, #32]	@ (8006544 <LL_ADC_SetOffset+0x44>)
 8006522:	4013      	ands	r3, r2
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	430a      	orrs	r2, r1
 800652e:	4313      	orrs	r3, r2
 8006530:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006538:	bf00      	nop
 800653a:	371c      	adds	r7, #28
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr
 8006544:	03fff000 	.word	0x03fff000

08006548 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3360      	adds	r3, #96	@ 0x60
 8006556:	461a      	mov	r2, r3
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4413      	add	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006574:	b480      	push	{r7}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	3360      	adds	r3, #96	@ 0x60
 8006584:	461a      	mov	r2, r3
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	431a      	orrs	r2, r3
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80065aa:	b480      	push	{r7}
 80065ac:	b087      	sub	sp, #28
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	3360      	adds	r3, #96	@ 0x60
 80065ba:	461a      	mov	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	4413      	add	r3, r2
 80065c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	431a      	orrs	r2, r3
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80065d4:	bf00      	nop
 80065d6:	371c      	adds	r7, #28
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr

080065e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b087      	sub	sp, #28
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	3360      	adds	r3, #96	@ 0x60
 80065f0:	461a      	mov	r2, r3
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	4413      	add	r3, r2
 80065f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	431a      	orrs	r2, r3
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800660a:	bf00      	nop
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
 800661e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	431a      	orrs	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	615a      	str	r2, [r3, #20]
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006650:	2301      	movs	r3, #1
 8006652:	e000      	b.n	8006656 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006662:	b480      	push	{r7}
 8006664:	b087      	sub	sp, #28
 8006666:	af00      	add	r7, sp, #0
 8006668:	60f8      	str	r0, [r7, #12]
 800666a:	60b9      	str	r1, [r7, #8]
 800666c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	3330      	adds	r3, #48	@ 0x30
 8006672:	461a      	mov	r2, r3
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	0a1b      	lsrs	r3, r3, #8
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	4413      	add	r3, r2
 8006680:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f003 031f 	and.w	r3, r3, #31
 800668c:	211f      	movs	r1, #31
 800668e:	fa01 f303 	lsl.w	r3, r1, r3
 8006692:	43db      	mvns	r3, r3
 8006694:	401a      	ands	r2, r3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0e9b      	lsrs	r3, r3, #26
 800669a:	f003 011f 	and.w	r1, r3, #31
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	f003 031f 	and.w	r3, r3, #31
 80066a4:	fa01 f303 	lsl.w	r3, r1, r3
 80066a8:	431a      	orrs	r2, r3
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80066ae:	bf00      	nop
 80066b0:	371c      	adds	r7, #28
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b087      	sub	sp, #28
 80066be:	af00      	add	r7, sp, #0
 80066c0:	60f8      	str	r0, [r7, #12]
 80066c2:	60b9      	str	r1, [r7, #8]
 80066c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	3314      	adds	r3, #20
 80066ca:	461a      	mov	r2, r3
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	0e5b      	lsrs	r3, r3, #25
 80066d0:	009b      	lsls	r3, r3, #2
 80066d2:	f003 0304 	and.w	r3, r3, #4
 80066d6:	4413      	add	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	0d1b      	lsrs	r3, r3, #20
 80066e2:	f003 031f 	and.w	r3, r3, #31
 80066e6:	2107      	movs	r1, #7
 80066e8:	fa01 f303 	lsl.w	r3, r1, r3
 80066ec:	43db      	mvns	r3, r3
 80066ee:	401a      	ands	r2, r3
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	0d1b      	lsrs	r3, r3, #20
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	6879      	ldr	r1, [r7, #4]
 80066fa:	fa01 f303 	lsl.w	r3, r1, r3
 80066fe:	431a      	orrs	r2, r3
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006704:	bf00      	nop
 8006706:	371c      	adds	r7, #28
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006728:	43db      	mvns	r3, r3
 800672a:	401a      	ands	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f003 0318 	and.w	r3, r3, #24
 8006732:	4908      	ldr	r1, [pc, #32]	@ (8006754 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006734:	40d9      	lsrs	r1, r3
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	400b      	ands	r3, r1
 800673a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800673e:	431a      	orrs	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006746:	bf00      	nop
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	000fffff 	.word	0x000fffff

08006758 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f003 031f 	and.w	r3, r3, #31
}
 8006768:	4618      	mov	r0, r3
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8006784:	4618      	mov	r0, r3
 8006786:	370c      	adds	r7, #12
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80067a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6093      	str	r3, [r2, #8]
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067c8:	d101      	bne.n	80067ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80067ca:	2301      	movs	r3, #1
 80067cc:	e000      	b.n	80067d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80067ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80067f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006818:	d101      	bne.n	800681e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800681a:	2301      	movs	r3, #1
 800681c:	e000      	b.n	8006820 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800683c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006840:	f043 0201 	orr.w	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <LL_ADC_IsEnabled+0x18>
 8006868:	2301      	movs	r3, #1
 800686a:	e000      	b.n	800686e <LL_ADC_IsEnabled+0x1a>
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800687a:	b480      	push	{r7}
 800687c:	b083      	sub	sp, #12
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800688a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800688e:	f043 0204 	orr.w	r2, r3, #4
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006896:	bf00      	nop
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr

080068a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b083      	sub	sp, #12
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f003 0304 	and.w	r3, r3, #4
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d101      	bne.n	80068ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e000      	b.n	80068bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b08      	cmp	r3, #8
 80068da:	d101      	bne.n	80068e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80068dc:	2301      	movs	r3, #1
 80068de:	e000      	b.n	80068e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
	...

080068f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80068f0:	b590      	push	{r4, r7, lr}
 80068f2:	b089      	sub	sp, #36	@ 0x24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80068f8:	2300      	movs	r3, #0
 80068fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80068fc:	2300      	movs	r3, #0
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e136      	b.n	8006b78 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006914:	2b00      	cmp	r3, #0
 8006916:	d109      	bne.n	800692c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f7fb f867 	bl	80019ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4618      	mov	r0, r3
 8006932:	f7ff ff3f 	bl	80067b4 <LL_ADC_IsDeepPowerDownEnabled>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d004      	beq.n	8006946 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff ff25 	bl	8006790 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4618      	mov	r0, r3
 800694c:	f7ff ff5a 	bl	8006804 <LL_ADC_IsInternalRegulatorEnabled>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d115      	bne.n	8006982 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4618      	mov	r0, r3
 800695c:	f7ff ff3e 	bl	80067dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006960:	4b87      	ldr	r3, [pc, #540]	@ (8006b80 <HAL_ADC_Init+0x290>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	099b      	lsrs	r3, r3, #6
 8006966:	4a87      	ldr	r2, [pc, #540]	@ (8006b84 <HAL_ADC_Init+0x294>)
 8006968:	fba2 2303 	umull	r2, r3, r2, r3
 800696c:	099b      	lsrs	r3, r3, #6
 800696e:	3301      	adds	r3, #1
 8006970:	005b      	lsls	r3, r3, #1
 8006972:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006974:	e002      	b.n	800697c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	3b01      	subs	r3, #1
 800697a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1f9      	bne.n	8006976 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4618      	mov	r0, r3
 8006988:	f7ff ff3c 	bl	8006804 <LL_ADC_IsInternalRegulatorEnabled>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10d      	bne.n	80069ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006996:	f043 0210 	orr.w	r2, r3, #16
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069a2:	f043 0201 	orr.w	r2, r3, #1
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f7ff ff75 	bl	80068a2 <LL_ADC_REG_IsConversionOngoing>
 80069b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069be:	f003 0310 	and.w	r3, r3, #16
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f040 80cf 	bne.w	8006b66 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	f040 80cb 	bne.w	8006b66 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80069d8:	f043 0202 	orr.w	r2, r3, #2
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7ff ff35 	bl	8006854 <LL_ADC_IsEnabled>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d110      	bne.n	8006a12 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80069f0:	4865      	ldr	r0, [pc, #404]	@ (8006b88 <HAL_ADC_Init+0x298>)
 80069f2:	f7ff ff2f 	bl	8006854 <LL_ADC_IsEnabled>
 80069f6:	4604      	mov	r4, r0
 80069f8:	4864      	ldr	r0, [pc, #400]	@ (8006b8c <HAL_ADC_Init+0x29c>)
 80069fa:	f7ff ff2b 	bl	8006854 <LL_ADC_IsEnabled>
 80069fe:	4603      	mov	r3, r0
 8006a00:	4323      	orrs	r3, r4
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d105      	bne.n	8006a12 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4860      	ldr	r0, [pc, #384]	@ (8006b90 <HAL_ADC_Init+0x2a0>)
 8006a0e:	f7ff fd1d 	bl	800644c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	7e5b      	ldrb	r3, [r3, #25]
 8006a16:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a1c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006a22:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006a28:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a30:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006a32:	4313      	orrs	r3, r2
 8006a34:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d106      	bne.n	8006a4e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a44:	3b01      	subs	r3, #1
 8006a46:	045b      	lsls	r3, r3, #17
 8006a48:	69ba      	ldr	r2, [r7, #24]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d009      	beq.n	8006a6a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a62:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006a64:	69ba      	ldr	r2, [r7, #24]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	68da      	ldr	r2, [r3, #12]
 8006a70:	4b48      	ldr	r3, [pc, #288]	@ (8006b94 <HAL_ADC_Init+0x2a4>)
 8006a72:	4013      	ands	r3, r2
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	6812      	ldr	r2, [r2, #0]
 8006a78:	69b9      	ldr	r1, [r7, #24]
 8006a7a:	430b      	orrs	r3, r1
 8006a7c:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7ff ff15 	bl	80068c8 <LL_ADC_INJ_IsConversionOngoing>
 8006a9e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d13d      	bne.n	8006b22 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d13a      	bne.n	8006b22 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	7e1b      	ldrb	r3, [r3, #24]
 8006ab0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ab8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 8006aba:	4313      	orrs	r3, r2
 8006abc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ac8:	f023 0302 	bic.w	r3, r3, #2
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6812      	ldr	r2, [r2, #0]
 8006ad0:	69b9      	ldr	r1, [r7, #24]
 8006ad2:	430b      	orrs	r3, r1
 8006ad4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d118      	bne.n	8006b12 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006aea:	f023 0304 	bic.w	r3, r3, #4
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006af6:	4311      	orrs	r1, r2
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006afc:	4311      	orrs	r1, r2
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006b02:	430a      	orrs	r2, r1
 8006b04:	431a      	orrs	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f042 0201 	orr.w	r2, r2, #1
 8006b0e:	611a      	str	r2, [r3, #16]
 8006b10:	e007      	b.n	8006b22 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	691a      	ldr	r2, [r3, #16]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 0201 	bic.w	r2, r2, #1
 8006b20:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d10c      	bne.n	8006b44 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b30:	f023 010f 	bic.w	r1, r3, #15
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	69db      	ldr	r3, [r3, #28]
 8006b38:	1e5a      	subs	r2, r3, #1
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b42:	e007      	b.n	8006b54 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 020f 	bic.w	r2, r2, #15
 8006b52:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b58:	f023 0303 	bic.w	r3, r3, #3
 8006b5c:	f043 0201 	orr.w	r2, r3, #1
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b64:	e007      	b.n	8006b76 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6a:	f043 0210 	orr.w	r2, r3, #16
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006b76:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3724      	adds	r7, #36	@ 0x24
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd90      	pop	{r4, r7, pc}
 8006b80:	20000000 	.word	0x20000000
 8006b84:	053e2d63 	.word	0x053e2d63
 8006b88:	42028000 	.word	0x42028000
 8006b8c:	42028100 	.word	0x42028100
 8006b90:	42028300 	.word	0x42028300
 8006b94:	fff04007 	.word	0xfff04007

08006b98 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ba0:	4857      	ldr	r0, [pc, #348]	@ (8006d00 <HAL_ADC_Start+0x168>)
 8006ba2:	f7ff fdd9 	bl	8006758 <LL_ADC_GetMultimode>
 8006ba6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4618      	mov	r0, r3
 8006bae:	f7ff fe78 	bl	80068a2 <LL_ADC_REG_IsConversionOngoing>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f040 809c 	bne.w	8006cf2 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d101      	bne.n	8006bc8 <HAL_ADC_Start+0x30>
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e097      	b.n	8006cf8 <HAL_ADC_Start+0x160>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fd91 	bl	80076f8 <ADC_Enable>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006bda:	7dfb      	ldrb	r3, [r7, #23]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f040 8083 	bne.w	8006ce8 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006be6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006bea:	f023 0301 	bic.w	r3, r3, #1
 8006bee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a42      	ldr	r2, [pc, #264]	@ (8006d04 <HAL_ADC_Start+0x16c>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d002      	beq.n	8006c06 <HAL_ADC_Start+0x6e>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	e000      	b.n	8006c08 <HAL_ADC_Start+0x70>
 8006c06:	4b40      	ldr	r3, [pc, #256]	@ (8006d08 <HAL_ADC_Start+0x170>)
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	6812      	ldr	r2, [r2, #0]
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d002      	beq.n	8006c16 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d105      	bne.n	8006c22 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c2e:	d106      	bne.n	8006c3e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c34:	f023 0206 	bic.w	r2, r3, #6
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006c3c:	e002      	b.n	8006c44 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	221c      	movs	r2, #28
 8006c4a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a2a      	ldr	r2, [pc, #168]	@ (8006d04 <HAL_ADC_Start+0x16c>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d002      	beq.n	8006c64 <HAL_ADC_Start+0xcc>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	e000      	b.n	8006c66 <HAL_ADC_Start+0xce>
 8006c64:	4b28      	ldr	r3, [pc, #160]	@ (8006d08 <HAL_ADC_Start+0x170>)
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	6812      	ldr	r2, [r2, #0]
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d008      	beq.n	8006c80 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2b05      	cmp	r3, #5
 8006c78:	d002      	beq.n	8006c80 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	2b09      	cmp	r3, #9
 8006c7e:	d114      	bne.n	8006caa <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d007      	beq.n	8006c9e <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c92:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006c96:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7ff fde9 	bl	800687a <LL_ADC_REG_StartConversion>
 8006ca8:	e025      	b.n	8006cf6 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a12      	ldr	r2, [pc, #72]	@ (8006d04 <HAL_ADC_Start+0x16c>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d002      	beq.n	8006cc6 <HAL_ADC_Start+0x12e>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	e000      	b.n	8006cc8 <HAL_ADC_Start+0x130>
 8006cc6:	4b10      	ldr	r3, [pc, #64]	@ (8006d08 <HAL_ADC_Start+0x170>)
 8006cc8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00f      	beq.n	8006cf6 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cda:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006cde:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ce6:	e006      	b.n	8006cf6 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8006cf0:	e001      	b.n	8006cf6 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3718      	adds	r7, #24
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	42028300 	.word	0x42028300
 8006d04:	42028100 	.word	0x42028100
 8006d08:	42028000 	.word	0x42028000

08006d0c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b088      	sub	sp, #32
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d16:	4866      	ldr	r0, [pc, #408]	@ (8006eb0 <HAL_ADC_PollForConversion+0x1a4>)
 8006d18:	f7ff fd1e 	bl	8006758 <LL_ADC_GetMultimode>
 8006d1c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	2b08      	cmp	r3, #8
 8006d24:	d102      	bne.n	8006d2c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006d26:	2308      	movs	r3, #8
 8006d28:	61fb      	str	r3, [r7, #28]
 8006d2a:	e02a      	b.n	8006d82 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d005      	beq.n	8006d3e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	2b05      	cmp	r3, #5
 8006d36:	d002      	beq.n	8006d3e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	2b09      	cmp	r3, #9
 8006d3c:	d111      	bne.n	8006d62 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d007      	beq.n	8006d5c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d50:	f043 0220 	orr.w	r2, r3, #32
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e0a4      	b.n	8006ea6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006d60:	e00f      	b.n	8006d82 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006d62:	4853      	ldr	r0, [pc, #332]	@ (8006eb0 <HAL_ADC_PollForConversion+0x1a4>)
 8006d64:	f7ff fd06 	bl	8006774 <LL_ADC_GetMultiDMATransfer>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d007      	beq.n	8006d7e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d72:	f043 0220 	orr.w	r2, r3, #32
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e093      	b.n	8006ea6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006d7e:	2304      	movs	r3, #4
 8006d80:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006d82:	f7ff fb33 	bl	80063ec <HAL_GetTick>
 8006d86:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d88:	e021      	b.n	8006dce <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d90:	d01d      	beq.n	8006dce <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006d92:	f7ff fb2b 	bl	80063ec <HAL_GetTick>
 8006d96:	4602      	mov	r2, r0
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	683a      	ldr	r2, [r7, #0]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d302      	bcc.n	8006da8 <HAL_ADC_PollForConversion+0x9c>
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d112      	bne.n	8006dce <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	4013      	ands	r3, r2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10b      	bne.n	8006dce <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dba:	f043 0204 	orr.w	r2, r3, #4
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e06b      	b.n	8006ea6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d0d6      	beq.n	8006d8a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fc25 	bl	800663c <LL_ADC_REG_IsTriggerSourceSWStart>
 8006df2:	4603      	mov	r3, r0
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d01c      	beq.n	8006e32 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	7e5b      	ldrb	r3, [r3, #25]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d118      	bne.n	8006e32 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0308 	and.w	r3, r3, #8
 8006e0a:	2b08      	cmp	r3, #8
 8006e0c:	d111      	bne.n	8006e32 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d105      	bne.n	8006e32 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2a:	f043 0201 	orr.w	r2, r3, #1
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a1f      	ldr	r2, [pc, #124]	@ (8006eb4 <HAL_ADC_PollForConversion+0x1a8>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d002      	beq.n	8006e42 <HAL_ADC_PollForConversion+0x136>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	e000      	b.n	8006e44 <HAL_ADC_PollForConversion+0x138>
 8006e42:	4b1d      	ldr	r3, [pc, #116]	@ (8006eb8 <HAL_ADC_PollForConversion+0x1ac>)
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6812      	ldr	r2, [r2, #0]
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d008      	beq.n	8006e5e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d005      	beq.n	8006e5e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	2b05      	cmp	r3, #5
 8006e56:	d002      	beq.n	8006e5e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	2b09      	cmp	r3, #9
 8006e5c:	d104      	bne.n	8006e68 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	e00c      	b.n	8006e82 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a11      	ldr	r2, [pc, #68]	@ (8006eb4 <HAL_ADC_PollForConversion+0x1a8>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d002      	beq.n	8006e78 <HAL_ADC_PollForConversion+0x16c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	e000      	b.n	8006e7a <HAL_ADC_PollForConversion+0x16e>
 8006e78:	4b0f      	ldr	r3, [pc, #60]	@ (8006eb8 <HAL_ADC_PollForConversion+0x1ac>)
 8006e7a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	2b08      	cmp	r3, #8
 8006e86:	d104      	bne.n	8006e92 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2208      	movs	r2, #8
 8006e8e:	601a      	str	r2, [r3, #0]
 8006e90:	e008      	b.n	8006ea4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d103      	bne.n	8006ea4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	220c      	movs	r2, #12
 8006ea2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3720      	adds	r7, #32
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	42028300 	.word	0x42028300
 8006eb4:	42028100 	.word	0x42028100
 8006eb8:	42028000 	.word	0x42028000

08006ebc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
	...

08006ed8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b0b6      	sub	sp, #216	@ 0xd8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d101      	bne.n	8006efa <HAL_ADC_ConfigChannel+0x22>
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	e3e6      	b.n	80076c8 <HAL_ADC_ConfigChannel+0x7f0>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2201      	movs	r2, #1
 8006efe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7ff fccb 	bl	80068a2 <LL_ADC_REG_IsConversionOngoing>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f040 83cb 	bne.w	80076aa <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d009      	beq.n	8006f30 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	4ab0      	ldr	r2, [pc, #704]	@ (80071e4 <HAL_ADC_ConfigChannel+0x30c>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d109      	bne.n	8006f3a <HAL_ADC_ConfigChannel+0x62>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	4aaf      	ldr	r2, [pc, #700]	@ (80071e8 <HAL_ADC_ConfigChannel+0x310>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d104      	bne.n	8006f3a <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7ff facf 	bl	80064d8 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6818      	ldr	r0, [r3, #0]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	6859      	ldr	r1, [r3, #4]
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	f7ff fb8b 	bl	8006662 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7ff fca6 	bl	80068a2 <LL_ADC_REG_IsConversionOngoing>
 8006f56:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7ff fcb2 	bl	80068c8 <LL_ADC_INJ_IsConversionOngoing>
 8006f64:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f68:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f040 81dd 	bne.w	800732c <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f72:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f040 81d8 	bne.w	800732c <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f84:	d10f      	bne.n	8006fa6 <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6818      	ldr	r0, [r3, #0]
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	4619      	mov	r1, r3
 8006f92:	f7ff fb92 	bl	80066ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7ff fb39 	bl	8006616 <LL_ADC_SetSamplingTimeCommonConfig>
 8006fa4:	e00e      	b.n	8006fc4 <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6818      	ldr	r0, [r3, #0]
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	6819      	ldr	r1, [r3, #0]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f7ff fb81 	bl	80066ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2100      	movs	r1, #0
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7ff fb29 	bl	8006616 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	695a      	ldr	r2, [r3, #20]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	08db      	lsrs	r3, r3, #3
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	005b      	lsls	r3, r3, #1
 8006fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	691b      	ldr	r3, [r3, #16]
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d022      	beq.n	800702c <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6818      	ldr	r0, [r3, #0]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	6919      	ldr	r1, [r3, #16]
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ff6:	f7ff fa83 	bl	8006500 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6818      	ldr	r0, [r3, #0]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	6919      	ldr	r1, [r3, #16]
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	699b      	ldr	r3, [r3, #24]
 8007006:	461a      	mov	r2, r3
 8007008:	f7ff facf 	bl	80065aa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007018:	2b01      	cmp	r3, #1
 800701a:	d102      	bne.n	8007022 <HAL_ADC_ConfigChannel+0x14a>
 800701c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007020:	e000      	b.n	8007024 <HAL_ADC_ConfigChannel+0x14c>
 8007022:	2300      	movs	r3, #0
 8007024:	461a      	mov	r2, r3
 8007026:	f7ff fadb 	bl	80065e0 <LL_ADC_SetOffsetSaturation>
 800702a:	e17f      	b.n	800732c <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2100      	movs	r1, #0
 8007032:	4618      	mov	r0, r3
 8007034:	f7ff fa88 	bl	8006548 <LL_ADC_GetOffsetChannel>
 8007038:	4603      	mov	r3, r0
 800703a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10a      	bne.n	8007058 <HAL_ADC_ConfigChannel+0x180>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2100      	movs	r1, #0
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff fa7d 	bl	8006548 <LL_ADC_GetOffsetChannel>
 800704e:	4603      	mov	r3, r0
 8007050:	0e9b      	lsrs	r3, r3, #26
 8007052:	f003 021f 	and.w	r2, r3, #31
 8007056:	e01e      	b.n	8007096 <HAL_ADC_ConfigChannel+0x1be>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2100      	movs	r1, #0
 800705e:	4618      	mov	r0, r3
 8007060:	f7ff fa72 	bl	8006548 <LL_ADC_GetOffsetChannel>
 8007064:	4603      	mov	r3, r0
 8007066:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800706a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800706e:	fa93 f3a3 	rbit	r3, r3
 8007072:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8007076:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800707a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 800707e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8007086:	2320      	movs	r3, #32
 8007088:	e004      	b.n	8007094 <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 800708a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800708e:	fab3 f383 	clz	r3, r3
 8007092:	b2db      	uxtb	r3, r3
 8007094:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d105      	bne.n	80070ae <HAL_ADC_ConfigChannel+0x1d6>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	0e9b      	lsrs	r3, r3, #26
 80070a8:	f003 031f 	and.w	r3, r3, #31
 80070ac:	e018      	b.n	80070e0 <HAL_ADC_ConfigChannel+0x208>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80070ba:	fa93 f3a3 	rbit	r3, r3
 80070be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80070c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80070ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d101      	bne.n	80070d6 <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 80070d2:	2320      	movs	r3, #32
 80070d4:	e004      	b.n	80070e0 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 80070d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80070da:	fab3 f383 	clz	r3, r3
 80070de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d106      	bne.n	80070f2 <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2200      	movs	r2, #0
 80070ea:	2100      	movs	r1, #0
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7ff fa41 	bl	8006574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2101      	movs	r1, #1
 80070f8:	4618      	mov	r0, r3
 80070fa:	f7ff fa25 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80070fe:	4603      	mov	r3, r0
 8007100:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10a      	bne.n	800711e <HAL_ADC_ConfigChannel+0x246>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	2101      	movs	r1, #1
 800710e:	4618      	mov	r0, r3
 8007110:	f7ff fa1a 	bl	8006548 <LL_ADC_GetOffsetChannel>
 8007114:	4603      	mov	r3, r0
 8007116:	0e9b      	lsrs	r3, r3, #26
 8007118:	f003 021f 	and.w	r2, r3, #31
 800711c:	e01e      	b.n	800715c <HAL_ADC_ConfigChannel+0x284>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2101      	movs	r1, #1
 8007124:	4618      	mov	r0, r3
 8007126:	f7ff fa0f 	bl	8006548 <LL_ADC_GetOffsetChannel>
 800712a:	4603      	mov	r3, r0
 800712c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007130:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007134:	fa93 f3a3 	rbit	r3, r3
 8007138:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800713c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007140:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007144:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 800714c:	2320      	movs	r3, #32
 800714e:	e004      	b.n	800715a <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8007150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007154:	fab3 f383 	clz	r3, r3
 8007158:	b2db      	uxtb	r3, r3
 800715a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007164:	2b00      	cmp	r3, #0
 8007166:	d105      	bne.n	8007174 <HAL_ADC_ConfigChannel+0x29c>
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	0e9b      	lsrs	r3, r3, #26
 800716e:	f003 031f 	and.w	r3, r3, #31
 8007172:	e018      	b.n	80071a6 <HAL_ADC_ConfigChannel+0x2ce>
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800717c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007180:	fa93 f3a3 	rbit	r3, r3
 8007184:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007188:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800718c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007190:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d101      	bne.n	800719c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8007198:	2320      	movs	r3, #32
 800719a:	e004      	b.n	80071a6 <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 800719c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071a0:	fab3 f383 	clz	r3, r3
 80071a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d106      	bne.n	80071b8 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	2200      	movs	r2, #0
 80071b0:	2101      	movs	r1, #1
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff f9de 	bl	8006574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2102      	movs	r1, #2
 80071be:	4618      	mov	r0, r3
 80071c0:	f7ff f9c2 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80071c4:	4603      	mov	r3, r0
 80071c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10e      	bne.n	80071ec <HAL_ADC_ConfigChannel+0x314>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2102      	movs	r1, #2
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7ff f9b7 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80071da:	4603      	mov	r3, r0
 80071dc:	0e9b      	lsrs	r3, r3, #26
 80071de:	f003 021f 	and.w	r2, r3, #31
 80071e2:	e022      	b.n	800722a <HAL_ADC_ConfigChannel+0x352>
 80071e4:	04300002 	.word	0x04300002
 80071e8:	407f0000 	.word	0x407f0000
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2102      	movs	r1, #2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7ff f9a8 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80071f8:	4603      	mov	r3, r0
 80071fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007202:	fa93 f3a3 	rbit	r3, r3
 8007206:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800720a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800720e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007212:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 800721a:	2320      	movs	r3, #32
 800721c:	e004      	b.n	8007228 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800721e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007222:	fab3 f383 	clz	r3, r3
 8007226:	b2db      	uxtb	r3, r3
 8007228:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007232:	2b00      	cmp	r3, #0
 8007234:	d105      	bne.n	8007242 <HAL_ADC_ConfigChannel+0x36a>
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	0e9b      	lsrs	r3, r3, #26
 800723c:	f003 031f 	and.w	r3, r3, #31
 8007240:	e016      	b.n	8007270 <HAL_ADC_ConfigChannel+0x398>
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800724a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800724e:	fa93 f3a3 	rbit	r3, r3
 8007252:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007254:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007256:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800725a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800725e:	2b00      	cmp	r3, #0
 8007260:	d101      	bne.n	8007266 <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 8007262:	2320      	movs	r3, #32
 8007264:	e004      	b.n	8007270 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 8007266:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800726a:	fab3 f383 	clz	r3, r3
 800726e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007270:	429a      	cmp	r2, r3
 8007272:	d106      	bne.n	8007282 <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2200      	movs	r2, #0
 800727a:	2102      	movs	r1, #2
 800727c:	4618      	mov	r0, r3
 800727e:	f7ff f979 	bl	8006574 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	2103      	movs	r1, #3
 8007288:	4618      	mov	r0, r3
 800728a:	f7ff f95d 	bl	8006548 <LL_ADC_GetOffsetChannel>
 800728e:	4603      	mov	r3, r0
 8007290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10a      	bne.n	80072ae <HAL_ADC_ConfigChannel+0x3d6>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2103      	movs	r1, #3
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff f952 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80072a4:	4603      	mov	r3, r0
 80072a6:	0e9b      	lsrs	r3, r3, #26
 80072a8:	f003 021f 	and.w	r2, r3, #31
 80072ac:	e017      	b.n	80072de <HAL_ADC_ConfigChannel+0x406>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2103      	movs	r1, #3
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff f947 	bl	8006548 <LL_ADC_GetOffsetChannel>
 80072ba:	4603      	mov	r3, r0
 80072bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072c0:	fa93 f3a3 	rbit	r3, r3
 80072c4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80072c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80072ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d101      	bne.n	80072d4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80072d0:	2320      	movs	r3, #32
 80072d2:	e003      	b.n	80072dc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80072d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072d6:	fab3 f383 	clz	r3, r3
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d105      	bne.n	80072f6 <HAL_ADC_ConfigChannel+0x41e>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	0e9b      	lsrs	r3, r3, #26
 80072f0:	f003 031f 	and.w	r3, r3, #31
 80072f4:	e011      	b.n	800731a <HAL_ADC_ConfigChannel+0x442>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80072fe:	fa93 f3a3 	rbit	r3, r3
 8007302:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007304:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007306:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 800730e:	2320      	movs	r3, #32
 8007310:	e003      	b.n	800731a <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 8007312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007314:	fab3 f383 	clz	r3, r3
 8007318:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800731a:	429a      	cmp	r2, r3
 800731c:	d106      	bne.n	800732c <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2200      	movs	r2, #0
 8007324:	2103      	movs	r1, #3
 8007326:	4618      	mov	r0, r3
 8007328:	f7ff f924 	bl	8006574 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff fa8f 	bl	8006854 <LL_ADC_IsEnabled>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	f040 813f 	bne.w	80075bc <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	6819      	ldr	r1, [r3, #0]
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	461a      	mov	r2, r3
 800734c:	f7ff f9e0 	bl	8006710 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	4a8e      	ldr	r2, [pc, #568]	@ (8007590 <HAL_ADC_ConfigChannel+0x6b8>)
 8007356:	4293      	cmp	r3, r2
 8007358:	f040 8130 	bne.w	80075bc <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10b      	bne.n	8007384 <HAL_ADC_ConfigChannel+0x4ac>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	0e9b      	lsrs	r3, r3, #26
 8007372:	3301      	adds	r3, #1
 8007374:	f003 031f 	and.w	r3, r3, #31
 8007378:	2b09      	cmp	r3, #9
 800737a:	bf94      	ite	ls
 800737c:	2301      	movls	r3, #1
 800737e:	2300      	movhi	r3, #0
 8007380:	b2db      	uxtb	r3, r3
 8007382:	e019      	b.n	80073b8 <HAL_ADC_ConfigChannel+0x4e0>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800738a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800738c:	fa93 f3a3 	rbit	r3, r3
 8007390:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007394:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007396:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007398:	2b00      	cmp	r3, #0
 800739a:	d101      	bne.n	80073a0 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 800739c:	2320      	movs	r3, #32
 800739e:	e003      	b.n	80073a8 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 80073a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073a2:	fab3 f383 	clz	r3, r3
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	3301      	adds	r3, #1
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	2b09      	cmp	r3, #9
 80073b0:	bf94      	ite	ls
 80073b2:	2301      	movls	r3, #1
 80073b4:	2300      	movhi	r3, #0
 80073b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d079      	beq.n	80074b0 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d107      	bne.n	80073d8 <HAL_ADC_ConfigChannel+0x500>
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	0e9b      	lsrs	r3, r3, #26
 80073ce:	3301      	adds	r3, #1
 80073d0:	069b      	lsls	r3, r3, #26
 80073d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80073d6:	e015      	b.n	8007404 <HAL_ADC_ConfigChannel+0x52c>
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073e0:	fa93 f3a3 	rbit	r3, r3
 80073e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80073e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80073ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 80073f0:	2320      	movs	r3, #32
 80073f2:	e003      	b.n	80073fc <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 80073f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073f6:	fab3 f383 	clz	r3, r3
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	3301      	adds	r3, #1
 80073fe:	069b      	lsls	r3, r3, #26
 8007400:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800740c:	2b00      	cmp	r3, #0
 800740e:	d109      	bne.n	8007424 <HAL_ADC_ConfigChannel+0x54c>
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	0e9b      	lsrs	r3, r3, #26
 8007416:	3301      	adds	r3, #1
 8007418:	f003 031f 	and.w	r3, r3, #31
 800741c:	2101      	movs	r1, #1
 800741e:	fa01 f303 	lsl.w	r3, r1, r3
 8007422:	e017      	b.n	8007454 <HAL_ADC_ConfigChannel+0x57c>
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800742a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800742c:	fa93 f3a3 	rbit	r3, r3
 8007430:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007434:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 800743c:	2320      	movs	r3, #32
 800743e:	e003      	b.n	8007448 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8007440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007442:	fab3 f383 	clz	r3, r3
 8007446:	b2db      	uxtb	r3, r3
 8007448:	3301      	adds	r3, #1
 800744a:	f003 031f 	and.w	r3, r3, #31
 800744e:	2101      	movs	r1, #1
 8007450:	fa01 f303 	lsl.w	r3, r1, r3
 8007454:	ea42 0103 	orr.w	r1, r2, r3
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007460:	2b00      	cmp	r3, #0
 8007462:	d10a      	bne.n	800747a <HAL_ADC_ConfigChannel+0x5a2>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	0e9b      	lsrs	r3, r3, #26
 800746a:	3301      	adds	r3, #1
 800746c:	f003 021f 	and.w	r2, r3, #31
 8007470:	4613      	mov	r3, r2
 8007472:	005b      	lsls	r3, r3, #1
 8007474:	4413      	add	r3, r2
 8007476:	051b      	lsls	r3, r3, #20
 8007478:	e018      	b.n	80074ac <HAL_ADC_ConfigChannel+0x5d4>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007482:	fa93 f3a3 	rbit	r3, r3
 8007486:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800748a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800748c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748e:	2b00      	cmp	r3, #0
 8007490:	d101      	bne.n	8007496 <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 8007492:	2320      	movs	r3, #32
 8007494:	e003      	b.n	800749e <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 8007496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007498:	fab3 f383 	clz	r3, r3
 800749c:	b2db      	uxtb	r3, r3
 800749e:	3301      	adds	r3, #1
 80074a0:	f003 021f 	and.w	r2, r3, #31
 80074a4:	4613      	mov	r3, r2
 80074a6:	005b      	lsls	r3, r3, #1
 80074a8:	4413      	add	r3, r2
 80074aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074ac:	430b      	orrs	r3, r1
 80074ae:	e080      	b.n	80075b2 <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d107      	bne.n	80074cc <HAL_ADC_ConfigChannel+0x5f4>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	0e9b      	lsrs	r3, r3, #26
 80074c2:	3301      	adds	r3, #1
 80074c4:	069b      	lsls	r3, r3, #26
 80074c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80074ca:	e015      	b.n	80074f8 <HAL_ADC_ConfigChannel+0x620>
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d4:	fa93 f3a3 	rbit	r3, r3
 80074d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80074da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074dc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80074de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80074e4:	2320      	movs	r3, #32
 80074e6:	e003      	b.n	80074f0 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80074e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ea:	fab3 f383 	clz	r3, r3
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	3301      	adds	r3, #1
 80074f2:	069b      	lsls	r3, r3, #26
 80074f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007500:	2b00      	cmp	r3, #0
 8007502:	d109      	bne.n	8007518 <HAL_ADC_ConfigChannel+0x640>
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	0e9b      	lsrs	r3, r3, #26
 800750a:	3301      	adds	r3, #1
 800750c:	f003 031f 	and.w	r3, r3, #31
 8007510:	2101      	movs	r1, #1
 8007512:	fa01 f303 	lsl.w	r3, r1, r3
 8007516:	e017      	b.n	8007548 <HAL_ADC_ConfigChannel+0x670>
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	fa93 f3a3 	rbit	r3, r3
 8007524:	61fb      	str	r3, [r7, #28]
  return result;
 8007526:	69fb      	ldr	r3, [r7, #28]
 8007528:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800752a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8007530:	2320      	movs	r3, #32
 8007532:	e003      	b.n	800753c <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 8007534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007536:	fab3 f383 	clz	r3, r3
 800753a:	b2db      	uxtb	r3, r3
 800753c:	3301      	adds	r3, #1
 800753e:	f003 031f 	and.w	r3, r3, #31
 8007542:	2101      	movs	r1, #1
 8007544:	fa01 f303 	lsl.w	r3, r1, r3
 8007548:	ea42 0103 	orr.w	r1, r2, r3
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10d      	bne.n	8007574 <HAL_ADC_ConfigChannel+0x69c>
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	0e9b      	lsrs	r3, r3, #26
 800755e:	3301      	adds	r3, #1
 8007560:	f003 021f 	and.w	r2, r3, #31
 8007564:	4613      	mov	r3, r2
 8007566:	005b      	lsls	r3, r3, #1
 8007568:	4413      	add	r3, r2
 800756a:	3b1e      	subs	r3, #30
 800756c:	051b      	lsls	r3, r3, #20
 800756e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007572:	e01d      	b.n	80075b0 <HAL_ADC_ConfigChannel+0x6d8>
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800757a:	697b      	ldr	r3, [r7, #20]
 800757c:	fa93 f3a3 	rbit	r3, r3
 8007580:	613b      	str	r3, [r7, #16]
  return result;
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d103      	bne.n	8007594 <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 800758c:	2320      	movs	r3, #32
 800758e:	e005      	b.n	800759c <HAL_ADC_ConfigChannel+0x6c4>
 8007590:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	fab3 f383 	clz	r3, r3
 800759a:	b2db      	uxtb	r3, r3
 800759c:	3301      	adds	r3, #1
 800759e:	f003 021f 	and.w	r2, r3, #31
 80075a2:	4613      	mov	r3, r2
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	4413      	add	r3, r2
 80075a8:	3b1e      	subs	r3, #30
 80075aa:	051b      	lsls	r3, r3, #20
 80075ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80075b2:	683a      	ldr	r2, [r7, #0]
 80075b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075b6:	4619      	mov	r1, r3
 80075b8:	f7ff f87f 	bl	80066ba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	4b43      	ldr	r3, [pc, #268]	@ (80076d0 <HAL_ADC_ConfigChannel+0x7f8>)
 80075c2:	4013      	ands	r3, r2
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d079      	beq.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80075c8:	4842      	ldr	r0, [pc, #264]	@ (80076d4 <HAL_ADC_ConfigChannel+0x7fc>)
 80075ca:	f7fe ff65 	bl	8006498 <LL_ADC_GetCommonPathInternalCh>
 80075ce:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a40      	ldr	r2, [pc, #256]	@ (80076d8 <HAL_ADC_ConfigChannel+0x800>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d124      	bne.n	8007626 <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80075dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d11e      	bne.n	8007626 <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a3b      	ldr	r2, [pc, #236]	@ (80076dc <HAL_ADC_ConfigChannel+0x804>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d164      	bne.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80075f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80075fa:	4619      	mov	r1, r3
 80075fc:	4835      	ldr	r0, [pc, #212]	@ (80076d4 <HAL_ADC_ConfigChannel+0x7fc>)
 80075fe:	f7fe ff38 	bl	8006472 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007602:	4b37      	ldr	r3, [pc, #220]	@ (80076e0 <HAL_ADC_ConfigChannel+0x808>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	099b      	lsrs	r3, r3, #6
 8007608:	4a36      	ldr	r2, [pc, #216]	@ (80076e4 <HAL_ADC_ConfigChannel+0x80c>)
 800760a:	fba2 2303 	umull	r2, r3, r2, r3
 800760e:	099b      	lsrs	r3, r3, #6
 8007610:	3301      	adds	r3, #1
 8007612:	005b      	lsls	r3, r3, #1
 8007614:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007616:	e002      	b.n	800761e <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3b01      	subs	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d1f9      	bne.n	8007618 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007624:	e04a      	b.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a2f      	ldr	r2, [pc, #188]	@ (80076e8 <HAL_ADC_ConfigChannel+0x810>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d113      	bne.n	8007658 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007630:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007634:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10d      	bne.n	8007658 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a2a      	ldr	r2, [pc, #168]	@ (80076ec <HAL_ADC_ConfigChannel+0x814>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d13a      	bne.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007646:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800764a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800764e:	4619      	mov	r1, r3
 8007650:	4820      	ldr	r0, [pc, #128]	@ (80076d4 <HAL_ADC_ConfigChannel+0x7fc>)
 8007652:	f7fe ff0e 	bl	8006472 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007656:	e031      	b.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a24      	ldr	r2, [pc, #144]	@ (80076f0 <HAL_ADC_ConfigChannel+0x818>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d113      	bne.n	800768a <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007662:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d10d      	bne.n	800768a <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a1a      	ldr	r2, [pc, #104]	@ (80076dc <HAL_ADC_ConfigChannel+0x804>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d121      	bne.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007678:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800767c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007680:	4619      	mov	r1, r3
 8007682:	4814      	ldr	r0, [pc, #80]	@ (80076d4 <HAL_ADC_ConfigChannel+0x7fc>)
 8007684:	f7fe fef5 	bl	8006472 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8007688:	e018      	b.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a19      	ldr	r2, [pc, #100]	@ (80076f4 <HAL_ADC_ConfigChannel+0x81c>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d113      	bne.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a10      	ldr	r2, [pc, #64]	@ (80076dc <HAL_ADC_ConfigChannel+0x804>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d00e      	beq.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7fe ff06 	bl	80064b4 <LL_ADC_EnableChannelVDDcore>
 80076a8:	e008      	b.n	80076bc <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ae:	f043 0220 	orr.w	r2, r3, #32
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80076c4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	37d8      	adds	r7, #216	@ 0xd8
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	80080000 	.word	0x80080000
 80076d4:	42028300 	.word	0x42028300
 80076d8:	c3210000 	.word	0xc3210000
 80076dc:	42028000 	.word	0x42028000
 80076e0:	20000000 	.word	0x20000000
 80076e4:	053e2d63 	.word	0x053e2d63
 80076e8:	43290000 	.word	0x43290000
 80076ec:	42028100 	.word	0x42028100
 80076f0:	c7520000 	.word	0xc7520000
 80076f4:	475a0000 	.word	0x475a0000

080076f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007700:	2300      	movs	r3, #0
 8007702:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4618      	mov	r0, r3
 800770a:	f7ff f8a3 	bl	8006854 <LL_ADC_IsEnabled>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d166      	bne.n	80077e2 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689a      	ldr	r2, [r3, #8]
 800771a:	4b34      	ldr	r3, [pc, #208]	@ (80077ec <ADC_Enable+0xf4>)
 800771c:	4013      	ands	r3, r2
 800771e:	2b00      	cmp	r3, #0
 8007720:	d00d      	beq.n	800773e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007726:	f043 0210 	orr.w	r2, r3, #16
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007732:	f043 0201 	orr.w	r2, r3, #1
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e052      	b.n	80077e4 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4618      	mov	r0, r3
 8007744:	f7ff f872 	bl	800682c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007748:	4829      	ldr	r0, [pc, #164]	@ (80077f0 <ADC_Enable+0xf8>)
 800774a:	f7fe fea5 	bl	8006498 <LL_ADC_GetCommonPathInternalCh>
 800774e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007750:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007754:	2b00      	cmp	r3, #0
 8007756:	d010      	beq.n	800777a <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007758:	4b26      	ldr	r3, [pc, #152]	@ (80077f4 <ADC_Enable+0xfc>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	099b      	lsrs	r3, r3, #6
 800775e:	4a26      	ldr	r2, [pc, #152]	@ (80077f8 <ADC_Enable+0x100>)
 8007760:	fba2 2303 	umull	r2, r3, r2, r3
 8007764:	099b      	lsrs	r3, r3, #6
 8007766:	3301      	adds	r3, #1
 8007768:	005b      	lsls	r3, r3, #1
 800776a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800776c:	e002      	b.n	8007774 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	3b01      	subs	r3, #1
 8007772:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1f9      	bne.n	800776e <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800777a:	f7fe fe37 	bl	80063ec <HAL_GetTick>
 800777e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007780:	e028      	b.n	80077d4 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4618      	mov	r0, r3
 8007788:	f7ff f864 	bl	8006854 <LL_ADC_IsEnabled>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d104      	bne.n	800779c <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4618      	mov	r0, r3
 8007798:	f7ff f848 	bl	800682c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800779c:	f7fe fe26 	bl	80063ec <HAL_GetTick>
 80077a0:	4602      	mov	r2, r0
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	d914      	bls.n	80077d4 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d00d      	beq.n	80077d4 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077bc:	f043 0210 	orr.w	r2, r3, #16
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077c8:	f043 0201 	orr.w	r2, r3, #1
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e007      	b.n	80077e4 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0301 	and.w	r3, r3, #1
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d1cf      	bne.n	8007782 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	8000003f 	.word	0x8000003f
 80077f0:	42028300 	.word	0x42028300
 80077f4:	20000000 	.word	0x20000000
 80077f8:	053e2d63 	.word	0x053e2d63

080077fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f003 0307 	and.w	r3, r3, #7
 800780a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800780c:	4b0c      	ldr	r3, [pc, #48]	@ (8007840 <__NVIC_SetPriorityGrouping+0x44>)
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007818:	4013      	ands	r3, r2
 800781a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007824:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800782c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800782e:	4a04      	ldr	r2, [pc, #16]	@ (8007840 <__NVIC_SetPriorityGrouping+0x44>)
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	60d3      	str	r3, [r2, #12]
}
 8007834:	bf00      	nop
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	e000ed00 	.word	0xe000ed00

08007844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007844:	b480      	push	{r7}
 8007846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007848:	4b04      	ldr	r3, [pc, #16]	@ (800785c <__NVIC_GetPriorityGrouping+0x18>)
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	0a1b      	lsrs	r3, r3, #8
 800784e:	f003 0307 	and.w	r3, r3, #7
}
 8007852:	4618      	mov	r0, r3
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	e000ed00 	.word	0xe000ed00

08007860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	4603      	mov	r3, r0
 8007868:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800786a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800786e:	2b00      	cmp	r3, #0
 8007870:	db0b      	blt.n	800788a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007872:	88fb      	ldrh	r3, [r7, #6]
 8007874:	f003 021f 	and.w	r2, r3, #31
 8007878:	4907      	ldr	r1, [pc, #28]	@ (8007898 <__NVIC_EnableIRQ+0x38>)
 800787a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800787e:	095b      	lsrs	r3, r3, #5
 8007880:	2001      	movs	r0, #1
 8007882:	fa00 f202 	lsl.w	r2, r0, r2
 8007886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800788a:	bf00      	nop
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	e000e100 	.word	0xe000e100

0800789c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	4603      	mov	r3, r0
 80078a4:	6039      	str	r1, [r7, #0]
 80078a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80078a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	db0a      	blt.n	80078c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	490c      	ldr	r1, [pc, #48]	@ (80078e8 <__NVIC_SetPriority+0x4c>)
 80078b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078ba:	0112      	lsls	r2, r2, #4
 80078bc:	b2d2      	uxtb	r2, r2
 80078be:	440b      	add	r3, r1
 80078c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80078c4:	e00a      	b.n	80078dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	b2da      	uxtb	r2, r3
 80078ca:	4908      	ldr	r1, [pc, #32]	@ (80078ec <__NVIC_SetPriority+0x50>)
 80078cc:	88fb      	ldrh	r3, [r7, #6]
 80078ce:	f003 030f 	and.w	r3, r3, #15
 80078d2:	3b04      	subs	r3, #4
 80078d4:	0112      	lsls	r2, r2, #4
 80078d6:	b2d2      	uxtb	r2, r2
 80078d8:	440b      	add	r3, r1
 80078da:	761a      	strb	r2, [r3, #24]
}
 80078dc:	bf00      	nop
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr
 80078e8:	e000e100 	.word	0xe000e100
 80078ec:	e000ed00 	.word	0xe000ed00

080078f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b089      	sub	sp, #36	@ 0x24
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f003 0307 	and.w	r3, r3, #7
 8007902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	f1c3 0307 	rsb	r3, r3, #7
 800790a:	2b04      	cmp	r3, #4
 800790c:	bf28      	it	cs
 800790e:	2304      	movcs	r3, #4
 8007910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	3304      	adds	r3, #4
 8007916:	2b06      	cmp	r3, #6
 8007918:	d902      	bls.n	8007920 <NVIC_EncodePriority+0x30>
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	3b03      	subs	r3, #3
 800791e:	e000      	b.n	8007922 <NVIC_EncodePriority+0x32>
 8007920:	2300      	movs	r3, #0
 8007922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007924:	f04f 32ff 	mov.w	r2, #4294967295
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	fa02 f303 	lsl.w	r3, r2, r3
 800792e:	43da      	mvns	r2, r3
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	401a      	ands	r2, r3
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007938:	f04f 31ff 	mov.w	r1, #4294967295
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	fa01 f303 	lsl.w	r3, r1, r3
 8007942:	43d9      	mvns	r1, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007948:	4313      	orrs	r3, r2
         );
}
 800794a:	4618      	mov	r0, r3
 800794c:	3724      	adds	r7, #36	@ 0x24
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b082      	sub	sp, #8
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7ff ff4c 	bl	80077fc <__NVIC_SetPriorityGrouping>
}
 8007964:	bf00      	nop
 8007966:	3708      	adds	r7, #8
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	4603      	mov	r3, r0
 8007974:	60b9      	str	r1, [r7, #8]
 8007976:	607a      	str	r2, [r7, #4]
 8007978:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800797a:	f7ff ff63 	bl	8007844 <__NVIC_GetPriorityGrouping>
 800797e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	68b9      	ldr	r1, [r7, #8]
 8007984:	6978      	ldr	r0, [r7, #20]
 8007986:	f7ff ffb3 	bl	80078f0 <NVIC_EncodePriority>
 800798a:	4602      	mov	r2, r0
 800798c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007990:	4611      	mov	r1, r2
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff ff82 	bl	800789c <__NVIC_SetPriority>
}
 8007998:	bf00      	nop
 800799a:	3718      	adds	r7, #24
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}

080079a0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	4603      	mov	r3, r0
 80079a8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff ff56 	bl	8007860 <__NVIC_EnableIRQ>
}
 80079b4:	bf00      	nop
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079cc:	d301      	bcc.n	80079d2 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80079ce:	2301      	movs	r3, #1
 80079d0:	e00d      	b.n	80079ee <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80079d2:	4a0a      	ldr	r2, [pc, #40]	@ (80079fc <HAL_SYSTICK_Config+0x40>)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80079da:	4b08      	ldr	r3, [pc, #32]	@ (80079fc <HAL_SYSTICK_Config+0x40>)
 80079dc:	2200      	movs	r2, #0
 80079de:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80079e0:	4b06      	ldr	r3, [pc, #24]	@ (80079fc <HAL_SYSTICK_Config+0x40>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a05      	ldr	r2, [pc, #20]	@ (80079fc <HAL_SYSTICK_Config+0x40>)
 80079e6:	f043 0303 	orr.w	r3, r3, #3
 80079ea:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	370c      	adds	r7, #12
 80079f2:	46bd      	mov	sp, r7
 80079f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f8:	4770      	bx	lr
 80079fa:	bf00      	nop
 80079fc:	e000e010 	.word	0xe000e010

08007a00 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b04      	cmp	r3, #4
 8007a0c:	d844      	bhi.n	8007a98 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8007a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a14 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8007a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a14:	08007a37 	.word	0x08007a37
 8007a18:	08007a55 	.word	0x08007a55
 8007a1c:	08007a77 	.word	0x08007a77
 8007a20:	08007a99 	.word	0x08007a99
 8007a24:	08007a29 	.word	0x08007a29
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007a28:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a2e:	f043 0304 	orr.w	r3, r3, #4
 8007a32:	6013      	str	r3, [r2, #0]
      break;
 8007a34:	e031      	b.n	8007a9a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007a36:	4b1c      	ldr	r3, [pc, #112]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a3c:	f023 0304 	bic.w	r3, r3, #4
 8007a40:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8007a42:	4b1a      	ldr	r3, [pc, #104]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a48:	4a18      	ldr	r2, [pc, #96]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a4a:	f023 030c 	bic.w	r3, r3, #12
 8007a4e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007a52:	e022      	b.n	8007a9a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007a54:	4b14      	ldr	r3, [pc, #80]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a13      	ldr	r2, [pc, #76]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a5a:	f023 0304 	bic.w	r3, r3, #4
 8007a5e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8007a60:	4b12      	ldr	r3, [pc, #72]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a66:	f023 030c 	bic.w	r3, r3, #12
 8007a6a:	4a10      	ldr	r2, [pc, #64]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a6c:	f043 0304 	orr.w	r3, r3, #4
 8007a70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007a74:	e011      	b.n	8007a9a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8007a76:	4b0c      	ldr	r3, [pc, #48]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a0b      	ldr	r2, [pc, #44]	@ (8007aa8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8007a7c:	f023 0304 	bic.w	r3, r3, #4
 8007a80:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8007a82:	4b0a      	ldr	r3, [pc, #40]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a88:	f023 030c 	bic.w	r3, r3, #12
 8007a8c:	4a07      	ldr	r2, [pc, #28]	@ (8007aac <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8007a8e:	f043 0308 	orr.w	r3, r3, #8
 8007a92:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8007a96:	e000      	b.n	8007a9a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8007a98:	bf00      	nop
  }
}
 8007a9a:	bf00      	nop
 8007a9c:	370c      	adds	r7, #12
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	e000e010 	.word	0xe000e010
 8007aac:	44020c00 	.word	0x44020c00

08007ab0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8007ab6:	4b17      	ldr	r3, [pc, #92]	@ (8007b14 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f003 0304 	and.w	r3, r3, #4
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d002      	beq.n	8007ac8 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8007ac2:	2304      	movs	r3, #4
 8007ac4:	607b      	str	r3, [r7, #4]
 8007ac6:	e01e      	b.n	8007b06 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8007ac8:	4b13      	ldr	r3, [pc, #76]	@ (8007b18 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8007aca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ace:	f003 030c 	and.w	r3, r3, #12
 8007ad2:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	d00f      	beq.n	8007afa <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2b08      	cmp	r3, #8
 8007ade:	d80f      	bhi.n	8007b00 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d003      	beq.n	8007aee <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	2b04      	cmp	r3, #4
 8007aea:	d003      	beq.n	8007af4 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8007aec:	e008      	b.n	8007b00 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8007aee:	2300      	movs	r3, #0
 8007af0:	607b      	str	r3, [r7, #4]
        break;
 8007af2:	e008      	b.n	8007b06 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8007af4:	2301      	movs	r3, #1
 8007af6:	607b      	str	r3, [r7, #4]
        break;
 8007af8:	e005      	b.n	8007b06 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8007afa:	2302      	movs	r3, #2
 8007afc:	607b      	str	r3, [r7, #4]
        break;
 8007afe:	e002      	b.n	8007b06 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8007b00:	2300      	movs	r3, #0
 8007b02:	607b      	str	r3, [r7, #4]
        break;
 8007b04:	bf00      	nop
    }
  }
  return systick_source;
 8007b06:	687b      	ldr	r3, [r7, #4]
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	e000e010 	.word	0xe000e010
 8007b18:	44020c00 	.word	0x44020c00

08007b1c <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8007b24:	f7fe fc62 	bl	80063ec <HAL_GetTick>
 8007b28:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d101      	bne.n	8007b34 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e0f0      	b.n	8007d16 <HAL_DMA_Init+0x1fa>
  if (hdma->Init.Mode == DMA_PFCTRL)
  {
    assert_param(IS_DMA_PFREQ_INSTANCE(hdma->Instance));
  }
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a79      	ldr	r2, [pc, #484]	@ (8007d20 <HAL_DMA_Init+0x204>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	f000 809f 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a77      	ldr	r2, [pc, #476]	@ (8007d24 <HAL_DMA_Init+0x208>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	f000 8099 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a75      	ldr	r2, [pc, #468]	@ (8007d28 <HAL_DMA_Init+0x20c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	f000 8093 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a73      	ldr	r2, [pc, #460]	@ (8007d2c <HAL_DMA_Init+0x210>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	f000 808d 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a71      	ldr	r2, [pc, #452]	@ (8007d30 <HAL_DMA_Init+0x214>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	f000 8087 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a6f      	ldr	r2, [pc, #444]	@ (8007d34 <HAL_DMA_Init+0x218>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	f000 8081 	beq.w	8007c7e <HAL_DMA_Init+0x162>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a6d      	ldr	r2, [pc, #436]	@ (8007d38 <HAL_DMA_Init+0x21c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d07b      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a6c      	ldr	r2, [pc, #432]	@ (8007d3c <HAL_DMA_Init+0x220>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d076      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a6a      	ldr	r2, [pc, #424]	@ (8007d40 <HAL_DMA_Init+0x224>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d071      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a69      	ldr	r2, [pc, #420]	@ (8007d44 <HAL_DMA_Init+0x228>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d06c      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a67      	ldr	r2, [pc, #412]	@ (8007d48 <HAL_DMA_Init+0x22c>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d067      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a66      	ldr	r2, [pc, #408]	@ (8007d4c <HAL_DMA_Init+0x230>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d062      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a64      	ldr	r2, [pc, #400]	@ (8007d50 <HAL_DMA_Init+0x234>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d05d      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a63      	ldr	r2, [pc, #396]	@ (8007d54 <HAL_DMA_Init+0x238>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d058      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a61      	ldr	r2, [pc, #388]	@ (8007d58 <HAL_DMA_Init+0x23c>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d053      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a60      	ldr	r2, [pc, #384]	@ (8007d5c <HAL_DMA_Init+0x240>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d04e      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4a5e      	ldr	r2, [pc, #376]	@ (8007d60 <HAL_DMA_Init+0x244>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d049      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a5d      	ldr	r2, [pc, #372]	@ (8007d64 <HAL_DMA_Init+0x248>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d044      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a5b      	ldr	r2, [pc, #364]	@ (8007d68 <HAL_DMA_Init+0x24c>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d03f      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a5a      	ldr	r2, [pc, #360]	@ (8007d6c <HAL_DMA_Init+0x250>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d03a      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a58      	ldr	r2, [pc, #352]	@ (8007d70 <HAL_DMA_Init+0x254>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d035      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a57      	ldr	r2, [pc, #348]	@ (8007d74 <HAL_DMA_Init+0x258>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d030      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a55      	ldr	r2, [pc, #340]	@ (8007d78 <HAL_DMA_Init+0x25c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d02b      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a54      	ldr	r2, [pc, #336]	@ (8007d7c <HAL_DMA_Init+0x260>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d026      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a52      	ldr	r2, [pc, #328]	@ (8007d80 <HAL_DMA_Init+0x264>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d021      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a51      	ldr	r2, [pc, #324]	@ (8007d84 <HAL_DMA_Init+0x268>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d01c      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a4f      	ldr	r2, [pc, #316]	@ (8007d88 <HAL_DMA_Init+0x26c>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d017      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a4e      	ldr	r2, [pc, #312]	@ (8007d8c <HAL_DMA_Init+0x270>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d012      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a4c      	ldr	r2, [pc, #304]	@ (8007d90 <HAL_DMA_Init+0x274>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d00d      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a4b      	ldr	r2, [pc, #300]	@ (8007d94 <HAL_DMA_Init+0x278>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d008      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a49      	ldr	r2, [pc, #292]	@ (8007d98 <HAL_DMA_Init+0x27c>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d003      	beq.n	8007c7e <HAL_DMA_Init+0x162>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a48      	ldr	r2, [pc, #288]	@ (8007d9c <HAL_DMA_Init+0x280>)
 8007c7c:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the callbacks */
  if (hdma->State == HAL_DMA_STATE_RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10e      	bne.n	8007cb0 <HAL_DMA_Init+0x194>
  {
    /* Clean all callbacks */
    hdma->XferCpltCallback     = NULL;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->XferHalfCpltCallback = NULL;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->XferErrorCallback    = NULL;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	669a      	str	r2, [r3, #104]	@ 0x68
    hdma->XferAbortCallback    = NULL;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->XferSuspendCallback  = NULL;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	671a      	str	r2, [r3, #112]	@ 0x70
  }

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2202      	movs	r2, #2
 8007cb4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	695a      	ldr	r2, [r3, #20]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f042 0206 	orr.w	r2, r2, #6
 8007cc6:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007cc8:	e00f      	b.n	8007cea <HAL_DMA_Init+0x1ce>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8007cca:	f7fe fb8f 	bl	80063ec <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	2b05      	cmp	r3, #5
 8007cd6:	d908      	bls.n	8007cea <HAL_DMA_Init+0x1ce>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2210      	movs	r2, #16
 8007cdc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2203      	movs	r2, #3
 8007ce2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e015      	b.n	8007d16 <HAL_DMA_Init+0x1fa>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e8      	bne.n	8007cca <HAL_DMA_Init+0x1ae>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f909 	bl	8007f10 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	40020050 	.word	0x40020050
 8007d24:	50020050 	.word	0x50020050
 8007d28:	400200d0 	.word	0x400200d0
 8007d2c:	500200d0 	.word	0x500200d0
 8007d30:	40020150 	.word	0x40020150
 8007d34:	50020150 	.word	0x50020150
 8007d38:	400201d0 	.word	0x400201d0
 8007d3c:	500201d0 	.word	0x500201d0
 8007d40:	40020250 	.word	0x40020250
 8007d44:	50020250 	.word	0x50020250
 8007d48:	400202d0 	.word	0x400202d0
 8007d4c:	500202d0 	.word	0x500202d0
 8007d50:	40020350 	.word	0x40020350
 8007d54:	50020350 	.word	0x50020350
 8007d58:	400203d0 	.word	0x400203d0
 8007d5c:	500203d0 	.word	0x500203d0
 8007d60:	40021050 	.word	0x40021050
 8007d64:	50021050 	.word	0x50021050
 8007d68:	400210d0 	.word	0x400210d0
 8007d6c:	500210d0 	.word	0x500210d0
 8007d70:	40021150 	.word	0x40021150
 8007d74:	50021150 	.word	0x50021150
 8007d78:	400211d0 	.word	0x400211d0
 8007d7c:	500211d0 	.word	0x500211d0
 8007d80:	40021250 	.word	0x40021250
 8007d84:	50021250 	.word	0x50021250
 8007d88:	400212d0 	.word	0x400212d0
 8007d8c:	500212d0 	.word	0x500212d0
 8007d90:	40021350 	.word	0x40021350
 8007d94:	50021350 	.word	0x50021350
 8007d98:	400213d0 	.word	0x400213d0
 8007d9c:	500213d0 	.word	0x500213d0

08007da0 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8007da8:	f7fe fb20 	bl	80063ec <HAL_GetTick>
 8007dac:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d101      	bne.n	8007db8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	e06b      	b.n	8007e90 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d008      	beq.n	8007dd6 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2220      	movs	r2, #32
 8007dc8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	e05c      	b.n	8007e90 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	695a      	ldr	r2, [r3, #20]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f042 0204 	orr.w	r2, r2, #4
 8007de4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2205      	movs	r2, #5
 8007dea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8007dee:	e020      	b.n	8007e32 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8007df0:	f7fe fafc 	bl	80063ec <HAL_GetTick>
 8007df4:	4602      	mov	r2, r0
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	2b05      	cmp	r3, #5
 8007dfc:	d919      	bls.n	8007e32 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e02:	f043 0210 	orr.w	r2, r3, #16
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2203      	movs	r2, #3
 8007e0e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e22:	2201      	movs	r2, #1
 8007e24:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e02e      	b.n	8007e90 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d0d7      	beq.n	8007df0 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	695a      	ldr	r2, [r3, #20]
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f042 0202 	orr.w	r2, r2, #2
 8007e4e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2204      	movs	r2, #4
 8007e54:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8007e60:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2201      	movs	r2, #1
 8007e66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d007      	beq.n	8007e86 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2200      	movs	r2, #0
 8007e84:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d101      	bne.n	8007eac <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e02b      	b.n	8007f04 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007eb4:	f023 030f 	bic.w	r3, r3, #15
 8007eb8:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ec2:	3b50      	subs	r3, #80	@ 0x50
 8007ec4:	09db      	lsrs	r3, r3, #7
 8007ec6:	f003 031f 	and.w	r3, r3, #31
 8007eca:	2201      	movs	r2, #1
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	f003 0310 	and.w	r3, r3, #16
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d012      	beq.n	8007f02 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	f003 0311 	and.w	r3, r3, #17
 8007ee2:	2b11      	cmp	r3, #17
 8007ee4:	d106      	bne.n	8007ef4 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	685a      	ldr	r2, [r3, #4]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	431a      	orrs	r2, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	605a      	str	r2, [r3, #4]
 8007ef2:	e006      	b.n	8007f02 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	685a      	ldr	r2, [r3, #4]
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	43db      	mvns	r3, r3
 8007efc:	401a      	ands	r2, r3
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8007f02:	2300      	movs	r3, #0
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3714      	adds	r7, #20
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a1b      	ldr	r3, [r3, #32]
 8007f1c:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	695a      	ldr	r2, [r3, #20]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	431a      	orrs	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	431a      	orrs	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a53      	ldr	r2, [pc, #332]	@ (800809c <DMA_Init+0x18c>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	f000 80a0 	beq.w	8008096 <DMA_Init+0x186>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a51      	ldr	r2, [pc, #324]	@ (80080a0 <DMA_Init+0x190>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	f000 809a 	beq.w	8008096 <DMA_Init+0x186>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a4f      	ldr	r2, [pc, #316]	@ (80080a4 <DMA_Init+0x194>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	f000 8094 	beq.w	8008096 <DMA_Init+0x186>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a4d      	ldr	r2, [pc, #308]	@ (80080a8 <DMA_Init+0x198>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	f000 808e 	beq.w	8008096 <DMA_Init+0x186>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a4b      	ldr	r2, [pc, #300]	@ (80080ac <DMA_Init+0x19c>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	f000 8088 	beq.w	8008096 <DMA_Init+0x186>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a49      	ldr	r2, [pc, #292]	@ (80080b0 <DMA_Init+0x1a0>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	f000 8082 	beq.w	8008096 <DMA_Init+0x186>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a47      	ldr	r2, [pc, #284]	@ (80080b4 <DMA_Init+0x1a4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d07c      	beq.n	8008096 <DMA_Init+0x186>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a45      	ldr	r2, [pc, #276]	@ (80080b8 <DMA_Init+0x1a8>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d077      	beq.n	8008096 <DMA_Init+0x186>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	4a44      	ldr	r2, [pc, #272]	@ (80080bc <DMA_Init+0x1ac>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d072      	beq.n	8008096 <DMA_Init+0x186>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4a42      	ldr	r2, [pc, #264]	@ (80080c0 <DMA_Init+0x1b0>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d06d      	beq.n	8008096 <DMA_Init+0x186>
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a41      	ldr	r2, [pc, #260]	@ (80080c4 <DMA_Init+0x1b4>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d068      	beq.n	8008096 <DMA_Init+0x186>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a3f      	ldr	r2, [pc, #252]	@ (80080c8 <DMA_Init+0x1b8>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d063      	beq.n	8008096 <DMA_Init+0x186>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a3e      	ldr	r2, [pc, #248]	@ (80080cc <DMA_Init+0x1bc>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d05e      	beq.n	8008096 <DMA_Init+0x186>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a3c      	ldr	r2, [pc, #240]	@ (80080d0 <DMA_Init+0x1c0>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d059      	beq.n	8008096 <DMA_Init+0x186>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a3b      	ldr	r2, [pc, #236]	@ (80080d4 <DMA_Init+0x1c4>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d054      	beq.n	8008096 <DMA_Init+0x186>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a39      	ldr	r2, [pc, #228]	@ (80080d8 <DMA_Init+0x1c8>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d04f      	beq.n	8008096 <DMA_Init+0x186>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a38      	ldr	r2, [pc, #224]	@ (80080dc <DMA_Init+0x1cc>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d04a      	beq.n	8008096 <DMA_Init+0x186>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a36      	ldr	r2, [pc, #216]	@ (80080e0 <DMA_Init+0x1d0>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d045      	beq.n	8008096 <DMA_Init+0x186>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a35      	ldr	r2, [pc, #212]	@ (80080e4 <DMA_Init+0x1d4>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d040      	beq.n	8008096 <DMA_Init+0x186>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a33      	ldr	r2, [pc, #204]	@ (80080e8 <DMA_Init+0x1d8>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d03b      	beq.n	8008096 <DMA_Init+0x186>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a32      	ldr	r2, [pc, #200]	@ (80080ec <DMA_Init+0x1dc>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d036      	beq.n	8008096 <DMA_Init+0x186>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a30      	ldr	r2, [pc, #192]	@ (80080f0 <DMA_Init+0x1e0>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d031      	beq.n	8008096 <DMA_Init+0x186>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a2f      	ldr	r2, [pc, #188]	@ (80080f4 <DMA_Init+0x1e4>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d02c      	beq.n	8008096 <DMA_Init+0x186>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a2d      	ldr	r2, [pc, #180]	@ (80080f8 <DMA_Init+0x1e8>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d027      	beq.n	8008096 <DMA_Init+0x186>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a2c      	ldr	r2, [pc, #176]	@ (80080fc <DMA_Init+0x1ec>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d022      	beq.n	8008096 <DMA_Init+0x186>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a2a      	ldr	r2, [pc, #168]	@ (8008100 <DMA_Init+0x1f0>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d01d      	beq.n	8008096 <DMA_Init+0x186>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a29      	ldr	r2, [pc, #164]	@ (8008104 <DMA_Init+0x1f4>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d018      	beq.n	8008096 <DMA_Init+0x186>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a27      	ldr	r2, [pc, #156]	@ (8008108 <DMA_Init+0x1f8>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d013      	beq.n	8008096 <DMA_Init+0x186>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a26      	ldr	r2, [pc, #152]	@ (800810c <DMA_Init+0x1fc>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d00e      	beq.n	8008096 <DMA_Init+0x186>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a24      	ldr	r2, [pc, #144]	@ (8008110 <DMA_Init+0x200>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d009      	beq.n	8008096 <DMA_Init+0x186>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a23      	ldr	r2, [pc, #140]	@ (8008114 <DMA_Init+0x204>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d004      	beq.n	8008096 <DMA_Init+0x186>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a21      	ldr	r2, [pc, #132]	@ (8008118 <DMA_Init+0x208>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d142      	bne.n	800811c <DMA_Init+0x20c>
 8008096:	2301      	movs	r3, #1
 8008098:	e041      	b.n	800811e <DMA_Init+0x20e>
 800809a:	bf00      	nop
 800809c:	40020050 	.word	0x40020050
 80080a0:	50020050 	.word	0x50020050
 80080a4:	400200d0 	.word	0x400200d0
 80080a8:	500200d0 	.word	0x500200d0
 80080ac:	40020150 	.word	0x40020150
 80080b0:	50020150 	.word	0x50020150
 80080b4:	400201d0 	.word	0x400201d0
 80080b8:	500201d0 	.word	0x500201d0
 80080bc:	40020250 	.word	0x40020250
 80080c0:	50020250 	.word	0x50020250
 80080c4:	400202d0 	.word	0x400202d0
 80080c8:	500202d0 	.word	0x500202d0
 80080cc:	40020350 	.word	0x40020350
 80080d0:	50020350 	.word	0x50020350
 80080d4:	400203d0 	.word	0x400203d0
 80080d8:	500203d0 	.word	0x500203d0
 80080dc:	40021050 	.word	0x40021050
 80080e0:	50021050 	.word	0x50021050
 80080e4:	400210d0 	.word	0x400210d0
 80080e8:	500210d0 	.word	0x500210d0
 80080ec:	40021150 	.word	0x40021150
 80080f0:	50021150 	.word	0x50021150
 80080f4:	400211d0 	.word	0x400211d0
 80080f8:	500211d0 	.word	0x500211d0
 80080fc:	40021250 	.word	0x40021250
 8008100:	50021250 	.word	0x50021250
 8008104:	400212d0 	.word	0x400212d0
 8008108:	500212d0 	.word	0x500212d0
 800810c:	40021350 	.word	0x40021350
 8008110:	50021350 	.word	0x50021350
 8008114:	400213d0 	.word	0x400213d0
 8008118:	500213d0 	.word	0x500213d0
 800811c:	2300      	movs	r3, #0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d012      	beq.n	8008148 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812a:	3b01      	subs	r3, #1
 800812c:	051b      	lsls	r3, r3, #20
 800812e:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8008132:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008138:	3b01      	subs	r3, #1
 800813a:	011b      	lsls	r3, r3, #4
 800813c:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8008140:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	4313      	orrs	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
#if defined (DMA_CTR1_SSEC)
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814e:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	430a      	orrs	r2, r1
 800815a:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  WRITE_REG(hdma->Instance->CTR1, tmpreg);
#endif /* DMA_CTR1_SSEC */

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	b2db      	uxtb	r3, r3
 8008166:	431a      	orrs	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800816c:	4313      	orrs	r3, r2
 800816e:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008178:	f040 80b0 	bne.w	80082dc <DMA_Init+0x3cc>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a84      	ldr	r2, [pc, #528]	@ (8008394 <DMA_Init+0x484>)
 8008182:	4293      	cmp	r3, r2
 8008184:	f000 80a0 	beq.w	80082c8 <DMA_Init+0x3b8>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a82      	ldr	r2, [pc, #520]	@ (8008398 <DMA_Init+0x488>)
 800818e:	4293      	cmp	r3, r2
 8008190:	f000 809a 	beq.w	80082c8 <DMA_Init+0x3b8>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a80      	ldr	r2, [pc, #512]	@ (800839c <DMA_Init+0x48c>)
 800819a:	4293      	cmp	r3, r2
 800819c:	f000 8094 	beq.w	80082c8 <DMA_Init+0x3b8>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a7e      	ldr	r2, [pc, #504]	@ (80083a0 <DMA_Init+0x490>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	f000 808e 	beq.w	80082c8 <DMA_Init+0x3b8>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a7c      	ldr	r2, [pc, #496]	@ (80083a4 <DMA_Init+0x494>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	f000 8088 	beq.w	80082c8 <DMA_Init+0x3b8>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a7a      	ldr	r2, [pc, #488]	@ (80083a8 <DMA_Init+0x498>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	f000 8082 	beq.w	80082c8 <DMA_Init+0x3b8>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a78      	ldr	r2, [pc, #480]	@ (80083ac <DMA_Init+0x49c>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d07c      	beq.n	80082c8 <DMA_Init+0x3b8>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a77      	ldr	r2, [pc, #476]	@ (80083b0 <DMA_Init+0x4a0>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d077      	beq.n	80082c8 <DMA_Init+0x3b8>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a75      	ldr	r2, [pc, #468]	@ (80083b4 <DMA_Init+0x4a4>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d072      	beq.n	80082c8 <DMA_Init+0x3b8>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a74      	ldr	r2, [pc, #464]	@ (80083b8 <DMA_Init+0x4a8>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d06d      	beq.n	80082c8 <DMA_Init+0x3b8>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a72      	ldr	r2, [pc, #456]	@ (80083bc <DMA_Init+0x4ac>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d068      	beq.n	80082c8 <DMA_Init+0x3b8>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a71      	ldr	r2, [pc, #452]	@ (80083c0 <DMA_Init+0x4b0>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d063      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a6f      	ldr	r2, [pc, #444]	@ (80083c4 <DMA_Init+0x4b4>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d05e      	beq.n	80082c8 <DMA_Init+0x3b8>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a6e      	ldr	r2, [pc, #440]	@ (80083c8 <DMA_Init+0x4b8>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d059      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a6c      	ldr	r2, [pc, #432]	@ (80083cc <DMA_Init+0x4bc>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d054      	beq.n	80082c8 <DMA_Init+0x3b8>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a6b      	ldr	r2, [pc, #428]	@ (80083d0 <DMA_Init+0x4c0>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d04f      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a69      	ldr	r2, [pc, #420]	@ (80083d4 <DMA_Init+0x4c4>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d04a      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a68      	ldr	r2, [pc, #416]	@ (80083d8 <DMA_Init+0x4c8>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d045      	beq.n	80082c8 <DMA_Init+0x3b8>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a66      	ldr	r2, [pc, #408]	@ (80083dc <DMA_Init+0x4cc>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d040      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a65      	ldr	r2, [pc, #404]	@ (80083e0 <DMA_Init+0x4d0>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d03b      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a63      	ldr	r2, [pc, #396]	@ (80083e4 <DMA_Init+0x4d4>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d036      	beq.n	80082c8 <DMA_Init+0x3b8>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a62      	ldr	r2, [pc, #392]	@ (80083e8 <DMA_Init+0x4d8>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d031      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a60      	ldr	r2, [pc, #384]	@ (80083ec <DMA_Init+0x4dc>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d02c      	beq.n	80082c8 <DMA_Init+0x3b8>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a5f      	ldr	r2, [pc, #380]	@ (80083f0 <DMA_Init+0x4e0>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d027      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a5d      	ldr	r2, [pc, #372]	@ (80083f4 <DMA_Init+0x4e4>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d022      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a5c      	ldr	r2, [pc, #368]	@ (80083f8 <DMA_Init+0x4e8>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d01d      	beq.n	80082c8 <DMA_Init+0x3b8>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a5a      	ldr	r2, [pc, #360]	@ (80083fc <DMA_Init+0x4ec>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d018      	beq.n	80082c8 <DMA_Init+0x3b8>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a59      	ldr	r2, [pc, #356]	@ (8008400 <DMA_Init+0x4f0>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d013      	beq.n	80082c8 <DMA_Init+0x3b8>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a57      	ldr	r2, [pc, #348]	@ (8008404 <DMA_Init+0x4f4>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d00e      	beq.n	80082c8 <DMA_Init+0x3b8>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a56      	ldr	r2, [pc, #344]	@ (8008408 <DMA_Init+0x4f8>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d009      	beq.n	80082c8 <DMA_Init+0x3b8>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a54      	ldr	r2, [pc, #336]	@ (800840c <DMA_Init+0x4fc>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d004      	beq.n	80082c8 <DMA_Init+0x3b8>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a53      	ldr	r2, [pc, #332]	@ (8008410 <DMA_Init+0x500>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d101      	bne.n	80082cc <DMA_Init+0x3bc>
 80082c8:	2301      	movs	r3, #1
 80082ca:	e000      	b.n	80082ce <DMA_Init+0x3be>
 80082cc:	2300      	movs	r3, #0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00d      	beq.n	80082ee <DMA_Init+0x3de>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80082d8:	60fb      	str	r3, [r7, #12]
 80082da:	e008      	b.n	80082ee <DMA_Init+0x3de>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e4:	d103      	bne.n	80082ee <DMA_Init+0x3de>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80082ec:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Set DMA channel operation mode */
  tmpreg |= hdma->Init.Mode;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80082fe:	4b45      	ldr	r3, [pc, #276]	@ (8008414 <DMA_Init+0x504>)
 8008300:	4013      	ands	r3, r2
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	6812      	ldr	r2, [r2, #0]
 8008306:	68f9      	ldr	r1, [r7, #12]
 8008308:	430b      	orrs	r3, r1
 800830a:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_PFREQ | DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   |
                                    DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2200      	movs	r2, #0
 8008312:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a2a      	ldr	r2, [pc, #168]	@ (80083c4 <DMA_Init+0x4b4>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d022      	beq.n	8008364 <DMA_Init+0x454>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a29      	ldr	r2, [pc, #164]	@ (80083c8 <DMA_Init+0x4b8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d01d      	beq.n	8008364 <DMA_Init+0x454>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a27      	ldr	r2, [pc, #156]	@ (80083cc <DMA_Init+0x4bc>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d018      	beq.n	8008364 <DMA_Init+0x454>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a26      	ldr	r2, [pc, #152]	@ (80083d0 <DMA_Init+0x4c0>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d013      	beq.n	8008364 <DMA_Init+0x454>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a30      	ldr	r2, [pc, #192]	@ (8008404 <DMA_Init+0x4f4>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00e      	beq.n	8008364 <DMA_Init+0x454>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a2f      	ldr	r2, [pc, #188]	@ (8008408 <DMA_Init+0x4f8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d009      	beq.n	8008364 <DMA_Init+0x454>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a2d      	ldr	r2, [pc, #180]	@ (800840c <DMA_Init+0x4fc>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d004      	beq.n	8008364 <DMA_Init+0x454>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a2c      	ldr	r2, [pc, #176]	@ (8008410 <DMA_Init+0x500>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d101      	bne.n	8008368 <DMA_Init+0x458>
 8008364:	2301      	movs	r3, #1
 8008366:	e000      	b.n	800836a <DMA_Init+0x45a>
 8008368:	2300      	movs	r3, #0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <DMA_Init+0x46e>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2200      	movs	r2, #0
 8008374:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2200      	movs	r2, #0
 800837c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2200      	movs	r2, #0
 8008384:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008386:	bf00      	nop
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40020050 	.word	0x40020050
 8008398:	50020050 	.word	0x50020050
 800839c:	400200d0 	.word	0x400200d0
 80083a0:	500200d0 	.word	0x500200d0
 80083a4:	40020150 	.word	0x40020150
 80083a8:	50020150 	.word	0x50020150
 80083ac:	400201d0 	.word	0x400201d0
 80083b0:	500201d0 	.word	0x500201d0
 80083b4:	40020250 	.word	0x40020250
 80083b8:	50020250 	.word	0x50020250
 80083bc:	400202d0 	.word	0x400202d0
 80083c0:	500202d0 	.word	0x500202d0
 80083c4:	40020350 	.word	0x40020350
 80083c8:	50020350 	.word	0x50020350
 80083cc:	400203d0 	.word	0x400203d0
 80083d0:	500203d0 	.word	0x500203d0
 80083d4:	40021050 	.word	0x40021050
 80083d8:	50021050 	.word	0x50021050
 80083dc:	400210d0 	.word	0x400210d0
 80083e0:	500210d0 	.word	0x500210d0
 80083e4:	40021150 	.word	0x40021150
 80083e8:	50021150 	.word	0x50021150
 80083ec:	400211d0 	.word	0x400211d0
 80083f0:	500211d0 	.word	0x500211d0
 80083f4:	40021250 	.word	0x40021250
 80083f8:	50021250 	.word	0x50021250
 80083fc:	400212d0 	.word	0x400212d0
 8008400:	500212d0 	.word	0x500212d0
 8008404:	40021350 	.word	0x40021350
 8008408:	50021350 	.word	0x50021350
 800840c:	400213d0 	.word	0x400213d0
 8008410:	500213d0 	.word	0x500213d0
 8008414:	3cc02100 	.word	0x3cc02100

08008418 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8008418:	b480      	push	{r7}
 800841a:	b087      	sub	sp, #28
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	460b      	mov	r3, r1
 8008422:	607a      	str	r2, [r7, #4]
 8008424:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008426:	2300      	movs	r3, #0
 8008428:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800842a:	7afb      	ldrb	r3, [r7, #11]
 800842c:	2b02      	cmp	r3, #2
 800842e:	d011      	beq.n	8008454 <HAL_EXTI_RegisterCallback+0x3c>
 8008430:	2b02      	cmp	r3, #2
 8008432:	dc13      	bgt.n	800845c <HAL_EXTI_RegisterCallback+0x44>
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <HAL_EXTI_RegisterCallback+0x26>
 8008438:	2b01      	cmp	r3, #1
 800843a:	d007      	beq.n	800844c <HAL_EXTI_RegisterCallback+0x34>
 800843c:	e00e      	b.n	800845c <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	609a      	str	r2, [r3, #8]
      break;
 800844a:	e00a      	b.n	8008462 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	605a      	str	r2, [r3, #4]
      break;
 8008452:	e006      	b.n	8008462 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	687a      	ldr	r2, [r7, #4]
 8008458:	609a      	str	r2, [r3, #8]
      break;
 800845a:	e002      	b.n	8008462 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	75fb      	strb	r3, [r7, #23]
      break;
 8008460:	bf00      	nop
  }

  return status;
 8008462:	7dfb      	ldrb	r3, [r7, #23]
}
 8008464:	4618      	mov	r0, r3
 8008466:	371c      	adds	r7, #28
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e003      	b.n	800848c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	683a      	ldr	r2, [r7, #0]
 8008488:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800848a:	2300      	movs	r3, #0
  }
}
 800848c:	4618      	mov	r0, r3
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b086      	sub	sp, #24
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	0c1b      	lsrs	r3, r3, #16
 80084a6:	f003 0301 	and.w	r3, r3, #1
 80084aa:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 031f 	and.w	r3, r3, #31
 80084b4:	2201      	movs	r2, #1
 80084b6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ba:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	4b17      	ldr	r3, [pc, #92]	@ (8008520 <HAL_EXTI_IRQHandler+0x88>)
 80084c2:	4413      	add	r3, r2
 80084c4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	4013      	ands	r3, r2
 80084ce:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d009      	beq.n	80084ea <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	693a      	ldr	r2, [r7, #16]
 80084da:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d002      	beq.n	80084ea <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008524 <HAL_EXTI_IRQHandler+0x8c>)
 80084f0:	4413      	add	r3, r2
 80084f2:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4013      	ands	r3, r2
 80084fc:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d009      	beq.n	8008518 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	693a      	ldr	r2, [r7, #16]
 8008508:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d002      	beq.n	8008518 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	4798      	blx	r3
    }
  }
}
 8008518:	bf00      	nop
 800851a:	3718      	adds	r7, #24
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	4402200c 	.word	0x4402200c
 8008524:	44022010 	.word	0x44022010

08008528 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8008532:	2300      	movs	r3, #0
 8008534:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8008536:	e142      	b.n	80087be <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	2101      	movs	r1, #1
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	fa01 f303 	lsl.w	r3, r1, r3
 8008544:	4013      	ands	r3, r2
 8008546:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 8134 	beq.w	80087b8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	2b02      	cmp	r3, #2
 8008556:	d003      	beq.n	8008560 <HAL_GPIO_Init+0x38>
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	2b12      	cmp	r3, #18
 800855e:	d125      	bne.n	80085ac <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	08da      	lsrs	r2, r3, #3
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	3208      	adds	r2, #8
 8008568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	f003 0307 	and.w	r3, r3, #7
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	220f      	movs	r2, #15
 8008578:	fa02 f303 	lsl.w	r3, r2, r3
 800857c:	43db      	mvns	r3, r3
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	4013      	ands	r3, r2
 8008582:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	f003 020f 	and.w	r2, r3, #15
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f003 0307 	and.w	r3, r3, #7
 8008592:	009b      	lsls	r3, r3, #2
 8008594:	fa02 f303 	lsl.w	r3, r2, r3
 8008598:	697a      	ldr	r2, [r7, #20]
 800859a:	4313      	orrs	r3, r2
 800859c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	08da      	lsrs	r2, r3, #3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	3208      	adds	r2, #8
 80085a6:	6979      	ldr	r1, [r7, #20]
 80085a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	2203      	movs	r2, #3
 80085b8:	fa02 f303 	lsl.w	r3, r2, r3
 80085bc:	43db      	mvns	r3, r3
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	4013      	ands	r3, r2
 80085c2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f003 0203 	and.w	r2, r3, #3
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	005b      	lsls	r3, r3, #1
 80085d0:	fa02 f303 	lsl.w	r3, r2, r3
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	685b      	ldr	r3, [r3, #4]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d00b      	beq.n	8008600 <HAL_GPIO_Init+0xd8>
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d007      	beq.n	8008600 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80085f4:	2b11      	cmp	r3, #17
 80085f6:	d003      	beq.n	8008600 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	2b12      	cmp	r3, #18
 80085fe:	d130      	bne.n	8008662 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	005b      	lsls	r3, r3, #1
 800860a:	2203      	movs	r2, #3
 800860c:	fa02 f303 	lsl.w	r3, r2, r3
 8008610:	43db      	mvns	r3, r3
 8008612:	697a      	ldr	r2, [r7, #20]
 8008614:	4013      	ands	r3, r2
 8008616:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68da      	ldr	r2, [r3, #12]
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	005b      	lsls	r3, r3, #1
 8008620:	fa02 f303 	lsl.w	r3, r2, r3
 8008624:	697a      	ldr	r2, [r7, #20]
 8008626:	4313      	orrs	r3, r2
 8008628:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	697a      	ldr	r2, [r7, #20]
 800862e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008636:	2201      	movs	r2, #1
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	fa02 f303 	lsl.w	r3, r2, r3
 800863e:	43db      	mvns	r3, r3
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	4013      	ands	r3, r2
 8008644:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	091b      	lsrs	r3, r3, #4
 800864c:	f003 0201 	and.w	r2, r3, #1
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	fa02 f303 	lsl.w	r3, r2, r3
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f003 0303 	and.w	r3, r3, #3
 800866a:	2b03      	cmp	r3, #3
 800866c:	d109      	bne.n	8008682 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8008676:	2b03      	cmp	r3, #3
 8008678:	d11b      	bne.n	80086b2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d017      	beq.n	80086b2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	005b      	lsls	r3, r3, #1
 800868c:	2203      	movs	r2, #3
 800868e:	fa02 f303 	lsl.w	r3, r2, r3
 8008692:	43db      	mvns	r3, r3
 8008694:	697a      	ldr	r2, [r7, #20]
 8008696:	4013      	ands	r3, r2
 8008698:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	689a      	ldr	r2, [r3, #8]
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	fa02 f303 	lsl.w	r3, r2, r3
 80086a6:	697a      	ldr	r2, [r7, #20]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d07c      	beq.n	80087b8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80086be:	4a47      	ldr	r2, [pc, #284]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	089b      	lsrs	r3, r3, #2
 80086c4:	3318      	adds	r3, #24
 80086c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086ca:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	f003 0303 	and.w	r3, r3, #3
 80086d2:	00db      	lsls	r3, r3, #3
 80086d4:	220f      	movs	r2, #15
 80086d6:	fa02 f303 	lsl.w	r3, r2, r3
 80086da:	43db      	mvns	r3, r3
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4013      	ands	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	0a9a      	lsrs	r2, r3, #10
 80086e6:	4b3e      	ldr	r3, [pc, #248]	@ (80087e0 <HAL_GPIO_Init+0x2b8>)
 80086e8:	4013      	ands	r3, r2
 80086ea:	693a      	ldr	r2, [r7, #16]
 80086ec:	f002 0203 	and.w	r2, r2, #3
 80086f0:	00d2      	lsls	r2, r2, #3
 80086f2:	4093      	lsls	r3, r2
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80086fa:	4938      	ldr	r1, [pc, #224]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	089b      	lsrs	r3, r3, #2
 8008700:	3318      	adds	r3, #24
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8008708:	4b34      	ldr	r3, [pc, #208]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	43db      	mvns	r3, r3
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	4013      	ands	r3, r2
 8008716:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008720:	2b00      	cmp	r3, #0
 8008722:	d003      	beq.n	800872c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	4313      	orrs	r3, r2
 800872a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800872c:	4a2b      	ldr	r2, [pc, #172]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8008732:	4b2a      	ldr	r3, [pc, #168]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	43db      	mvns	r3, r3
 800873c:	697a      	ldr	r2, [r7, #20]
 800873e:	4013      	ands	r3, r2
 8008740:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d003      	beq.n	8008756 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	4313      	orrs	r3, r2
 8008754:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8008756:	4a21      	ldr	r2, [pc, #132]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800875c:	4b1f      	ldr	r3, [pc, #124]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 800875e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008762:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	43db      	mvns	r3, r3
 8008768:	697a      	ldr	r2, [r7, #20]
 800876a:	4013      	ands	r3, r2
 800876c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008776:	2b00      	cmp	r3, #0
 8008778:	d003      	beq.n	8008782 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800877a:	697a      	ldr	r2, [r7, #20]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	4313      	orrs	r3, r2
 8008780:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8008782:	4a16      	ldr	r2, [pc, #88]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800878a:	4b14      	ldr	r3, [pc, #80]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 800878c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008790:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	43db      	mvns	r3, r3
 8008796:	697a      	ldr	r2, [r7, #20]
 8008798:	4013      	ands	r3, r2
 800879a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d003      	beq.n	80087b0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80087a8:	697a      	ldr	r2, [r7, #20]
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	4313      	orrs	r3, r2
 80087ae:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80087b0:	4a0a      	ldr	r2, [pc, #40]	@ (80087dc <HAL_GPIO_Init+0x2b4>)
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	3301      	adds	r3, #1
 80087bc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	fa22 f303 	lsr.w	r3, r2, r3
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	f47f aeb5 	bne.w	8008538 <HAL_GPIO_Init+0x10>
  }
}
 80087ce:	bf00      	nop
 80087d0:	bf00      	nop
 80087d2:	371c      	adds	r7, #28
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr
 80087dc:	44022000 	.word	0x44022000
 80087e0:	002f7f7f 	.word	0x002f7f7f

080087e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b087      	sub	sp, #28
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80087ee:	2300      	movs	r3, #0
 80087f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80087f2:	e0a0      	b.n	8008936 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80087f4:	2201      	movs	r2, #1
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	fa02 f303 	lsl.w	r3, r2, r3
 80087fc:	683a      	ldr	r2, [r7, #0]
 80087fe:	4013      	ands	r3, r2
 8008800:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	f000 8093 	beq.w	8008930 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 800880a:	4a52      	ldr	r2, [pc, #328]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	089b      	lsrs	r3, r3, #2
 8008810:	3318      	adds	r3, #24
 8008812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008816:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	f003 0303 	and.w	r3, r3, #3
 800881e:	00db      	lsls	r3, r3, #3
 8008820:	220f      	movs	r2, #15
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	4013      	ands	r3, r2
 800882a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	0a9a      	lsrs	r2, r3, #10
 8008830:	4b49      	ldr	r3, [pc, #292]	@ (8008958 <HAL_GPIO_DeInit+0x174>)
 8008832:	4013      	ands	r3, r2
 8008834:	697a      	ldr	r2, [r7, #20]
 8008836:	f002 0203 	and.w	r2, r2, #3
 800883a:	00d2      	lsls	r2, r2, #3
 800883c:	4093      	lsls	r3, r2
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	429a      	cmp	r2, r3
 8008842:	d136      	bne.n	80088b2 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008844:	4b43      	ldr	r3, [pc, #268]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008846:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	43db      	mvns	r3, r3
 800884e:	4941      	ldr	r1, [pc, #260]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008850:	4013      	ands	r3, r2
 8008852:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8008856:	4b3f      	ldr	r3, [pc, #252]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008858:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	43db      	mvns	r3, r3
 8008860:	493c      	ldr	r1, [pc, #240]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008862:	4013      	ands	r3, r2
 8008864:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008868:	4b3a      	ldr	r3, [pc, #232]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	43db      	mvns	r3, r3
 8008870:	4938      	ldr	r1, [pc, #224]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008872:	4013      	ands	r3, r2
 8008874:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8008876:	4b37      	ldr	r3, [pc, #220]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008878:	685a      	ldr	r2, [r3, #4]
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	43db      	mvns	r3, r3
 800887e:	4935      	ldr	r1, [pc, #212]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008880:	4013      	ands	r3, r2
 8008882:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	f003 0303 	and.w	r3, r3, #3
 800888a:	00db      	lsls	r3, r3, #3
 800888c:	220f      	movs	r2, #15
 800888e:	fa02 f303 	lsl.w	r3, r2, r3
 8008892:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8008894:	4a2f      	ldr	r2, [pc, #188]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	089b      	lsrs	r3, r3, #2
 800889a:	3318      	adds	r3, #24
 800889c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	43da      	mvns	r2, r3
 80088a4:	482b      	ldr	r0, [pc, #172]	@ (8008954 <HAL_GPIO_DeInit+0x170>)
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	089b      	lsrs	r3, r3, #2
 80088aa:	400a      	ands	r2, r1
 80088ac:	3318      	adds	r3, #24
 80088ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	2103      	movs	r1, #3
 80088bc:	fa01 f303 	lsl.w	r3, r1, r3
 80088c0:	431a      	orrs	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	08da      	lsrs	r2, r3, #3
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	3208      	adds	r2, #8
 80088ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	f003 0307 	and.w	r3, r3, #7
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	220f      	movs	r2, #15
 80088dc:	fa02 f303 	lsl.w	r3, r2, r3
 80088e0:	43db      	mvns	r3, r3
 80088e2:	697a      	ldr	r2, [r7, #20]
 80088e4:	08d2      	lsrs	r2, r2, #3
 80088e6:	4019      	ands	r1, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	3208      	adds	r2, #8
 80088ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	689a      	ldr	r2, [r3, #8]
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	005b      	lsls	r3, r3, #1
 80088f8:	2103      	movs	r1, #3
 80088fa:	fa01 f303 	lsl.w	r3, r1, r3
 80088fe:	43db      	mvns	r3, r3
 8008900:	401a      	ands	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	685a      	ldr	r2, [r3, #4]
 800890a:	2101      	movs	r1, #1
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	fa01 f303 	lsl.w	r3, r1, r3
 8008912:	43db      	mvns	r3, r3
 8008914:	401a      	ands	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	005b      	lsls	r3, r3, #1
 8008922:	2103      	movs	r1, #3
 8008924:	fa01 f303 	lsl.w	r3, r1, r3
 8008928:	43db      	mvns	r3, r3
 800892a:	401a      	ands	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	3301      	adds	r3, #1
 8008934:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8008936:	683a      	ldr	r2, [r7, #0]
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	fa22 f303 	lsr.w	r3, r2, r3
 800893e:	2b00      	cmp	r3, #0
 8008940:	f47f af58 	bne.w	80087f4 <HAL_GPIO_DeInit+0x10>
  }
}
 8008944:	bf00      	nop
 8008946:	bf00      	nop
 8008948:	371c      	adds	r7, #28
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	44022000 	.word	0x44022000
 8008958:	002f7f7f 	.word	0x002f7f7f

0800895c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	807b      	strh	r3, [r7, #2]
 8008968:	4613      	mov	r3, r2
 800896a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800896c:	787b      	ldrb	r3, [r7, #1]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d003      	beq.n	800897a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008972:	887a      	ldrh	r2, [r7, #2]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008978:	e002      	b.n	8008980 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800897a:	887a      	ldrh	r2, [r7, #2]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	460b      	mov	r3, r1
 8008996:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Set HSLVR gpio pin */
  SET_BIT(GPIOx->HSLVR, GPIO_Pin);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800899c:	887b      	ldrh	r3, [r7, #2]
 800899e:	431a      	orrs	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e08d      	b.n	8008ade <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d106      	bne.n	80089dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 f8b4 	bl	8008b44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2224      	movs	r2, #36	@ 0x24
 80089e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f022 0201 	bic.w	r2, r2, #1
 80089f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	685a      	ldr	r2, [r3, #4]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008a00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	689a      	ldr	r2, [r3, #8]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d107      	bne.n	8008a2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	689a      	ldr	r2, [r3, #8]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a26:	609a      	str	r2, [r3, #8]
 8008a28:	e006      	b.n	8008a38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	689a      	ldr	r2, [r3, #8]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008a36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d108      	bne.n	8008a52 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685a      	ldr	r2, [r3, #4]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008a4e:	605a      	str	r2, [r3, #4]
 8008a50:	e007      	b.n	8008a62 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008a60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	6812      	ldr	r2, [r2, #0]
 8008a6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008a70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68da      	ldr	r2, [r3, #12]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	691a      	ldr	r2, [r3, #16]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	699b      	ldr	r3, [r3, #24]
 8008a96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	430a      	orrs	r2, r1
 8008a9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	69d9      	ldr	r1, [r3, #28]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6a1a      	ldr	r2, [r3, #32]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	430a      	orrs	r2, r1
 8008aae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f042 0201 	orr.w	r2, r2, #1
 8008abe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3708      	adds	r7, #8
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b082      	sub	sp, #8
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d101      	bne.n	8008af8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e021      	b.n	8008b3c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2224      	movs	r2, #36	@ 0x24
 8008afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f022 0201 	bic.w	r2, r2, #1
 8008b0e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f821 	bl	8008b58 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3708      	adds	r7, #8
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8008b4c:	bf00      	nop
 8008b4e:	370c      	adds	r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8008b60:	bf00      	nop
 8008b62:	370c      	adds	r7, #12
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b088      	sub	sp, #32
 8008b70:	af02      	add	r7, sp, #8
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	4608      	mov	r0, r1
 8008b76:	4611      	mov	r1, r2
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	817b      	strh	r3, [r7, #10]
 8008b7e:	460b      	mov	r3, r1
 8008b80:	813b      	strh	r3, [r7, #8]
 8008b82:	4613      	mov	r3, r2
 8008b84:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b8c:	b2db      	uxtb	r3, r3
 8008b8e:	2b20      	cmp	r3, #32
 8008b90:	f040 80f9 	bne.w	8008d86 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b94:	6a3b      	ldr	r3, [r7, #32]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d002      	beq.n	8008ba0 <HAL_I2C_Mem_Write+0x34>
 8008b9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d105      	bne.n	8008bac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ba6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e0ed      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d101      	bne.n	8008bba <HAL_I2C_Mem_Write+0x4e>
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	e0e6      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2201      	movs	r2, #1
 8008bbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008bc2:	f7fd fc13 	bl	80063ec <HAL_GetTick>
 8008bc6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	2319      	movs	r3, #25
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f000 fadd 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	e0d1      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2221      	movs	r2, #33	@ 0x21
 8008be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2240      	movs	r2, #64	@ 0x40
 8008bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6a3a      	ldr	r2, [r7, #32]
 8008bfe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008c04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008c0c:	88f8      	ldrh	r0, [r7, #6]
 8008c0e:	893a      	ldrh	r2, [r7, #8]
 8008c10:	8979      	ldrh	r1, [r7, #10]
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	9301      	str	r3, [sp, #4]
 8008c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f000 f9ed 	bl	8008ffc <I2C_RequestMemoryWrite>
 8008c22:	4603      	mov	r3, r0
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d005      	beq.n	8008c34 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	e0a9      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	2bff      	cmp	r3, #255	@ 0xff
 8008c3c:	d90e      	bls.n	8008c5c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	22ff      	movs	r2, #255	@ 0xff
 8008c42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c48:	b2da      	uxtb	r2, r3
 8008c4a:	8979      	ldrh	r1, [r7, #10]
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	9300      	str	r3, [sp, #0]
 8008c50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008c54:	68f8      	ldr	r0, [r7, #12]
 8008c56:	f000 fc61 	bl	800951c <I2C_TransferConfig>
 8008c5a:	e00f      	b.n	8008c7c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c60:	b29a      	uxth	r2, r3
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c6a:	b2da      	uxtb	r2, r3
 8008c6c:	8979      	ldrh	r1, [r7, #10]
 8008c6e:	2300      	movs	r3, #0
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008c76:	68f8      	ldr	r0, [r7, #12]
 8008c78:	f000 fc50 	bl	800951c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f000 fae0 	bl	8009246 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e07b      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c94:	781a      	ldrb	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca0:	1c5a      	adds	r2, r3, #1
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	3b01      	subs	r3, #1
 8008cae:	b29a      	uxth	r2, r3
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cb8:	3b01      	subs	r3, #1
 8008cba:	b29a      	uxth	r2, r3
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d034      	beq.n	8008d34 <HAL_I2C_Mem_Write+0x1c8>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d130      	bne.n	8008d34 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	9300      	str	r3, [sp, #0]
 8008cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd8:	2200      	movs	r2, #0
 8008cda:	2180      	movs	r1, #128	@ 0x80
 8008cdc:	68f8      	ldr	r0, [r7, #12]
 8008cde:	f000 fa59 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d001      	beq.n	8008cec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e04d      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2bff      	cmp	r3, #255	@ 0xff
 8008cf4:	d90e      	bls.n	8008d14 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	22ff      	movs	r2, #255	@ 0xff
 8008cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d00:	b2da      	uxtb	r2, r3
 8008d02:	8979      	ldrh	r1, [r7, #10]
 8008d04:	2300      	movs	r3, #0
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f000 fc05 	bl	800951c <I2C_TransferConfig>
 8008d12:	e00f      	b.n	8008d34 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d22:	b2da      	uxtb	r2, r3
 8008d24:	8979      	ldrh	r1, [r7, #10]
 8008d26:	2300      	movs	r3, #0
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d2e:	68f8      	ldr	r0, [r7, #12]
 8008d30:	f000 fbf4 	bl	800951c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d19e      	bne.n	8008c7c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f000 fac6 	bl	80092d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d001      	beq.n	8008d52 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e01a      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2220      	movs	r2, #32
 8008d58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6859      	ldr	r1, [r3, #4]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681a      	ldr	r2, [r3, #0]
 8008d64:	4b0a      	ldr	r3, [pc, #40]	@ (8008d90 <HAL_I2C_Mem_Write+0x224>)
 8008d66:	400b      	ands	r3, r1
 8008d68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2220      	movs	r2, #32
 8008d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	e000      	b.n	8008d88 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008d86:	2302      	movs	r3, #2
  }
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3718      	adds	r7, #24
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}
 8008d90:	fe00e800 	.word	0xfe00e800

08008d94 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b088      	sub	sp, #32
 8008d98:	af02      	add	r7, sp, #8
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	4608      	mov	r0, r1
 8008d9e:	4611      	mov	r1, r2
 8008da0:	461a      	mov	r2, r3
 8008da2:	4603      	mov	r3, r0
 8008da4:	817b      	strh	r3, [r7, #10]
 8008da6:	460b      	mov	r3, r1
 8008da8:	813b      	strh	r3, [r7, #8]
 8008daa:	4613      	mov	r3, r2
 8008dac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	2b20      	cmp	r3, #32
 8008db8:	f040 80fd 	bne.w	8008fb6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dbc:	6a3b      	ldr	r3, [r7, #32]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d002      	beq.n	8008dc8 <HAL_I2C_Mem_Read+0x34>
 8008dc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d105      	bne.n	8008dd4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008dce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	e0f1      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008dda:	2b01      	cmp	r3, #1
 8008ddc:	d101      	bne.n	8008de2 <HAL_I2C_Mem_Read+0x4e>
 8008dde:	2302      	movs	r3, #2
 8008de0:	e0ea      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2201      	movs	r2, #1
 8008de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008dea:	f7fd faff 	bl	80063ec <HAL_GetTick>
 8008dee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	9300      	str	r3, [sp, #0]
 8008df4:	2319      	movs	r3, #25
 8008df6:	2201      	movs	r2, #1
 8008df8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f000 f9c9 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d001      	beq.n	8008e0c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e0d5      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2222      	movs	r2, #34	@ 0x22
 8008e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2240      	movs	r2, #64	@ 0x40
 8008e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	6a3a      	ldr	r2, [r7, #32]
 8008e26:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2200      	movs	r2, #0
 8008e32:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008e34:	88f8      	ldrh	r0, [r7, #6]
 8008e36:	893a      	ldrh	r2, [r7, #8]
 8008e38:	8979      	ldrh	r1, [r7, #10]
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	9301      	str	r3, [sp, #4]
 8008e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e40:	9300      	str	r3, [sp, #0]
 8008e42:	4603      	mov	r3, r0
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f000 f92d 	bl	80090a4 <I2C_RequestMemoryRead>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d005      	beq.n	8008e5c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e0ad      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	2bff      	cmp	r3, #255	@ 0xff
 8008e64:	d90e      	bls.n	8008e84 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	22ff      	movs	r2, #255	@ 0xff
 8008e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e70:	b2da      	uxtb	r2, r3
 8008e72:	8979      	ldrh	r1, [r7, #10]
 8008e74:	4b52      	ldr	r3, [pc, #328]	@ (8008fc0 <HAL_I2C_Mem_Read+0x22c>)
 8008e76:	9300      	str	r3, [sp, #0]
 8008e78:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e7c:	68f8      	ldr	r0, [r7, #12]
 8008e7e:	f000 fb4d 	bl	800951c <I2C_TransferConfig>
 8008e82:	e00f      	b.n	8008ea4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e92:	b2da      	uxtb	r2, r3
 8008e94:	8979      	ldrh	r1, [r7, #10]
 8008e96:	4b4a      	ldr	r3, [pc, #296]	@ (8008fc0 <HAL_I2C_Mem_Read+0x22c>)
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f000 fb3c 	bl	800951c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	9300      	str	r3, [sp, #0]
 8008ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2104      	movs	r1, #4
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f000 f970 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d001      	beq.n	8008ebe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e07c      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec8:	b2d2      	uxtb	r2, r2
 8008eca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ed0:	1c5a      	adds	r2, r3, #1
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eda:	3b01      	subs	r3, #1
 8008edc:	b29a      	uxth	r2, r3
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	b29a      	uxth	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d034      	beq.n	8008f64 <HAL_I2C_Mem_Read+0x1d0>
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d130      	bne.n	8008f64 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	9300      	str	r3, [sp, #0]
 8008f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f08:	2200      	movs	r2, #0
 8008f0a:	2180      	movs	r1, #128	@ 0x80
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f000 f941 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d001      	beq.n	8008f1c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e04d      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	2bff      	cmp	r3, #255	@ 0xff
 8008f24:	d90e      	bls.n	8008f44 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	22ff      	movs	r2, #255	@ 0xff
 8008f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f30:	b2da      	uxtb	r2, r3
 8008f32:	8979      	ldrh	r1, [r7, #10]
 8008f34:	2300      	movs	r3, #0
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f000 faed 	bl	800951c <I2C_TransferConfig>
 8008f42:	e00f      	b.n	8008f64 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f48:	b29a      	uxth	r2, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f52:	b2da      	uxtb	r2, r3
 8008f54:	8979      	ldrh	r1, [r7, #10]
 8008f56:	2300      	movs	r3, #0
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f5e:	68f8      	ldr	r0, [r7, #12]
 8008f60:	f000 fadc 	bl	800951c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d19a      	bne.n	8008ea4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f9ae 	bl	80092d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d001      	beq.n	8008f82 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e01a      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2220      	movs	r2, #32
 8008f88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6859      	ldr	r1, [r3, #4]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	4b0b      	ldr	r3, [pc, #44]	@ (8008fc4 <HAL_I2C_Mem_Read+0x230>)
 8008f96:	400b      	ands	r3, r1
 8008f98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e000      	b.n	8008fb8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008fb6:	2302      	movs	r3, #2
  }
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3718      	adds	r7, #24
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}
 8008fc0:	80002400 	.word	0x80002400
 8008fc4:	fe00e800 	.word	0xfe00e800

08008fc8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008fd6:	b2db      	uxtb	r3, r3
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af02      	add	r7, sp, #8
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	4608      	mov	r0, r1
 8009006:	4611      	mov	r1, r2
 8009008:	461a      	mov	r2, r3
 800900a:	4603      	mov	r3, r0
 800900c:	817b      	strh	r3, [r7, #10]
 800900e:	460b      	mov	r3, r1
 8009010:	813b      	strh	r3, [r7, #8]
 8009012:	4613      	mov	r3, r2
 8009014:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009016:	88fb      	ldrh	r3, [r7, #6]
 8009018:	b2da      	uxtb	r2, r3
 800901a:	8979      	ldrh	r1, [r7, #10]
 800901c:	4b20      	ldr	r3, [pc, #128]	@ (80090a0 <I2C_RequestMemoryWrite+0xa4>)
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009024:	68f8      	ldr	r0, [r7, #12]
 8009026:	f000 fa79 	bl	800951c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800902a:	69fa      	ldr	r2, [r7, #28]
 800902c:	69b9      	ldr	r1, [r7, #24]
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f000 f909 	bl	8009246 <I2C_WaitOnTXISFlagUntilTimeout>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	e02c      	b.n	8009098 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800903e:	88fb      	ldrh	r3, [r7, #6]
 8009040:	2b01      	cmp	r3, #1
 8009042:	d105      	bne.n	8009050 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009044:	893b      	ldrh	r3, [r7, #8]
 8009046:	b2da      	uxtb	r2, r3
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	629a      	str	r2, [r3, #40]	@ 0x28
 800904e:	e015      	b.n	800907c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009050:	893b      	ldrh	r3, [r7, #8]
 8009052:	0a1b      	lsrs	r3, r3, #8
 8009054:	b29b      	uxth	r3, r3
 8009056:	b2da      	uxtb	r2, r3
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800905e:	69fa      	ldr	r2, [r7, #28]
 8009060:	69b9      	ldr	r1, [r7, #24]
 8009062:	68f8      	ldr	r0, [r7, #12]
 8009064:	f000 f8ef 	bl	8009246 <I2C_WaitOnTXISFlagUntilTimeout>
 8009068:	4603      	mov	r3, r0
 800906a:	2b00      	cmp	r3, #0
 800906c:	d001      	beq.n	8009072 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e012      	b.n	8009098 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009072:	893b      	ldrh	r3, [r7, #8]
 8009074:	b2da      	uxtb	r2, r3
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800907c:	69fb      	ldr	r3, [r7, #28]
 800907e:	9300      	str	r3, [sp, #0]
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	2200      	movs	r2, #0
 8009084:	2180      	movs	r1, #128	@ 0x80
 8009086:	68f8      	ldr	r0, [r7, #12]
 8009088:	f000 f884 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e000      	b.n	8009098 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}
 80090a0:	80002000 	.word	0x80002000

080090a4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af02      	add	r7, sp, #8
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	4608      	mov	r0, r1
 80090ae:	4611      	mov	r1, r2
 80090b0:	461a      	mov	r2, r3
 80090b2:	4603      	mov	r3, r0
 80090b4:	817b      	strh	r3, [r7, #10]
 80090b6:	460b      	mov	r3, r1
 80090b8:	813b      	strh	r3, [r7, #8]
 80090ba:	4613      	mov	r3, r2
 80090bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80090be:	88fb      	ldrh	r3, [r7, #6]
 80090c0:	b2da      	uxtb	r2, r3
 80090c2:	8979      	ldrh	r1, [r7, #10]
 80090c4:	4b20      	ldr	r3, [pc, #128]	@ (8009148 <I2C_RequestMemoryRead+0xa4>)
 80090c6:	9300      	str	r3, [sp, #0]
 80090c8:	2300      	movs	r3, #0
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f000 fa26 	bl	800951c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80090d0:	69fa      	ldr	r2, [r7, #28]
 80090d2:	69b9      	ldr	r1, [r7, #24]
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f000 f8b6 	bl	8009246 <I2C_WaitOnTXISFlagUntilTimeout>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80090e0:	2301      	movs	r3, #1
 80090e2:	e02c      	b.n	800913e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80090e4:	88fb      	ldrh	r3, [r7, #6]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d105      	bne.n	80090f6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80090ea:	893b      	ldrh	r3, [r7, #8]
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80090f4:	e015      	b.n	8009122 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80090f6:	893b      	ldrh	r3, [r7, #8]
 80090f8:	0a1b      	lsrs	r3, r3, #8
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	b2da      	uxtb	r2, r3
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009104:	69fa      	ldr	r2, [r7, #28]
 8009106:	69b9      	ldr	r1, [r7, #24]
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 f89c 	bl	8009246 <I2C_WaitOnTXISFlagUntilTimeout>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d001      	beq.n	8009118 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009114:	2301      	movs	r3, #1
 8009116:	e012      	b.n	800913e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009118:	893b      	ldrh	r3, [r7, #8]
 800911a:	b2da      	uxtb	r2, r3
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	2200      	movs	r2, #0
 800912a:	2140      	movs	r1, #64	@ 0x40
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f000 f831 	bl	8009194 <I2C_WaitOnFlagUntilTimeout>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e000      	b.n	800913e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3710      	adds	r7, #16
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	80002000 	.word	0x80002000

0800914c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699b      	ldr	r3, [r3, #24]
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	2b02      	cmp	r3, #2
 8009160:	d103      	bne.n	800916a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	2200      	movs	r2, #0
 8009168:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	2b01      	cmp	r3, #1
 8009176:	d007      	beq.n	8009188 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	699a      	ldr	r2, [r3, #24]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f042 0201 	orr.w	r2, r2, #1
 8009186:	619a      	str	r2, [r3, #24]
  }
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	603b      	str	r3, [r7, #0]
 80091a0:	4613      	mov	r3, r2
 80091a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091a4:	e03b      	b.n	800921e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80091a6:	69ba      	ldr	r2, [r7, #24]
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f000 f8d6 	bl	800935c <I2C_IsErrorOccurred>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d001      	beq.n	80091ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	e041      	b.n	800923e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c0:	d02d      	beq.n	800921e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091c2:	f7fd f913 	bl	80063ec <HAL_GetTick>
 80091c6:	4602      	mov	r2, r0
 80091c8:	69bb      	ldr	r3, [r7, #24]
 80091ca:	1ad3      	subs	r3, r2, r3
 80091cc:	683a      	ldr	r2, [r7, #0]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d302      	bcc.n	80091d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d122      	bne.n	800921e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	699a      	ldr	r2, [r3, #24]
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	4013      	ands	r3, r2
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	bf0c      	ite	eq
 80091e8:	2301      	moveq	r3, #1
 80091ea:	2300      	movne	r3, #0
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	461a      	mov	r2, r3
 80091f0:	79fb      	ldrb	r3, [r7, #7]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d113      	bne.n	800921e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091fa:	f043 0220 	orr.w	r2, r3, #32
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	2220      	movs	r2, #32
 8009206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	2200      	movs	r2, #0
 800920e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2200      	movs	r2, #0
 8009216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e00f      	b.n	800923e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	699a      	ldr	r2, [r3, #24]
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	4013      	ands	r3, r2
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	429a      	cmp	r2, r3
 800922c:	bf0c      	ite	eq
 800922e:	2301      	moveq	r3, #1
 8009230:	2300      	movne	r3, #0
 8009232:	b2db      	uxtb	r3, r3
 8009234:	461a      	mov	r2, r3
 8009236:	79fb      	ldrb	r3, [r7, #7]
 8009238:	429a      	cmp	r2, r3
 800923a:	d0b4      	beq.n	80091a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3710      	adds	r7, #16
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}

08009246 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009246:	b580      	push	{r7, lr}
 8009248:	b084      	sub	sp, #16
 800924a:	af00      	add	r7, sp, #0
 800924c:	60f8      	str	r0, [r7, #12]
 800924e:	60b9      	str	r1, [r7, #8]
 8009250:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009252:	e033      	b.n	80092bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	68b9      	ldr	r1, [r7, #8]
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f000 f87f 	bl	800935c <I2C_IsErrorOccurred>
 800925e:	4603      	mov	r3, r0
 8009260:	2b00      	cmp	r3, #0
 8009262:	d001      	beq.n	8009268 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	e031      	b.n	80092cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800926e:	d025      	beq.n	80092bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009270:	f7fd f8bc 	bl	80063ec <HAL_GetTick>
 8009274:	4602      	mov	r2, r0
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	1ad3      	subs	r3, r2, r3
 800927a:	68ba      	ldr	r2, [r7, #8]
 800927c:	429a      	cmp	r2, r3
 800927e:	d302      	bcc.n	8009286 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d11a      	bne.n	80092bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	699b      	ldr	r3, [r3, #24]
 800928c:	f003 0302 	and.w	r3, r3, #2
 8009290:	2b02      	cmp	r3, #2
 8009292:	d013      	beq.n	80092bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009298:	f043 0220 	orr.w	r2, r3, #32
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2220      	movs	r2, #32
 80092a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	e007      	b.n	80092cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	f003 0302 	and.w	r3, r3, #2
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d1c4      	bne.n	8009254 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80092ca:	2300      	movs	r3, #0
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3710      	adds	r7, #16
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80092e0:	e02f      	b.n	8009342 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	68b9      	ldr	r1, [r7, #8]
 80092e6:	68f8      	ldr	r0, [r7, #12]
 80092e8:	f000 f838 	bl	800935c <I2C_IsErrorOccurred>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d001      	beq.n	80092f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	e02d      	b.n	8009352 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092f6:	f7fd f879 	bl	80063ec <HAL_GetTick>
 80092fa:	4602      	mov	r2, r0
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	1ad3      	subs	r3, r2, r3
 8009300:	68ba      	ldr	r2, [r7, #8]
 8009302:	429a      	cmp	r2, r3
 8009304:	d302      	bcc.n	800930c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d11a      	bne.n	8009342 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	f003 0320 	and.w	r3, r3, #32
 8009316:	2b20      	cmp	r3, #32
 8009318:	d013      	beq.n	8009342 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800931e:	f043 0220 	orr.w	r2, r3, #32
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2220      	movs	r2, #32
 800932a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2200      	movs	r2, #0
 8009332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e007      	b.n	8009352 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	699b      	ldr	r3, [r3, #24]
 8009348:	f003 0320 	and.w	r3, r3, #32
 800934c:	2b20      	cmp	r3, #32
 800934e:	d1c8      	bne.n	80092e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3710      	adds	r7, #16
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
	...

0800935c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b08a      	sub	sp, #40	@ 0x28
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009368:	2300      	movs	r3, #0
 800936a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009376:	2300      	movs	r3, #0
 8009378:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	f003 0310 	and.w	r3, r3, #16
 8009384:	2b00      	cmp	r3, #0
 8009386:	d068      	beq.n	800945a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2210      	movs	r2, #16
 800938e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009390:	e049      	b.n	8009426 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009398:	d045      	beq.n	8009426 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800939a:	f7fd f827 	bl	80063ec <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d302      	bcc.n	80093b0 <I2C_IsErrorOccurred+0x54>
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d13a      	bne.n	8009426 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	699b      	ldr	r3, [r3, #24]
 80093ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093d2:	d121      	bne.n	8009418 <I2C_IsErrorOccurred+0xbc>
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093da:	d01d      	beq.n	8009418 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80093dc:	7cfb      	ldrb	r3, [r7, #19]
 80093de:	2b20      	cmp	r3, #32
 80093e0:	d01a      	beq.n	8009418 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	685a      	ldr	r2, [r3, #4]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80093f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80093f2:	f7fc fffb 	bl	80063ec <HAL_GetTick>
 80093f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093f8:	e00e      	b.n	8009418 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80093fa:	f7fc fff7 	bl	80063ec <HAL_GetTick>
 80093fe:	4602      	mov	r2, r0
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	1ad3      	subs	r3, r2, r3
 8009404:	2b19      	cmp	r3, #25
 8009406:	d907      	bls.n	8009418 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009408:	6a3b      	ldr	r3, [r7, #32]
 800940a:	f043 0320 	orr.w	r3, r3, #32
 800940e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009416:	e006      	b.n	8009426 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	699b      	ldr	r3, [r3, #24]
 800941e:	f003 0320 	and.w	r3, r3, #32
 8009422:	2b20      	cmp	r3, #32
 8009424:	d1e9      	bne.n	80093fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	f003 0320 	and.w	r3, r3, #32
 8009430:	2b20      	cmp	r3, #32
 8009432:	d003      	beq.n	800943c <I2C_IsErrorOccurred+0xe0>
 8009434:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009438:	2b00      	cmp	r3, #0
 800943a:	d0aa      	beq.n	8009392 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800943c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009440:	2b00      	cmp	r3, #0
 8009442:	d103      	bne.n	800944c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2220      	movs	r2, #32
 800944a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800944c:	6a3b      	ldr	r3, [r7, #32]
 800944e:	f043 0304 	orr.w	r3, r3, #4
 8009452:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	699b      	ldr	r3, [r3, #24]
 8009460:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00b      	beq.n	8009484 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800946c:	6a3b      	ldr	r3, [r7, #32]
 800946e:	f043 0301 	orr.w	r3, r3, #1
 8009472:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800947c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800947e:	2301      	movs	r3, #1
 8009480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00b      	beq.n	80094a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800948e:	6a3b      	ldr	r3, [r7, #32]
 8009490:	f043 0308 	orr.w	r3, r3, #8
 8009494:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800949e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80094a0:	2301      	movs	r3, #1
 80094a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00b      	beq.n	80094c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80094b0:	6a3b      	ldr	r3, [r7, #32]
 80094b2:	f043 0302 	orr.w	r3, r3, #2
 80094b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80094c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80094c2:	2301      	movs	r3, #1
 80094c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80094c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d01c      	beq.n	800950a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80094d0:	68f8      	ldr	r0, [r7, #12]
 80094d2:	f7ff fe3b 	bl	800914c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6859      	ldr	r1, [r3, #4]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009518 <I2C_IsErrorOccurred+0x1bc>)
 80094e2:	400b      	ands	r3, r1
 80094e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094ea:	6a3b      	ldr	r3, [r7, #32]
 80094ec:	431a      	orrs	r2, r3
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2220      	movs	r2, #32
 80094f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	2200      	movs	r2, #0
 8009506:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800950a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800950e:	4618      	mov	r0, r3
 8009510:	3728      	adds	r7, #40	@ 0x28
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	fe00e800 	.word	0xfe00e800

0800951c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800951c:	b480      	push	{r7}
 800951e:	b087      	sub	sp, #28
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	607b      	str	r3, [r7, #4]
 8009526:	460b      	mov	r3, r1
 8009528:	817b      	strh	r3, [r7, #10]
 800952a:	4613      	mov	r3, r2
 800952c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800952e:	897b      	ldrh	r3, [r7, #10]
 8009530:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009534:	7a7b      	ldrb	r3, [r7, #9]
 8009536:	041b      	lsls	r3, r3, #16
 8009538:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800953c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009542:	6a3b      	ldr	r3, [r7, #32]
 8009544:	4313      	orrs	r3, r2
 8009546:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800954a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685a      	ldr	r2, [r3, #4]
 8009552:	6a3b      	ldr	r3, [r7, #32]
 8009554:	0d5b      	lsrs	r3, r3, #21
 8009556:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800955a:	4b08      	ldr	r3, [pc, #32]	@ (800957c <I2C_TransferConfig+0x60>)
 800955c:	430b      	orrs	r3, r1
 800955e:	43db      	mvns	r3, r3
 8009560:	ea02 0103 	and.w	r1, r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	697a      	ldr	r2, [r7, #20]
 800956a:	430a      	orrs	r2, r1
 800956c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800956e:	bf00      	nop
 8009570:	371c      	adds	r7, #28
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	03ff63ff 	.word	0x03ff63ff

08009580 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009590:	b2db      	uxtb	r3, r3
 8009592:	2b20      	cmp	r3, #32
 8009594:	d138      	bne.n	8009608 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800959c:	2b01      	cmp	r3, #1
 800959e:	d101      	bne.n	80095a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80095a0:	2302      	movs	r3, #2
 80095a2:	e032      	b.n	800960a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2224      	movs	r2, #36	@ 0x24
 80095b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f022 0201 	bic.w	r2, r2, #1
 80095c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80095d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	6819      	ldr	r1, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	683a      	ldr	r2, [r7, #0]
 80095e0:	430a      	orrs	r2, r1
 80095e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f042 0201 	orr.w	r2, r2, #1
 80095f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2220      	movs	r2, #32
 80095f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009604:	2300      	movs	r3, #0
 8009606:	e000      	b.n	800960a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009608:	2302      	movs	r3, #2
  }
}
 800960a:	4618      	mov	r0, r3
 800960c:	370c      	adds	r7, #12
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr

08009616 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009616:	b480      	push	{r7}
 8009618:	b085      	sub	sp, #20
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
 800961e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b20      	cmp	r3, #32
 800962a:	d139      	bne.n	80096a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009632:	2b01      	cmp	r3, #1
 8009634:	d101      	bne.n	800963a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009636:	2302      	movs	r3, #2
 8009638:	e033      	b.n	80096a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2201      	movs	r2, #1
 800963e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2224      	movs	r2, #36	@ 0x24
 8009646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f022 0201 	bic.w	r2, r2, #1
 8009658:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009668:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	021b      	lsls	r3, r3, #8
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	4313      	orrs	r3, r2
 8009672:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f042 0201 	orr.w	r2, r2, #1
 800968a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2220      	movs	r2, #32
 8009690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800969c:	2300      	movs	r3, #0
 800969e:	e000      	b.n	80096a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80096a0:	2302      	movs	r3, #2
  }
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3714      	adds	r7, #20
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
	...

080096b0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80096b8:	2300      	movs	r3, #0
 80096ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80096bc:	4b0b      	ldr	r3, [pc, #44]	@ (80096ec <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f003 0301 	and.w	r3, r3, #1
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d002      	beq.n	80096ce <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	73fb      	strb	r3, [r7, #15]
 80096cc:	e007      	b.n	80096de <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80096ce:	4b07      	ldr	r3, [pc, #28]	@ (80096ec <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f023 0204 	bic.w	r2, r3, #4
 80096d6:	4905      	ldr	r1, [pc, #20]	@ (80096ec <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4313      	orrs	r3, r2
 80096dc:	600b      	str	r3, [r1, #0]
  }

  return status;
 80096de:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3714      	adds	r7, #20
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	40030400 	.word	0x40030400

080096f0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80096f0:	b480      	push	{r7}
 80096f2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80096f4:	4b05      	ldr	r3, [pc, #20]	@ (800970c <HAL_ICACHE_Enable+0x1c>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a04      	ldr	r2, [pc, #16]	@ (800970c <HAL_ICACHE_Enable+0x1c>)
 80096fa:	f043 0301 	orr.w	r3, r3, #1
 80096fe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr
 800970c:	40030400 	.word	0x40030400

08009710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b088      	sub	sp, #32
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d102      	bne.n	8009724 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	f000 bc28 	b.w	8009f74 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009724:	4b94      	ldr	r3, [pc, #592]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009726:	69db      	ldr	r3, [r3, #28]
 8009728:	f003 0318 	and.w	r3, r3, #24
 800972c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800972e:	4b92      	ldr	r3, [pc, #584]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009732:	f003 0303 	and.w	r3, r3, #3
 8009736:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f003 0310 	and.w	r3, r3, #16
 8009740:	2b00      	cmp	r3, #0
 8009742:	d05b      	beq.n	80097fc <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	2b08      	cmp	r3, #8
 8009748:	d005      	beq.n	8009756 <HAL_RCC_OscConfig+0x46>
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	2b18      	cmp	r3, #24
 800974e:	d114      	bne.n	800977a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	2b02      	cmp	r3, #2
 8009754:	d111      	bne.n	800977a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	69db      	ldr	r3, [r3, #28]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d102      	bne.n	8009764 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	f000 bc08 	b.w	8009f74 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8009764:	4b84      	ldr	r3, [pc, #528]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009766:	699b      	ldr	r3, [r3, #24]
 8009768:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a1b      	ldr	r3, [r3, #32]
 8009770:	041b      	lsls	r3, r3, #16
 8009772:	4981      	ldr	r1, [pc, #516]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009774:	4313      	orrs	r3, r2
 8009776:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8009778:	e040      	b.n	80097fc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	69db      	ldr	r3, [r3, #28]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d023      	beq.n	80097ca <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009782:	4b7d      	ldr	r3, [pc, #500]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a7c      	ldr	r2, [pc, #496]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800978c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800978e:	f7fc fe2d 	bl	80063ec <HAL_GetTick>
 8009792:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8009794:	e008      	b.n	80097a8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8009796:	f7fc fe29 	bl	80063ec <HAL_GetTick>
 800979a:	4602      	mov	r2, r0
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	1ad3      	subs	r3, r2, r3
 80097a0:	2b02      	cmp	r3, #2
 80097a2:	d901      	bls.n	80097a8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80097a4:	2303      	movs	r3, #3
 80097a6:	e3e5      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80097a8:	4b73      	ldr	r3, [pc, #460]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d0f0      	beq.n	8009796 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80097b4:	4b70      	ldr	r3, [pc, #448]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6a1b      	ldr	r3, [r3, #32]
 80097c0:	041b      	lsls	r3, r3, #16
 80097c2:	496d      	ldr	r1, [pc, #436]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097c4:	4313      	orrs	r3, r2
 80097c6:	618b      	str	r3, [r1, #24]
 80097c8:	e018      	b.n	80097fc <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80097ca:	4b6b      	ldr	r3, [pc, #428]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a6a      	ldr	r2, [pc, #424]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097d6:	f7fc fe09 	bl	80063ec <HAL_GetTick>
 80097da:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80097dc:	e008      	b.n	80097f0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80097de:	f7fc fe05 	bl	80063ec <HAL_GetTick>
 80097e2:	4602      	mov	r2, r0
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d901      	bls.n	80097f0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e3c1      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80097f0:	4b61      	ldr	r3, [pc, #388]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1f0      	bne.n	80097de <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 0301 	and.w	r3, r3, #1
 8009804:	2b00      	cmp	r3, #0
 8009806:	f000 80a0 	beq.w	800994a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800980a:	69fb      	ldr	r3, [r7, #28]
 800980c:	2b10      	cmp	r3, #16
 800980e:	d005      	beq.n	800981c <HAL_RCC_OscConfig+0x10c>
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	2b18      	cmp	r3, #24
 8009814:	d109      	bne.n	800982a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	2b03      	cmp	r3, #3
 800981a:	d106      	bne.n	800982a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	f040 8092 	bne.w	800994a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8009826:	2301      	movs	r3, #1
 8009828:	e3a4      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009832:	d106      	bne.n	8009842 <HAL_RCC_OscConfig+0x132>
 8009834:	4b50      	ldr	r3, [pc, #320]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a4f      	ldr	r2, [pc, #316]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 800983a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800983e:	6013      	str	r3, [r2, #0]
 8009840:	e058      	b.n	80098f4 <HAL_RCC_OscConfig+0x1e4>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d112      	bne.n	8009870 <HAL_RCC_OscConfig+0x160>
 800984a:	4b4b      	ldr	r3, [pc, #300]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	4a4a      	ldr	r2, [pc, #296]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009854:	6013      	str	r3, [r2, #0]
 8009856:	4b48      	ldr	r3, [pc, #288]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a47      	ldr	r2, [pc, #284]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 800985c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009860:	6013      	str	r3, [r2, #0]
 8009862:	4b45      	ldr	r3, [pc, #276]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a44      	ldr	r2, [pc, #272]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009868:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800986c:	6013      	str	r3, [r2, #0]
 800986e:	e041      	b.n	80098f4 <HAL_RCC_OscConfig+0x1e4>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009878:	d112      	bne.n	80098a0 <HAL_RCC_OscConfig+0x190>
 800987a:	4b3f      	ldr	r3, [pc, #252]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a3e      	ldr	r2, [pc, #248]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	4b3c      	ldr	r3, [pc, #240]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a3b      	ldr	r2, [pc, #236]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 800988c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009890:	6013      	str	r3, [r2, #0]
 8009892:	4b39      	ldr	r3, [pc, #228]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a38      	ldr	r2, [pc, #224]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009898:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800989c:	6013      	str	r3, [r2, #0]
 800989e:	e029      	b.n	80098f4 <HAL_RCC_OscConfig+0x1e4>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80098a8:	d112      	bne.n	80098d0 <HAL_RCC_OscConfig+0x1c0>
 80098aa:	4b33      	ldr	r3, [pc, #204]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	4a32      	ldr	r2, [pc, #200]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80098b4:	6013      	str	r3, [r2, #0]
 80098b6:	4b30      	ldr	r3, [pc, #192]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a2f      	ldr	r2, [pc, #188]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098c0:	6013      	str	r3, [r2, #0]
 80098c2:	4b2d      	ldr	r3, [pc, #180]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a2c      	ldr	r2, [pc, #176]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	e011      	b.n	80098f4 <HAL_RCC_OscConfig+0x1e4>
 80098d0:	4b29      	ldr	r3, [pc, #164]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a28      	ldr	r2, [pc, #160]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098da:	6013      	str	r3, [r2, #0]
 80098dc:	4b26      	ldr	r3, [pc, #152]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a25      	ldr	r2, [pc, #148]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80098e6:	6013      	str	r3, [r2, #0]
 80098e8:	4b23      	ldr	r3, [pc, #140]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	4a22      	ldr	r2, [pc, #136]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 80098ee:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80098f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d013      	beq.n	8009924 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098fc:	f7fc fd76 	bl	80063ec <HAL_GetTick>
 8009900:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009902:	e008      	b.n	8009916 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8009904:	f7fc fd72 	bl	80063ec <HAL_GetTick>
 8009908:	4602      	mov	r2, r0
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	2b64      	cmp	r3, #100	@ 0x64
 8009910:	d901      	bls.n	8009916 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009912:	2303      	movs	r3, #3
 8009914:	e32e      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009916:	4b18      	ldr	r3, [pc, #96]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800991e:	2b00      	cmp	r3, #0
 8009920:	d0f0      	beq.n	8009904 <HAL_RCC_OscConfig+0x1f4>
 8009922:	e012      	b.n	800994a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009924:	f7fc fd62 	bl	80063ec <HAL_GetTick>
 8009928:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800992a:	e008      	b.n	800993e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800992c:	f7fc fd5e 	bl	80063ec <HAL_GetTick>
 8009930:	4602      	mov	r2, r0
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	2b64      	cmp	r3, #100	@ 0x64
 8009938:	d901      	bls.n	800993e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800993a:	2303      	movs	r3, #3
 800993c:	e31a      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800993e:	4b0e      	ldr	r3, [pc, #56]	@ (8009978 <HAL_RCC_OscConfig+0x268>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1f0      	bne.n	800992c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f003 0302 	and.w	r3, r3, #2
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 809a 	beq.w	8009a8c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d005      	beq.n	800996a <HAL_RCC_OscConfig+0x25a>
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	2b18      	cmp	r3, #24
 8009962:	d149      	bne.n	80099f8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d146      	bne.n	80099f8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	68db      	ldr	r3, [r3, #12]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d104      	bne.n	800997c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e2fe      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
 8009976:	bf00      	nop
 8009978:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d11c      	bne.n	80099bc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8009982:	4b9a      	ldr	r3, [pc, #616]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0218 	and.w	r2, r3, #24
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	691b      	ldr	r3, [r3, #16]
 800998e:	429a      	cmp	r2, r3
 8009990:	d014      	beq.n	80099bc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8009992:	4b96      	ldr	r3, [pc, #600]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f023 0218 	bic.w	r2, r3, #24
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	691b      	ldr	r3, [r3, #16]
 800999e:	4993      	ldr	r1, [pc, #588]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 80099a0:	4313      	orrs	r3, r2
 80099a2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80099a4:	f000 fdd0 	bl	800a548 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80099a8:	4b91      	ldr	r3, [pc, #580]	@ (8009bf0 <HAL_RCC_OscConfig+0x4e0>)
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4618      	mov	r0, r3
 80099ae:	f7fc fc93 	bl	80062d8 <HAL_InitTick>
 80099b2:	4603      	mov	r3, r0
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d001      	beq.n	80099bc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e2db      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099bc:	f7fc fd16 	bl	80063ec <HAL_GetTick>
 80099c0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099c2:	e008      	b.n	80099d6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80099c4:	f7fc fd12 	bl	80063ec <HAL_GetTick>
 80099c8:	4602      	mov	r2, r0
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d901      	bls.n	80099d6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80099d2:	2303      	movs	r3, #3
 80099d4:	e2ce      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099d6:	4b85      	ldr	r3, [pc, #532]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 0302 	and.w	r3, r3, #2
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d0f0      	beq.n	80099c4 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80099e2:	4b82      	ldr	r3, [pc, #520]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 80099e4:	691b      	ldr	r3, [r3, #16]
 80099e6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	695b      	ldr	r3, [r3, #20]
 80099ee:	041b      	lsls	r3, r3, #16
 80099f0:	497e      	ldr	r1, [pc, #504]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80099f6:	e049      	b.n	8009a8c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d02c      	beq.n	8009a5a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8009a00:	4b7a      	ldr	r3, [pc, #488]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f023 0218 	bic.w	r2, r3, #24
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	691b      	ldr	r3, [r3, #16]
 8009a0c:	4977      	ldr	r1, [pc, #476]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8009a12:	4b76      	ldr	r3, [pc, #472]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a75      	ldr	r2, [pc, #468]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a18:	f043 0301 	orr.w	r3, r3, #1
 8009a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a1e:	f7fc fce5 	bl	80063ec <HAL_GetTick>
 8009a22:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a24:	e008      	b.n	8009a38 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8009a26:	f7fc fce1 	bl	80063ec <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	2b02      	cmp	r3, #2
 8009a32:	d901      	bls.n	8009a38 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8009a34:	2303      	movs	r3, #3
 8009a36:	e29d      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009a38:	4b6c      	ldr	r3, [pc, #432]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	f003 0302 	and.w	r3, r3, #2
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d0f0      	beq.n	8009a26 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8009a44:	4b69      	ldr	r3, [pc, #420]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	695b      	ldr	r3, [r3, #20]
 8009a50:	041b      	lsls	r3, r3, #16
 8009a52:	4966      	ldr	r1, [pc, #408]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a54:	4313      	orrs	r3, r2
 8009a56:	610b      	str	r3, [r1, #16]
 8009a58:	e018      	b.n	8009a8c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a5a:	4b64      	ldr	r3, [pc, #400]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a63      	ldr	r2, [pc, #396]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a60:	f023 0301 	bic.w	r3, r3, #1
 8009a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a66:	f7fc fcc1 	bl	80063ec <HAL_GetTick>
 8009a6a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009a6c:	e008      	b.n	8009a80 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8009a6e:	f7fc fcbd 	bl	80063ec <HAL_GetTick>
 8009a72:	4602      	mov	r2, r0
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	1ad3      	subs	r3, r2, r3
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d901      	bls.n	8009a80 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009a7c:	2303      	movs	r3, #3
 8009a7e:	e279      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009a80:	4b5a      	ldr	r3, [pc, #360]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 0302 	and.w	r3, r3, #2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1f0      	bne.n	8009a6e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f003 0308 	and.w	r3, r3, #8
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d03c      	beq.n	8009b12 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d01c      	beq.n	8009ada <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009aa0:	4b52      	ldr	r3, [pc, #328]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009aa2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009aa6:	4a51      	ldr	r2, [pc, #324]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009aa8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009aac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ab0:	f7fc fc9c 	bl	80063ec <HAL_GetTick>
 8009ab4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8009ab6:	e008      	b.n	8009aca <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8009ab8:	f7fc fc98 	bl	80063ec <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d901      	bls.n	8009aca <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e254      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8009aca:	4b48      	ldr	r3, [pc, #288]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009acc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d0ef      	beq.n	8009ab8 <HAL_RCC_OscConfig+0x3a8>
 8009ad8:	e01b      	b.n	8009b12 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ada:	4b44      	ldr	r3, [pc, #272]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009adc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ae0:	4a42      	ldr	r2, [pc, #264]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009ae6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009aea:	f7fc fc7f 	bl	80063ec <HAL_GetTick>
 8009aee:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009af0:	e008      	b.n	8009b04 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8009af2:	f7fc fc7b 	bl	80063ec <HAL_GetTick>
 8009af6:	4602      	mov	r2, r0
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	1ad3      	subs	r3, r2, r3
 8009afc:	2b02      	cmp	r3, #2
 8009afe:	d901      	bls.n	8009b04 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8009b00:	2303      	movs	r3, #3
 8009b02:	e237      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8009b04:	4b39      	ldr	r3, [pc, #228]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1ef      	bne.n	8009af2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f003 0304 	and.w	r3, r3, #4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f000 80d2 	beq.w	8009cc4 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009b20:	4b34      	ldr	r3, [pc, #208]	@ (8009bf4 <HAL_RCC_OscConfig+0x4e4>)
 8009b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b24:	f003 0301 	and.w	r3, r3, #1
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d118      	bne.n	8009b5e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8009b2c:	4b31      	ldr	r3, [pc, #196]	@ (8009bf4 <HAL_RCC_OscConfig+0x4e4>)
 8009b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b30:	4a30      	ldr	r2, [pc, #192]	@ (8009bf4 <HAL_RCC_OscConfig+0x4e4>)
 8009b32:	f043 0301 	orr.w	r3, r3, #1
 8009b36:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b38:	f7fc fc58 	bl	80063ec <HAL_GetTick>
 8009b3c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009b3e:	e008      	b.n	8009b52 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b40:	f7fc fc54 	bl	80063ec <HAL_GetTick>
 8009b44:	4602      	mov	r2, r0
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	1ad3      	subs	r3, r2, r3
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d901      	bls.n	8009b52 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	e210      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8009b52:	4b28      	ldr	r3, [pc, #160]	@ (8009bf4 <HAL_RCC_OscConfig+0x4e4>)
 8009b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d0f0      	beq.n	8009b40 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	2b01      	cmp	r3, #1
 8009b64:	d108      	bne.n	8009b78 <HAL_RCC_OscConfig+0x468>
 8009b66:	4b21      	ldr	r3, [pc, #132]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b6c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b6e:	f043 0301 	orr.w	r3, r3, #1
 8009b72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009b76:	e074      	b.n	8009c62 <HAL_RCC_OscConfig+0x552>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d118      	bne.n	8009bb2 <HAL_RCC_OscConfig+0x4a2>
 8009b80:	4b1a      	ldr	r3, [pc, #104]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b86:	4a19      	ldr	r2, [pc, #100]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b88:	f023 0301 	bic.w	r3, r3, #1
 8009b8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009b90:	4b16      	ldr	r3, [pc, #88]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b96:	4a15      	ldr	r2, [pc, #84]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009b98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009ba0:	4b12      	ldr	r3, [pc, #72]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ba6:	4a11      	ldr	r2, [pc, #68]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009ba8:	f023 0304 	bic.w	r3, r3, #4
 8009bac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009bb0:	e057      	b.n	8009c62 <HAL_RCC_OscConfig+0x552>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	2b05      	cmp	r3, #5
 8009bb8:	d11e      	bne.n	8009bf8 <HAL_RCC_OscConfig+0x4e8>
 8009bba:	4b0c      	ldr	r3, [pc, #48]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009bc2:	f043 0304 	orr.w	r3, r3, #4
 8009bc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009bca:	4b08      	ldr	r3, [pc, #32]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009bd0:	4a06      	ldr	r2, [pc, #24]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009bd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009bda:	4b04      	ldr	r3, [pc, #16]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009be0:	4a02      	ldr	r2, [pc, #8]	@ (8009bec <HAL_RCC_OscConfig+0x4dc>)
 8009be2:	f043 0301 	orr.w	r3, r3, #1
 8009be6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009bea:	e03a      	b.n	8009c62 <HAL_RCC_OscConfig+0x552>
 8009bec:	44020c00 	.word	0x44020c00
 8009bf0:	20000080 	.word	0x20000080
 8009bf4:	44020800 	.word	0x44020800
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	2b85      	cmp	r3, #133	@ 0x85
 8009bfe:	d118      	bne.n	8009c32 <HAL_RCC_OscConfig+0x522>
 8009c00:	4ba2      	ldr	r3, [pc, #648]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c06:	4aa1      	ldr	r2, [pc, #644]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c08:	f043 0304 	orr.w	r3, r3, #4
 8009c0c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009c10:	4b9e      	ldr	r3, [pc, #632]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c16:	4a9d      	ldr	r2, [pc, #628]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c1c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009c20:	4b9a      	ldr	r3, [pc, #616]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c26:	4a99      	ldr	r2, [pc, #612]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c28:	f043 0301 	orr.w	r3, r3, #1
 8009c2c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009c30:	e017      	b.n	8009c62 <HAL_RCC_OscConfig+0x552>
 8009c32:	4b96      	ldr	r3, [pc, #600]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c38:	4a94      	ldr	r2, [pc, #592]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c3a:	f023 0301 	bic.w	r3, r3, #1
 8009c3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009c42:	4b92      	ldr	r3, [pc, #584]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c48:	4a90      	ldr	r2, [pc, #576]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c4a:	f023 0304 	bic.w	r3, r3, #4
 8009c4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009c52:	4b8e      	ldr	r3, [pc, #568]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c58:	4a8c      	ldr	r2, [pc, #560]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d016      	beq.n	8009c98 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c6a:	f7fc fbbf 	bl	80063ec <HAL_GetTick>
 8009c6e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c70:	e00a      	b.n	8009c88 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009c72:	f7fc fbbb 	bl	80063ec <HAL_GetTick>
 8009c76:	4602      	mov	r2, r0
 8009c78:	697b      	ldr	r3, [r7, #20]
 8009c7a:	1ad3      	subs	r3, r2, r3
 8009c7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d901      	bls.n	8009c88 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	e175      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009c88:	4b80      	ldr	r3, [pc, #512]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009c8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009c8e:	f003 0302 	and.w	r3, r3, #2
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d0ed      	beq.n	8009c72 <HAL_RCC_OscConfig+0x562>
 8009c96:	e015      	b.n	8009cc4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c98:	f7fc fba8 	bl	80063ec <HAL_GetTick>
 8009c9c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009c9e:	e00a      	b.n	8009cb6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ca0:	f7fc fba4 	bl	80063ec <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e15e      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009cb6:	4b75      	ldr	r3, [pc, #468]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009cbc:	f003 0302 	and.w	r3, r3, #2
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1ed      	bne.n	8009ca0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0320 	and.w	r3, r3, #32
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d036      	beq.n	8009d3e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d019      	beq.n	8009d0c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009cd8:	4b6c      	ldr	r3, [pc, #432]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	4a6b      	ldr	r2, [pc, #428]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009cde:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009ce2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ce4:	f7fc fb82 	bl	80063ec <HAL_GetTick>
 8009ce8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009cea:	e008      	b.n	8009cfe <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8009cec:	f7fc fb7e 	bl	80063ec <HAL_GetTick>
 8009cf0:	4602      	mov	r2, r0
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	1ad3      	subs	r3, r2, r3
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d901      	bls.n	8009cfe <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8009cfa:	2303      	movs	r3, #3
 8009cfc:	e13a      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009cfe:	4b63      	ldr	r3, [pc, #396]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d0f0      	beq.n	8009cec <HAL_RCC_OscConfig+0x5dc>
 8009d0a:	e018      	b.n	8009d3e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009d0c:	4b5f      	ldr	r3, [pc, #380]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a5e      	ldr	r2, [pc, #376]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d18:	f7fc fb68 	bl	80063ec <HAL_GetTick>
 8009d1c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009d1e:	e008      	b.n	8009d32 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8009d20:	f7fc fb64 	bl	80063ec <HAL_GetTick>
 8009d24:	4602      	mov	r2, r0
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d901      	bls.n	8009d32 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e120      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009d32:	4b56      	ldr	r3, [pc, #344]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1f0      	bne.n	8009d20 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f000 8115 	beq.w	8009f72 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009d48:	69fb      	ldr	r3, [r7, #28]
 8009d4a:	2b18      	cmp	r3, #24
 8009d4c:	f000 80af 	beq.w	8009eae <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	f040 8086 	bne.w	8009e66 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8009d5a:	4b4c      	ldr	r3, [pc, #304]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	4a4b      	ldr	r2, [pc, #300]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d66:	f7fc fb41 	bl	80063ec <HAL_GetTick>
 8009d6a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009d6c:	e008      	b.n	8009d80 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009d6e:	f7fc fb3d 	bl	80063ec <HAL_GetTick>
 8009d72:	4602      	mov	r2, r0
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	1ad3      	subs	r3, r2, r3
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d901      	bls.n	8009d80 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8009d7c:	2303      	movs	r3, #3
 8009d7e:	e0f9      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009d80:	4b42      	ldr	r3, [pc, #264]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d1f0      	bne.n	8009d6e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8009d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d90:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009d94:	f023 0303 	bic.w	r3, r3, #3
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009da0:	0212      	lsls	r2, r2, #8
 8009da2:	430a      	orrs	r2, r1
 8009da4:	4939      	ldr	r1, [pc, #228]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009da6:	4313      	orrs	r3, r2
 8009da8:	628b      	str	r3, [r1, #40]	@ 0x28
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dae:	3b01      	subs	r3, #1
 8009db0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db8:	3b01      	subs	r3, #1
 8009dba:	025b      	lsls	r3, r3, #9
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	431a      	orrs	r2, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	041b      	lsls	r3, r3, #16
 8009dc8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009dcc:	431a      	orrs	r2, r3
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	061b      	lsls	r3, r3, #24
 8009dd6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009dda:	492c      	ldr	r1, [pc, #176]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8009de0:	4b2a      	ldr	r3, [pc, #168]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de4:	4a29      	ldr	r2, [pc, #164]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009de6:	f023 0310 	bic.w	r3, r3, #16
 8009dea:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009df0:	4a26      	ldr	r2, [pc, #152]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009df2:	00db      	lsls	r3, r3, #3
 8009df4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8009df6:	4b25      	ldr	r3, [pc, #148]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfa:	4a24      	ldr	r2, [pc, #144]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009dfc:	f043 0310 	orr.w	r3, r3, #16
 8009e00:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8009e02:	4b22      	ldr	r3, [pc, #136]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e06:	f023 020c 	bic.w	r2, r3, #12
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e0e:	491f      	ldr	r1, [pc, #124]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e10:	4313      	orrs	r3, r2
 8009e12:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8009e14:	4b1d      	ldr	r3, [pc, #116]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e18:	f023 0220 	bic.w	r2, r3, #32
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e20:	491a      	ldr	r1, [pc, #104]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e22:	4313      	orrs	r3, r2
 8009e24:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e26:	4b19      	ldr	r3, [pc, #100]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e2a:	4a18      	ldr	r2, [pc, #96]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e30:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8009e32:	4b16      	ldr	r3, [pc, #88]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a15      	ldr	r2, [pc, #84]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e3e:	f7fc fad5 	bl	80063ec <HAL_GetTick>
 8009e42:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009e44:	e008      	b.n	8009e58 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009e46:	f7fc fad1 	bl	80063ec <HAL_GetTick>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	697b      	ldr	r3, [r7, #20]
 8009e4e:	1ad3      	subs	r3, r2, r3
 8009e50:	2b02      	cmp	r3, #2
 8009e52:	d901      	bls.n	8009e58 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8009e54:	2303      	movs	r3, #3
 8009e56:	e08d      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009e58:	4b0c      	ldr	r3, [pc, #48]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d0f0      	beq.n	8009e46 <HAL_RCC_OscConfig+0x736>
 8009e64:	e085      	b.n	8009f72 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8009e66:	4b09      	ldr	r3, [pc, #36]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a08      	ldr	r2, [pc, #32]	@ (8009e8c <HAL_RCC_OscConfig+0x77c>)
 8009e6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009e70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e72:	f7fc fabb 	bl	80063ec <HAL_GetTick>
 8009e76:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009e78:	e00a      	b.n	8009e90 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8009e7a:	f7fc fab7 	bl	80063ec <HAL_GetTick>
 8009e7e:	4602      	mov	r2, r0
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	1ad3      	subs	r3, r2, r3
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d903      	bls.n	8009e90 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8009e88:	2303      	movs	r3, #3
 8009e8a:	e073      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
 8009e8c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8009e90:	4b3a      	ldr	r3, [pc, #232]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d1ee      	bne.n	8009e7a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8009e9c:	4b37      	ldr	r3, [pc, #220]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea0:	4a36      	ldr	r2, [pc, #216]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009ea2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8009ea6:	f023 0303 	bic.w	r3, r3, #3
 8009eaa:	6293      	str	r3, [r2, #40]	@ 0x28
 8009eac:	e061      	b.n	8009f72 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8009eae:	4b33      	ldr	r3, [pc, #204]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009eb4:	4b31      	ldr	r3, [pc, #196]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eb8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ebe:	2b01      	cmp	r3, #1
 8009ec0:	d031      	beq.n	8009f26 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	f003 0203 	and.w	r2, r3, #3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d12a      	bne.n	8009f26 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	0a1b      	lsrs	r3, r3, #8
 8009ed4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d122      	bne.n	8009f26 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eea:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d11a      	bne.n	8009f26 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	0a5b      	lsrs	r3, r3, #9
 8009ef4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d111      	bne.n	8009f26 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	0c1b      	lsrs	r3, r3, #16
 8009f06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f0e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d108      	bne.n	8009f26 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	0e1b      	lsrs	r3, r3, #24
 8009f18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f20:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d001      	beq.n	8009f2a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e024      	b.n	8009f74 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f2a:	4b14      	ldr	r3, [pc, #80]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f2e:	08db      	lsrs	r3, r3, #3
 8009f30:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d01a      	beq.n	8009f72 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8009f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f40:	4a0e      	ldr	r2, [pc, #56]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f42:	f023 0310 	bic.w	r3, r3, #16
 8009f46:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f48:	f7fc fa50 	bl	80063ec <HAL_GetTick>
 8009f4c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8009f4e:	bf00      	nop
 8009f50:	f7fc fa4c 	bl	80063ec <HAL_GetTick>
 8009f54:	4602      	mov	r2, r0
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d0f9      	beq.n	8009f50 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f60:	4a06      	ldr	r2, [pc, #24]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f62:	00db      	lsls	r3, r3, #3
 8009f64:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8009f66:	4b05      	ldr	r3, [pc, #20]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f6a:	4a04      	ldr	r2, [pc, #16]	@ (8009f7c <HAL_RCC_OscConfig+0x86c>)
 8009f6c:	f043 0310 	orr.w	r3, r3, #16
 8009f70:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8009f72:	2300      	movs	r3, #0
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3720      	adds	r7, #32
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}
 8009f7c:	44020c00 	.word	0x44020c00

08009f80 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d101      	bne.n	8009f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	e19e      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009f94:	4b83      	ldr	r3, [pc, #524]	@ (800a1a4 <HAL_RCC_ClockConfig+0x224>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f003 030f 	and.w	r3, r3, #15
 8009f9c:	683a      	ldr	r2, [r7, #0]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d910      	bls.n	8009fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fa2:	4b80      	ldr	r3, [pc, #512]	@ (800a1a4 <HAL_RCC_ClockConfig+0x224>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f023 020f 	bic.w	r2, r3, #15
 8009faa:	497e      	ldr	r1, [pc, #504]	@ (800a1a4 <HAL_RCC_ClockConfig+0x224>)
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	4313      	orrs	r3, r2
 8009fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fb2:	4b7c      	ldr	r3, [pc, #496]	@ (800a1a4 <HAL_RCC_ClockConfig+0x224>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 030f 	and.w	r3, r3, #15
 8009fba:	683a      	ldr	r2, [r7, #0]
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d001      	beq.n	8009fc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e186      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 0310 	and.w	r3, r3, #16
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d012      	beq.n	8009ff6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	695a      	ldr	r2, [r3, #20]
 8009fd4:	4b74      	ldr	r3, [pc, #464]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 8009fd6:	6a1b      	ldr	r3, [r3, #32]
 8009fd8:	0a1b      	lsrs	r3, r3, #8
 8009fda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d909      	bls.n	8009ff6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8009fe2:	4b71      	ldr	r3, [pc, #452]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 8009fe4:	6a1b      	ldr	r3, [r3, #32]
 8009fe6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	695b      	ldr	r3, [r3, #20]
 8009fee:	021b      	lsls	r3, r3, #8
 8009ff0:	496d      	ldr	r1, [pc, #436]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f003 0308 	and.w	r3, r3, #8
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d012      	beq.n	800a028 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	691a      	ldr	r2, [r3, #16]
 800a006:	4b68      	ldr	r3, [pc, #416]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	091b      	lsrs	r3, r3, #4
 800a00c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a010:	429a      	cmp	r2, r3
 800a012:	d909      	bls.n	800a028 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800a014:	4b64      	ldr	r3, [pc, #400]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a016:	6a1b      	ldr	r3, [r3, #32]
 800a018:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	691b      	ldr	r3, [r3, #16]
 800a020:	011b      	lsls	r3, r3, #4
 800a022:	4961      	ldr	r1, [pc, #388]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a024:	4313      	orrs	r3, r2
 800a026:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f003 0304 	and.w	r3, r3, #4
 800a030:	2b00      	cmp	r3, #0
 800a032:	d010      	beq.n	800a056 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68da      	ldr	r2, [r3, #12]
 800a038:	4b5b      	ldr	r3, [pc, #364]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a03a:	6a1b      	ldr	r3, [r3, #32]
 800a03c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a040:	429a      	cmp	r2, r3
 800a042:	d908      	bls.n	800a056 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800a044:	4b58      	ldr	r3, [pc, #352]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a046:	6a1b      	ldr	r3, [r3, #32]
 800a048:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	68db      	ldr	r3, [r3, #12]
 800a050:	4955      	ldr	r1, [pc, #340]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a052:	4313      	orrs	r3, r2
 800a054:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f003 0302 	and.w	r3, r3, #2
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d010      	beq.n	800a084 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	689a      	ldr	r2, [r3, #8]
 800a066:	4b50      	ldr	r3, [pc, #320]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a068:	6a1b      	ldr	r3, [r3, #32]
 800a06a:	f003 030f 	and.w	r3, r3, #15
 800a06e:	429a      	cmp	r2, r3
 800a070:	d908      	bls.n	800a084 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800a072:	4b4d      	ldr	r3, [pc, #308]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	f023 020f 	bic.w	r2, r3, #15
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	494a      	ldr	r1, [pc, #296]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a080:	4313      	orrs	r3, r2
 800a082:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	f000 8093 	beq.w	800a1b8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	2b03      	cmp	r3, #3
 800a098:	d107      	bne.n	800a0aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800a09a:	4b43      	ldr	r3, [pc, #268]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d121      	bne.n	800a0ea <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e113      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d107      	bne.n	800a0c2 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a0b2:	4b3d      	ldr	r3, [pc, #244]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d115      	bne.n	800a0ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e107      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d107      	bne.n	800a0da <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800a0ca:	4b37      	ldr	r3, [pc, #220]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d109      	bne.n	800a0ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e0fb      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0da:	4b33      	ldr	r3, [pc, #204]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f003 0302 	and.w	r3, r3, #2
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d101      	bne.n	800a0ea <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	e0f3      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800a0ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a0ec:	69db      	ldr	r3, [r3, #28]
 800a0ee:	f023 0203 	bic.w	r2, r3, #3
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	492c      	ldr	r1, [pc, #176]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0fc:	f7fc f976 	bl	80063ec <HAL_GetTick>
 800a100:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	2b03      	cmp	r3, #3
 800a108:	d112      	bne.n	800a130 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a10a:	e00a      	b.n	800a122 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800a10c:	f7fc f96e 	bl	80063ec <HAL_GetTick>
 800a110:	4602      	mov	r2, r0
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	1ad3      	subs	r3, r2, r3
 800a116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d901      	bls.n	800a122 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800a11e:	2303      	movs	r3, #3
 800a120:	e0d7      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a122:	4b21      	ldr	r3, [pc, #132]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a124:	69db      	ldr	r3, [r3, #28]
 800a126:	f003 0318 	and.w	r3, r3, #24
 800a12a:	2b18      	cmp	r3, #24
 800a12c:	d1ee      	bne.n	800a10c <HAL_RCC_ClockConfig+0x18c>
 800a12e:	e043      	b.n	800a1b8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	2b02      	cmp	r3, #2
 800a136:	d112      	bne.n	800a15e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800a138:	e00a      	b.n	800a150 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800a13a:	f7fc f957 	bl	80063ec <HAL_GetTick>
 800a13e:	4602      	mov	r2, r0
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	1ad3      	subs	r3, r2, r3
 800a144:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a148:	4293      	cmp	r3, r2
 800a14a:	d901      	bls.n	800a150 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	e0c0      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800a150:	4b15      	ldr	r3, [pc, #84]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a152:	69db      	ldr	r3, [r3, #28]
 800a154:	f003 0318 	and.w	r3, r3, #24
 800a158:	2b10      	cmp	r3, #16
 800a15a:	d1ee      	bne.n	800a13a <HAL_RCC_ClockConfig+0x1ba>
 800a15c:	e02c      	b.n	800a1b8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	2b01      	cmp	r3, #1
 800a164:	d122      	bne.n	800a1ac <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800a166:	e00a      	b.n	800a17e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800a168:	f7fc f940 	bl	80063ec <HAL_GetTick>
 800a16c:	4602      	mov	r2, r0
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	1ad3      	subs	r3, r2, r3
 800a172:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a176:	4293      	cmp	r3, r2
 800a178:	d901      	bls.n	800a17e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800a17a:	2303      	movs	r3, #3
 800a17c:	e0a9      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800a17e:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a8 <HAL_RCC_ClockConfig+0x228>)
 800a180:	69db      	ldr	r3, [r3, #28]
 800a182:	f003 0318 	and.w	r3, r3, #24
 800a186:	2b08      	cmp	r3, #8
 800a188:	d1ee      	bne.n	800a168 <HAL_RCC_ClockConfig+0x1e8>
 800a18a:	e015      	b.n	800a1b8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800a18c:	f7fc f92e 	bl	80063ec <HAL_GetTick>
 800a190:	4602      	mov	r2, r0
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d906      	bls.n	800a1ac <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	e097      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
 800a1a2:	bf00      	nop
 800a1a4:	40022000 	.word	0x40022000
 800a1a8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800a1ac:	4b4b      	ldr	r3, [pc, #300]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a1ae:	69db      	ldr	r3, [r3, #28]
 800a1b0:	f003 0318 	and.w	r3, r3, #24
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d1e9      	bne.n	800a18c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f003 0302 	and.w	r3, r3, #2
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d010      	beq.n	800a1e6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	689a      	ldr	r2, [r3, #8]
 800a1c8:	4b44      	ldr	r3, [pc, #272]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a1ca:	6a1b      	ldr	r3, [r3, #32]
 800a1cc:	f003 030f 	and.w	r3, r3, #15
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d208      	bcs.n	800a1e6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800a1d4:	4b41      	ldr	r3, [pc, #260]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a1d6:	6a1b      	ldr	r3, [r3, #32]
 800a1d8:	f023 020f 	bic.w	r2, r3, #15
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	493e      	ldr	r1, [pc, #248]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a1e6:	4b3e      	ldr	r3, [pc, #248]	@ (800a2e0 <HAL_RCC_ClockConfig+0x360>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f003 030f 	and.w	r3, r3, #15
 800a1ee:	683a      	ldr	r2, [r7, #0]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d210      	bcs.n	800a216 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1f4:	4b3a      	ldr	r3, [pc, #232]	@ (800a2e0 <HAL_RCC_ClockConfig+0x360>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f023 020f 	bic.w	r2, r3, #15
 800a1fc:	4938      	ldr	r1, [pc, #224]	@ (800a2e0 <HAL_RCC_ClockConfig+0x360>)
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	4313      	orrs	r3, r2
 800a202:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a204:	4b36      	ldr	r3, [pc, #216]	@ (800a2e0 <HAL_RCC_ClockConfig+0x360>)
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f003 030f 	and.w	r3, r3, #15
 800a20c:	683a      	ldr	r2, [r7, #0]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d001      	beq.n	800a216 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e05d      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f003 0304 	and.w	r3, r3, #4
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d010      	beq.n	800a244 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	68da      	ldr	r2, [r3, #12]
 800a226:	4b2d      	ldr	r3, [pc, #180]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a228:	6a1b      	ldr	r3, [r3, #32]
 800a22a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a22e:	429a      	cmp	r2, r3
 800a230:	d208      	bcs.n	800a244 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800a232:	4b2a      	ldr	r3, [pc, #168]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a234:	6a1b      	ldr	r3, [r3, #32]
 800a236:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	4927      	ldr	r1, [pc, #156]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a240:	4313      	orrs	r3, r2
 800a242:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0308 	and.w	r3, r3, #8
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d012      	beq.n	800a276 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	691a      	ldr	r2, [r3, #16]
 800a254:	4b21      	ldr	r3, [pc, #132]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a256:	6a1b      	ldr	r3, [r3, #32]
 800a258:	091b      	lsrs	r3, r3, #4
 800a25a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a25e:	429a      	cmp	r2, r3
 800a260:	d209      	bcs.n	800a276 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800a262:	4b1e      	ldr	r3, [pc, #120]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a264:	6a1b      	ldr	r3, [r3, #32]
 800a266:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	011b      	lsls	r3, r3, #4
 800a270:	491a      	ldr	r1, [pc, #104]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a272:	4313      	orrs	r3, r2
 800a274:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 0310 	and.w	r3, r3, #16
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d012      	beq.n	800a2a8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	695a      	ldr	r2, [r3, #20]
 800a286:	4b15      	ldr	r3, [pc, #84]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a288:	6a1b      	ldr	r3, [r3, #32]
 800a28a:	0a1b      	lsrs	r3, r3, #8
 800a28c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a290:	429a      	cmp	r2, r3
 800a292:	d209      	bcs.n	800a2a8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800a294:	4b11      	ldr	r3, [pc, #68]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a296:	6a1b      	ldr	r3, [r3, #32]
 800a298:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	695b      	ldr	r3, [r3, #20]
 800a2a0:	021b      	lsls	r3, r3, #8
 800a2a2:	490e      	ldr	r1, [pc, #56]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800a2a8:	f000 f822 	bl	800a2f0 <HAL_RCC_GetSysClockFreq>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	4b0b      	ldr	r3, [pc, #44]	@ (800a2dc <HAL_RCC_ClockConfig+0x35c>)
 800a2b0:	6a1b      	ldr	r3, [r3, #32]
 800a2b2:	f003 030f 	and.w	r3, r3, #15
 800a2b6:	490b      	ldr	r1, [pc, #44]	@ (800a2e4 <HAL_RCC_ClockConfig+0x364>)
 800a2b8:	5ccb      	ldrb	r3, [r1, r3]
 800a2ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a2be:	4a0a      	ldr	r2, [pc, #40]	@ (800a2e8 <HAL_RCC_ClockConfig+0x368>)
 800a2c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a2c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a2ec <HAL_RCC_ClockConfig+0x36c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fc f806 	bl	80062d8 <HAL_InitTick>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800a2d0:	7afb      	ldrb	r3, [r7, #11]
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
 800a2da:	bf00      	nop
 800a2dc:	44020c00 	.word	0x44020c00
 800a2e0:	40022000 	.word	0x40022000
 800a2e4:	08014880 	.word	0x08014880
 800a2e8:	20000000 	.word	0x20000000
 800a2ec:	20000080 	.word	0x20000080

0800a2f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b089      	sub	sp, #36	@ 0x24
 800a2f4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800a2f6:	4b8c      	ldr	r3, [pc, #560]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a2f8:	69db      	ldr	r3, [r3, #28]
 800a2fa:	f003 0318 	and.w	r3, r3, #24
 800a2fe:	2b08      	cmp	r3, #8
 800a300:	d102      	bne.n	800a308 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800a302:	4b8a      	ldr	r3, [pc, #552]	@ (800a52c <HAL_RCC_GetSysClockFreq+0x23c>)
 800a304:	61fb      	str	r3, [r7, #28]
 800a306:	e107      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a308:	4b87      	ldr	r3, [pc, #540]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a30a:	69db      	ldr	r3, [r3, #28]
 800a30c:	f003 0318 	and.w	r3, r3, #24
 800a310:	2b00      	cmp	r3, #0
 800a312:	d112      	bne.n	800a33a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800a314:	4b84      	ldr	r3, [pc, #528]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0320 	and.w	r3, r3, #32
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d009      	beq.n	800a334 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a320:	4b81      	ldr	r3, [pc, #516]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	08db      	lsrs	r3, r3, #3
 800a326:	f003 0303 	and.w	r3, r3, #3
 800a32a:	4a81      	ldr	r2, [pc, #516]	@ (800a530 <HAL_RCC_GetSysClockFreq+0x240>)
 800a32c:	fa22 f303 	lsr.w	r3, r2, r3
 800a330:	61fb      	str	r3, [r7, #28]
 800a332:	e0f1      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800a334:	4b7e      	ldr	r3, [pc, #504]	@ (800a530 <HAL_RCC_GetSysClockFreq+0x240>)
 800a336:	61fb      	str	r3, [r7, #28]
 800a338:	e0ee      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a33a:	4b7b      	ldr	r3, [pc, #492]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a33c:	69db      	ldr	r3, [r3, #28]
 800a33e:	f003 0318 	and.w	r3, r3, #24
 800a342:	2b10      	cmp	r3, #16
 800a344:	d102      	bne.n	800a34c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a346:	4b7b      	ldr	r3, [pc, #492]	@ (800a534 <HAL_RCC_GetSysClockFreq+0x244>)
 800a348:	61fb      	str	r3, [r7, #28]
 800a34a:	e0e5      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a34c:	4b76      	ldr	r3, [pc, #472]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a34e:	69db      	ldr	r3, [r3, #28]
 800a350:	f003 0318 	and.w	r3, r3, #24
 800a354:	2b18      	cmp	r3, #24
 800a356:	f040 80dd 	bne.w	800a514 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a35a:	4b73      	ldr	r3, [pc, #460]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a35c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a35e:	f003 0303 	and.w	r3, r3, #3
 800a362:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800a364:	4b70      	ldr	r3, [pc, #448]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a368:	0a1b      	lsrs	r3, r3, #8
 800a36a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a36e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a370:	4b6d      	ldr	r3, [pc, #436]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a374:	091b      	lsrs	r3, r3, #4
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800a37c:	4b6a      	ldr	r3, [pc, #424]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a37e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800a380:	08db      	lsrs	r3, r3, #3
 800a382:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 800a386:	68fa      	ldr	r2, [r7, #12]
 800a388:	fb02 f303 	mul.w	r3, r2, r3
 800a38c:	ee07 3a90 	vmov	s15, r3
 800a390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a394:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 80b7 	beq.w	800a50e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d003      	beq.n	800a3ae <HAL_RCC_GetSysClockFreq+0xbe>
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	2b03      	cmp	r3, #3
 800a3aa:	d056      	beq.n	800a45a <HAL_RCC_GetSysClockFreq+0x16a>
 800a3ac:	e077      	b.n	800a49e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800a3ae:	4b5e      	ldr	r3, [pc, #376]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f003 0320 	and.w	r3, r3, #32
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d02d      	beq.n	800a416 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a3ba:	4b5b      	ldr	r3, [pc, #364]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	08db      	lsrs	r3, r3, #3
 800a3c0:	f003 0303 	and.w	r3, r3, #3
 800a3c4:	4a5a      	ldr	r2, [pc, #360]	@ (800a530 <HAL_RCC_GetSysClockFreq+0x240>)
 800a3c6:	fa22 f303 	lsr.w	r3, r2, r3
 800a3ca:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	ee07 3a90 	vmov	s15, r3
 800a3d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	ee07 3a90 	vmov	s15, r3
 800a3dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3e4:	4b50      	ldr	r3, [pc, #320]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a3e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3ec:	ee07 3a90 	vmov	s15, r3
 800a3f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3f4:	ed97 6a02 	vldr	s12, [r7, #8]
 800a3f8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800a538 <HAL_RCC_GetSysClockFreq+0x248>
 800a3fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a400:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800a404:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a408:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a40c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a410:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800a414:	e065      	b.n	800a4e2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	ee07 3a90 	vmov	s15, r3
 800a41c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a420:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800a53c <HAL_RCC_GetSysClockFreq+0x24c>
 800a424:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a428:	4b3f      	ldr	r3, [pc, #252]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a42a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a42c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a430:	ee07 3a90 	vmov	s15, r3
 800a434:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800a438:	ed97 6a02 	vldr	s12, [r7, #8]
 800a43c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800a538 <HAL_RCC_GetSysClockFreq+0x248>
 800a440:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a444:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800a448:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a44c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a450:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a454:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800a458:	e043      	b.n	800a4e2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	ee07 3a90 	vmov	s15, r3
 800a460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a464:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800a540 <HAL_RCC_GetSysClockFreq+0x250>
 800a468:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a46c:	4b2e      	ldr	r3, [pc, #184]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a46e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a474:	ee07 3a90 	vmov	s15, r3
 800a478:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a47c:	ed97 6a02 	vldr	s12, [r7, #8]
 800a480:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800a538 <HAL_RCC_GetSysClockFreq+0x248>
 800a484:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a488:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a48c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a490:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a494:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a498:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800a49c:	e021      	b.n	800a4e2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	ee07 3a90 	vmov	s15, r3
 800a4a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4a8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a544 <HAL_RCC_GetSysClockFreq+0x254>
 800a4ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a4b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4b8:	ee07 3a90 	vmov	s15, r3
 800a4bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4c0:	ed97 6a02 	vldr	s12, [r7, #8]
 800a4c4:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800a538 <HAL_RCC_GetSysClockFreq+0x248>
 800a4c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a4cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a4d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4dc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800a4e0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800a4e2:	4b11      	ldr	r3, [pc, #68]	@ (800a528 <HAL_RCC_GetSysClockFreq+0x238>)
 800a4e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4e6:	0a5b      	lsrs	r3, r3, #9
 800a4e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	ee07 3a90 	vmov	s15, r3
 800a4f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a4fa:	edd7 6a06 	vldr	s13, [r7, #24]
 800a4fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a502:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a506:	ee17 3a90 	vmov	r3, s15
 800a50a:	61fb      	str	r3, [r7, #28]
 800a50c:	e004      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800a50e:	2300      	movs	r3, #0
 800a510:	61fb      	str	r3, [r7, #28]
 800a512:	e001      	b.n	800a518 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800a514:	4b06      	ldr	r3, [pc, #24]	@ (800a530 <HAL_RCC_GetSysClockFreq+0x240>)
 800a516:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800a518:	69fb      	ldr	r3, [r7, #28]
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3724      	adds	r7, #36	@ 0x24
 800a51e:	46bd      	mov	sp, r7
 800a520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a524:	4770      	bx	lr
 800a526:	bf00      	nop
 800a528:	44020c00 	.word	0x44020c00
 800a52c:	003d0900 	.word	0x003d0900
 800a530:	03d09000 	.word	0x03d09000
 800a534:	017d7840 	.word	0x017d7840
 800a538:	46000000 	.word	0x46000000
 800a53c:	4c742400 	.word	0x4c742400
 800a540:	4bbebc20 	.word	0x4bbebc20
 800a544:	4a742400 	.word	0x4a742400

0800a548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a54c:	f7ff fed0 	bl	800a2f0 <HAL_RCC_GetSysClockFreq>
 800a550:	4602      	mov	r2, r0
 800a552:	4b08      	ldr	r3, [pc, #32]	@ (800a574 <HAL_RCC_GetHCLKFreq+0x2c>)
 800a554:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800a556:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a55a:	4907      	ldr	r1, [pc, #28]	@ (800a578 <HAL_RCC_GetHCLKFreq+0x30>)
 800a55c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800a55e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800a562:	fa22 f303 	lsr.w	r3, r2, r3
 800a566:	4a05      	ldr	r2, [pc, #20]	@ (800a57c <HAL_RCC_GetHCLKFreq+0x34>)
 800a568:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800a56a:	4b04      	ldr	r3, [pc, #16]	@ (800a57c <HAL_RCC_GetHCLKFreq+0x34>)
 800a56c:	681b      	ldr	r3, [r3, #0]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	44020c00 	.word	0x44020c00
 800a578:	08014880 	.word	0x08014880
 800a57c:	20000000 	.word	0x20000000

0800a580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 800a584:	f7ff ffe0 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800a588:	4602      	mov	r2, r0
 800a58a:	4b06      	ldr	r3, [pc, #24]	@ (800a5a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a58c:	6a1b      	ldr	r3, [r3, #32]
 800a58e:	091b      	lsrs	r3, r3, #4
 800a590:	f003 0307 	and.w	r3, r3, #7
 800a594:	4904      	ldr	r1, [pc, #16]	@ (800a5a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a596:	5ccb      	ldrb	r3, [r1, r3]
 800a598:	f003 031f 	and.w	r3, r3, #31
 800a59c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	44020c00 	.word	0x44020c00
 800a5a8:	08014890 	.word	0x08014890

0800a5ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800a5b0:	f7ff ffca 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800a5b4:	4602      	mov	r2, r0
 800a5b6:	4b06      	ldr	r3, [pc, #24]	@ (800a5d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a5b8:	6a1b      	ldr	r3, [r3, #32]
 800a5ba:	0a1b      	lsrs	r3, r3, #8
 800a5bc:	f003 0307 	and.w	r3, r3, #7
 800a5c0:	4904      	ldr	r1, [pc, #16]	@ (800a5d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a5c2:	5ccb      	ldrb	r3, [r1, r3]
 800a5c4:	f003 031f 	and.w	r3, r3, #31
 800a5c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	44020c00 	.word	0x44020c00
 800a5d4:	08014890 	.word	0x08014890

0800a5d8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 800a5dc:	f7ff ffb4 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	4b06      	ldr	r3, [pc, #24]	@ (800a5fc <HAL_RCC_GetPCLK3Freq+0x24>)
 800a5e4:	6a1b      	ldr	r3, [r3, #32]
 800a5e6:	0b1b      	lsrs	r3, r3, #12
 800a5e8:	f003 0307 	and.w	r3, r3, #7
 800a5ec:	4904      	ldr	r1, [pc, #16]	@ (800a600 <HAL_RCC_GetPCLK3Freq+0x28>)
 800a5ee:	5ccb      	ldrb	r3, [r1, r3]
 800a5f0:	f003 031f 	and.w	r3, r3, #31
 800a5f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	44020c00 	.word	0x44020c00
 800a600:	08014890 	.word	0x08014890

0800a604 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800a604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a608:	b0d8      	sub	sp, #352	@ 0x160
 800a60a:	af00      	add	r7, sp, #0
 800a60c:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a610:	2300      	movs	r3, #0
 800a612:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a616:	2300      	movs	r3, #0
 800a618:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a61c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a624:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 800a628:	2500      	movs	r5, #0
 800a62a:	ea54 0305 	orrs.w	r3, r4, r5
 800a62e:	d00b      	beq.n	800a648 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800a630:	4bcd      	ldr	r3, [pc, #820]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a632:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a636:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800a63a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a63e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a640:	4ac9      	ldr	r2, [pc, #804]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a642:	430b      	orrs	r3, r1
 800a644:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a648:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a650:	f002 0801 	and.w	r8, r2, #1
 800a654:	f04f 0900 	mov.w	r9, #0
 800a658:	ea58 0309 	orrs.w	r3, r8, r9
 800a65c:	d042      	beq.n	800a6e4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800a65e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a664:	2b05      	cmp	r3, #5
 800a666:	d823      	bhi.n	800a6b0 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800a668:	a201      	add	r2, pc, #4	@ (adr r2, 800a670 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800a66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a66e:	bf00      	nop
 800a670:	0800a6b9 	.word	0x0800a6b9
 800a674:	0800a689 	.word	0x0800a689
 800a678:	0800a69d 	.word	0x0800a69d
 800a67c:	0800a6b9 	.word	0x0800a6b9
 800a680:	0800a6b9 	.word	0x0800a6b9
 800a684:	0800a6b9 	.word	0x0800a6b9
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a688:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a68c:	3308      	adds	r3, #8
 800a68e:	4618      	mov	r0, r3
 800a690:	f004 fee0 	bl	800f454 <RCCEx_PLL2_Config>
 800a694:	4603      	mov	r3, r0
 800a696:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800a69a:	e00e      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a69c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a6a0:	3330      	adds	r3, #48	@ 0x30
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f004 ff6e 	bl	800f584 <RCCEx_PLL3_Config>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800a6ae:	e004      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a6b6:	e000      	b.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 800a6b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6ba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d10c      	bne.n	800a6dc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800a6c2:	4ba9      	ldr	r3, [pc, #676]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a6c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a6c8:	f023 0107 	bic.w	r1, r3, #7
 800a6cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a6d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6d2:	4aa5      	ldr	r2, [pc, #660]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a6da:	e003      	b.n	800a6e4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6dc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a6e0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a6e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ec:	f002 0a02 	and.w	sl, r2, #2
 800a6f0:	f04f 0b00 	mov.w	fp, #0
 800a6f4:	ea5a 030b 	orrs.w	r3, sl, fp
 800a6f8:	f000 8088 	beq.w	800a80c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800a6fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a702:	2b28      	cmp	r3, #40	@ 0x28
 800a704:	d868      	bhi.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800a706:	a201      	add	r2, pc, #4	@ (adr r2, 800a70c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800a708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70c:	0800a7e1 	.word	0x0800a7e1
 800a710:	0800a7d9 	.word	0x0800a7d9
 800a714:	0800a7d9 	.word	0x0800a7d9
 800a718:	0800a7d9 	.word	0x0800a7d9
 800a71c:	0800a7d9 	.word	0x0800a7d9
 800a720:	0800a7d9 	.word	0x0800a7d9
 800a724:	0800a7d9 	.word	0x0800a7d9
 800a728:	0800a7d9 	.word	0x0800a7d9
 800a72c:	0800a7b1 	.word	0x0800a7b1
 800a730:	0800a7d9 	.word	0x0800a7d9
 800a734:	0800a7d9 	.word	0x0800a7d9
 800a738:	0800a7d9 	.word	0x0800a7d9
 800a73c:	0800a7d9 	.word	0x0800a7d9
 800a740:	0800a7d9 	.word	0x0800a7d9
 800a744:	0800a7d9 	.word	0x0800a7d9
 800a748:	0800a7d9 	.word	0x0800a7d9
 800a74c:	0800a7c5 	.word	0x0800a7c5
 800a750:	0800a7d9 	.word	0x0800a7d9
 800a754:	0800a7d9 	.word	0x0800a7d9
 800a758:	0800a7d9 	.word	0x0800a7d9
 800a75c:	0800a7d9 	.word	0x0800a7d9
 800a760:	0800a7d9 	.word	0x0800a7d9
 800a764:	0800a7d9 	.word	0x0800a7d9
 800a768:	0800a7d9 	.word	0x0800a7d9
 800a76c:	0800a7e1 	.word	0x0800a7e1
 800a770:	0800a7d9 	.word	0x0800a7d9
 800a774:	0800a7d9 	.word	0x0800a7d9
 800a778:	0800a7d9 	.word	0x0800a7d9
 800a77c:	0800a7d9 	.word	0x0800a7d9
 800a780:	0800a7d9 	.word	0x0800a7d9
 800a784:	0800a7d9 	.word	0x0800a7d9
 800a788:	0800a7d9 	.word	0x0800a7d9
 800a78c:	0800a7e1 	.word	0x0800a7e1
 800a790:	0800a7d9 	.word	0x0800a7d9
 800a794:	0800a7d9 	.word	0x0800a7d9
 800a798:	0800a7d9 	.word	0x0800a7d9
 800a79c:	0800a7d9 	.word	0x0800a7d9
 800a7a0:	0800a7d9 	.word	0x0800a7d9
 800a7a4:	0800a7d9 	.word	0x0800a7d9
 800a7a8:	0800a7d9 	.word	0x0800a7d9
 800a7ac:	0800a7e1 	.word	0x0800a7e1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a7b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7b4:	3308      	adds	r3, #8
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f004 fe4c 	bl	800f454 <RCCEx_PLL2_Config>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800a7c2:	e00e      	b.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a7c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7c8:	3330      	adds	r3, #48	@ 0x30
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f004 feda 	bl	800f584 <RCCEx_PLL3_Config>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800a7d6:	e004      	b.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a7de:	e000      	b.n	800a7e2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 800a7e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d10c      	bne.n	800a804 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800a7ea:	4b5f      	ldr	r3, [pc, #380]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a7ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a7f0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800a7f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a7f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7fa:	4a5b      	ldr	r2, [pc, #364]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a7fc:	430b      	orrs	r3, r1
 800a7fe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a802:	e003      	b.n	800a80c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a804:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a808:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a80c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a814:	f002 0304 	and.w	r3, r2, #4
 800a818:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800a81c:	2300      	movs	r3, #0
 800a81e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800a822:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 800a826:	460b      	mov	r3, r1
 800a828:	4313      	orrs	r3, r2
 800a82a:	d04e      	beq.n	800a8ca <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800a82c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a832:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a836:	d02c      	beq.n	800a892 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 800a838:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a83c:	d825      	bhi.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a83e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a842:	d028      	beq.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800a844:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a848:	d81f      	bhi.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a84a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a84c:	d025      	beq.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800a84e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a850:	d81b      	bhi.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a852:	2b80      	cmp	r3, #128	@ 0x80
 800a854:	d00f      	beq.n	800a876 <HAL_RCCEx_PeriphCLKConfig+0x272>
 800a856:	2b80      	cmp	r3, #128	@ 0x80
 800a858:	d817      	bhi.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d01f      	beq.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800a85e:	2b40      	cmp	r3, #64	@ 0x40
 800a860:	d113      	bne.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a862:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a866:	3308      	adds	r3, #8
 800a868:	4618      	mov	r0, r3
 800a86a:	f004 fdf3 	bl	800f454 <RCCEx_PLL2_Config>
 800a86e:	4603      	mov	r3, r0
 800a870:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800a874:	e014      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a876:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a87a:	3330      	adds	r3, #48	@ 0x30
 800a87c:	4618      	mov	r0, r3
 800a87e:	f004 fe81 	bl	800f584 <RCCEx_PLL3_Config>
 800a882:	4603      	mov	r3, r0
 800a884:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800a888:	e00a      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a890:	e006      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a892:	bf00      	nop
 800a894:	e004      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a896:	bf00      	nop
 800a898:	e002      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a89a:	bf00      	nop
 800a89c:	e000      	b.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800a89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10c      	bne.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 800a8a8:	4b2f      	ldr	r3, [pc, #188]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a8aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a8ae:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800a8b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8b8:	4a2b      	ldr	r2, [pc, #172]	@ (800a968 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800a8ba:	430b      	orrs	r3, r1
 800a8bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a8c0:	e003      	b.n	800a8ca <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a8c6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a8ca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f002 0308 	and.w	r3, r2, #8
 800a8d6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800a8da:	2300      	movs	r3, #0
 800a8dc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800a8e0:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	4313      	orrs	r3, r2
 800a8e8:	d056      	beq.n	800a998 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800a8ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a8ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a8f0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a8f4:	d031      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x356>
 800a8f6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a8fa:	d82a      	bhi.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a8fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a900:	d02d      	beq.n	800a95e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 800a902:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a906:	d824      	bhi.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a908:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a90c:	d029      	beq.n	800a962 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800a90e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a912:	d81e      	bhi.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a918:	d011      	beq.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800a91a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a91e:	d818      	bhi.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800a920:	2b00      	cmp	r3, #0
 800a922:	d023      	beq.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0x368>
 800a924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a928:	d113      	bne.n	800a952 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a92a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a92e:	3308      	adds	r3, #8
 800a930:	4618      	mov	r0, r3
 800a932:	f004 fd8f 	bl	800f454 <RCCEx_PLL2_Config>
 800a936:	4603      	mov	r3, r0
 800a938:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800a93c:	e017      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800a93e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a942:	3330      	adds	r3, #48	@ 0x30
 800a944:	4618      	mov	r0, r3
 800a946:	f004 fe1d 	bl	800f584 <RCCEx_PLL3_Config>
 800a94a:	4603      	mov	r3, r0
 800a94c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800a950:	e00d      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a952:	2301      	movs	r3, #1
 800a954:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800a958:	e009      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a95a:	bf00      	nop
 800a95c:	e007      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a95e:	bf00      	nop
 800a960:	e005      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800a962:	bf00      	nop
 800a964:	e003      	b.n	800a96e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800a966:	bf00      	nop
 800a968:	44020c00 	.word	0x44020c00
        break;
 800a96c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a96e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10c      	bne.n	800a990 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800a976:	4bbb      	ldr	r3, [pc, #748]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a978:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a97c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800a980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a984:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a986:	4ab7      	ldr	r2, [pc, #732]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800a988:	430b      	orrs	r3, r1
 800a98a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800a98e:	e003      	b.n	800a998 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a990:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800a994:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a998:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a0:	f002 0310 	and.w	r3, r2, #16
 800a9a4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800a9ae:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	d053      	beq.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 800a9b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a9bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a9c2:	d031      	beq.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800a9c4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a9c8:	d82a      	bhi.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a9ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9ce:	d02d      	beq.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a9d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a9d4:	d824      	bhi.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a9d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9da:	d029      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800a9dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a9e0:	d81e      	bhi.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a9e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9e6:	d011      	beq.n	800aa0c <HAL_RCCEx_PeriphCLKConfig+0x408>
 800a9e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a9ec:	d818      	bhi.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d020      	beq.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x430>
 800a9f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9f6:	d113      	bne.n	800aa20 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a9f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800a9fc:	3308      	adds	r3, #8
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f004 fd28 	bl	800f454 <RCCEx_PLL2_Config>
 800aa04:	4603      	mov	r3, r0
 800aa06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800aa0a:	e014      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aa0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa10:	3330      	adds	r3, #48	@ 0x30
 800aa12:	4618      	mov	r0, r3
 800aa14:	f004 fdb6 	bl	800f584 <RCCEx_PLL3_Config>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800aa1e:	e00a      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa20:	2301      	movs	r3, #1
 800aa22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aa26:	e006      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800aa28:	bf00      	nop
 800aa2a:	e004      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800aa2c:	bf00      	nop
 800aa2e:	e002      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800aa30:	bf00      	nop
 800aa32:	e000      	b.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800aa34:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d10c      	bne.n	800aa58 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800aa3e:	4b89      	ldr	r3, [pc, #548]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800aa40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aa44:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800aa48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa4e:	4a85      	ldr	r2, [pc, #532]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800aa50:	430b      	orrs	r3, r1
 800aa52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800aa56:	e003      	b.n	800aa60 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aa5c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800aa60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa68:	f002 0320 	and.w	r3, r2, #32
 800aa6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800aa70:	2300      	movs	r3, #0
 800aa72:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800aa76:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	d053      	beq.n	800ab28 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800aa80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aa84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa86:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800aa8a:	d031      	beq.n	800aaf0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800aa8c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800aa90:	d82a      	bhi.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800aa92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa96:	d02d      	beq.n	800aaf4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800aa98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa9c:	d824      	bhi.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800aa9e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800aaa2:	d029      	beq.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800aaa4:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800aaa8:	d81e      	bhi.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800aaaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aaae:	d011      	beq.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800aab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aab4:	d818      	bhi.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d020      	beq.n	800aafc <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800aaba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aabe:	d113      	bne.n	800aae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800aac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aac4:	3308      	adds	r3, #8
 800aac6:	4618      	mov	r0, r3
 800aac8:	f004 fcc4 	bl	800f454 <RCCEx_PLL2_Config>
 800aacc:	4603      	mov	r3, r0
 800aace:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800aad2:	e014      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aad4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aad8:	3330      	adds	r3, #48	@ 0x30
 800aada:	4618      	mov	r0, r3
 800aadc:	f004 fd52 	bl	800f584 <RCCEx_PLL3_Config>
 800aae0:	4603      	mov	r3, r0
 800aae2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800aae6:	e00a      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aae8:	2301      	movs	r3, #1
 800aaea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aaee:	e006      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800aaf0:	bf00      	nop
 800aaf2:	e004      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800aaf4:	bf00      	nop
 800aaf6:	e002      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800aaf8:	bf00      	nop
 800aafa:	e000      	b.n	800aafe <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800aafc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aafe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d10c      	bne.n	800ab20 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 800ab06:	4b57      	ldr	r3, [pc, #348]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800ab08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ab0c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 800ab10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab16:	4a53      	ldr	r2, [pc, #332]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800ab18:	430b      	orrs	r3, r1
 800ab1a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ab1e:	e003      	b.n	800ab28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab20:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ab24:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800ab28:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab30:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ab34:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800ab38:	2300      	movs	r3, #0
 800ab3a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800ab3e:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800ab42:	460b      	mov	r3, r1
 800ab44:	4313      	orrs	r3, r2
 800ab46:	d053      	beq.n	800abf0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 800ab48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab4e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800ab52:	d031      	beq.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 800ab54:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800ab58:	d82a      	bhi.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab5e:	d02d      	beq.n	800abbc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 800ab60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab64:	d824      	bhi.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab66:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ab6a:	d029      	beq.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800ab6c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ab70:	d81e      	bhi.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab72:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ab76:	d011      	beq.n	800ab9c <HAL_RCCEx_PeriphCLKConfig+0x598>
 800ab78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ab7c:	d818      	bhi.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d020      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ab82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ab86:	d113      	bne.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ab88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ab8c:	3308      	adds	r3, #8
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f004 fc60 	bl	800f454 <RCCEx_PLL2_Config>
 800ab94:	4603      	mov	r3, r0
 800ab96:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800ab9a:	e014      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ab9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aba0:	3330      	adds	r3, #48	@ 0x30
 800aba2:	4618      	mov	r0, r3
 800aba4:	f004 fcee 	bl	800f584 <RCCEx_PLL3_Config>
 800aba8:	4603      	mov	r3, r0
 800abaa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800abae:	e00a      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800abb0:	2301      	movs	r3, #1
 800abb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800abb6:	e006      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800abb8:	bf00      	nop
 800abba:	e004      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800abbc:	bf00      	nop
 800abbe:	e002      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800abc0:	bf00      	nop
 800abc2:	e000      	b.n	800abc6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800abc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d10c      	bne.n	800abe8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800abce:	4b25      	ldr	r3, [pc, #148]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800abd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800abd4:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 800abd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800abdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abde:	4a21      	ldr	r2, [pc, #132]	@ (800ac64 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800abe0:	430b      	orrs	r3, r1
 800abe2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800abe6:	e003      	b.n	800abf0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abe8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800abec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800abf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800abf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800abfc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800ac00:	2300      	movs	r3, #0
 800ac02:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800ac06:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800ac0a:	460b      	mov	r3, r1
 800ac0c:	4313      	orrs	r3, r2
 800ac0e:	d055      	beq.n	800acbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 800ac10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac16:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ac1a:	d033      	beq.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x680>
 800ac1c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800ac20:	d82c      	bhi.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800ac22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac26:	d02f      	beq.n	800ac88 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800ac28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ac2c:	d826      	bhi.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800ac2e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac32:	d02b      	beq.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x688>
 800ac34:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ac38:	d820      	bhi.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800ac3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac3e:	d013      	beq.n	800ac68 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800ac40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ac44:	d81a      	bhi.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d022      	beq.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800ac4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac4e:	d115      	bne.n	800ac7c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ac50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac54:	3308      	adds	r3, #8
 800ac56:	4618      	mov	r0, r3
 800ac58:	f004 fbfc 	bl	800f454 <RCCEx_PLL2_Config>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800ac62:	e016      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800ac64:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ac68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ac6c:	3330      	adds	r3, #48	@ 0x30
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f004 fc88 	bl	800f584 <RCCEx_PLL3_Config>
 800ac74:	4603      	mov	r3, r0
 800ac76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800ac7a:	e00a      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ac82:	e006      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ac84:	bf00      	nop
 800ac86:	e004      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ac88:	bf00      	nop
 800ac8a:	e002      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ac8c:	bf00      	nop
 800ac8e:	e000      	b.n	800ac92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800ac90:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d10c      	bne.n	800acb4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800ac9a:	4bbb      	ldr	r3, [pc, #748]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ac9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800aca0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800aca4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aca8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800acaa:	4ab7      	ldr	r2, [pc, #732]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800acac:	430b      	orrs	r3, r1
 800acae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800acb2:	e003      	b.n	800acbc <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acb4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800acb8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800acbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800acc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800acc8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800accc:	2300      	movs	r3, #0
 800acce:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800acd2:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 800acd6:	460b      	mov	r3, r1
 800acd8:	4313      	orrs	r3, r2
 800acda:	d053      	beq.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800acdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ace0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ace2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ace6:	d031      	beq.n	800ad4c <HAL_RCCEx_PeriphCLKConfig+0x748>
 800ace8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800acec:	d82a      	bhi.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800acee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800acf2:	d02d      	beq.n	800ad50 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 800acf4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800acf8:	d824      	bhi.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800acfa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800acfe:	d029      	beq.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x750>
 800ad00:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ad04:	d81e      	bhi.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ad06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad0a:	d011      	beq.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800ad0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ad10:	d818      	bhi.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d020      	beq.n	800ad58 <HAL_RCCEx_PeriphCLKConfig+0x754>
 800ad16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad1a:	d113      	bne.n	800ad44 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ad1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad20:	3308      	adds	r3, #8
 800ad22:	4618      	mov	r0, r3
 800ad24:	f004 fb96 	bl	800f454 <RCCEx_PLL2_Config>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800ad2e:	e014      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800ad30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad34:	3330      	adds	r3, #48	@ 0x30
 800ad36:	4618      	mov	r0, r3
 800ad38:	f004 fc24 	bl	800f584 <RCCEx_PLL3_Config>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 800ad42:	e00a      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad44:	2301      	movs	r3, #1
 800ad46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ad4a:	e006      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800ad4c:	bf00      	nop
 800ad4e:	e004      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800ad50:	bf00      	nop
 800ad52:	e002      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800ad54:	bf00      	nop
 800ad56:	e000      	b.n	800ad5a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800ad58:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10c      	bne.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 800ad62:	4b89      	ldr	r3, [pc, #548]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ad64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ad68:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ad6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ad72:	4a85      	ldr	r2, [pc, #532]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ad74:	430b      	orrs	r3, r1
 800ad76:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ad7a:	e003      	b.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ad80:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 800ad84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ad88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800ad90:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800ad94:	2300      	movs	r3, #0
 800ad96:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800ad9a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800ad9e:	460b      	mov	r3, r1
 800ada0:	4313      	orrs	r3, r2
 800ada2:	d055      	beq.n	800ae50 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 800ada4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ada8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800adac:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800adb0:	d031      	beq.n	800ae16 <HAL_RCCEx_PeriphCLKConfig+0x812>
 800adb2:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800adb6:	d82a      	bhi.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800adb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adbc:	d02d      	beq.n	800ae1a <HAL_RCCEx_PeriphCLKConfig+0x816>
 800adbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adc2:	d824      	bhi.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800adc4:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800adc8:	d029      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800adca:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800adce:	d81e      	bhi.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800add0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800add4:	d011      	beq.n	800adfa <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 800add6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800adda:	d818      	bhi.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800addc:	2b00      	cmp	r3, #0
 800adde:	d020      	beq.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 800ade0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ade4:	d113      	bne.n	800ae0e <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ade6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800adea:	3308      	adds	r3, #8
 800adec:	4618      	mov	r0, r3
 800adee:	f004 fb31 	bl	800f454 <RCCEx_PLL2_Config>
 800adf2:	4603      	mov	r3, r0
 800adf4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800adf8:	e014      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800adfa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800adfe:	3330      	adds	r3, #48	@ 0x30
 800ae00:	4618      	mov	r0, r3
 800ae02:	f004 fbbf 	bl	800f584 <RCCEx_PLL3_Config>
 800ae06:	4603      	mov	r3, r0
 800ae08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800ae0c:	e00a      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ae14:	e006      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800ae16:	bf00      	nop
 800ae18:	e004      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800ae1a:	bf00      	nop
 800ae1c:	e002      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800ae1e:	bf00      	nop
 800ae20:	e000      	b.n	800ae24 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 800ae22:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae24:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d10d      	bne.n	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 800ae2c:	4b56      	ldr	r3, [pc, #344]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ae2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ae32:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 800ae36:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae3e:	4a52      	ldr	r2, [pc, #328]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800ae40:	430b      	orrs	r3, r1
 800ae42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800ae46:	e003      	b.n	800ae50 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ae4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 800ae50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae58:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800ae5c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800ae60:	2300      	movs	r3, #0
 800ae62:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800ae66:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800ae6a:	460b      	mov	r3, r1
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	d044      	beq.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 800ae70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ae74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae78:	2b05      	cmp	r3, #5
 800ae7a:	d823      	bhi.n	800aec4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800ae7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae84 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800ae7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae82:	bf00      	nop
 800ae84:	0800aecd 	.word	0x0800aecd
 800ae88:	0800ae9d 	.word	0x0800ae9d
 800ae8c:	0800aeb1 	.word	0x0800aeb1
 800ae90:	0800aecd 	.word	0x0800aecd
 800ae94:	0800aecd 	.word	0x0800aecd
 800ae98:	0800aecd 	.word	0x0800aecd
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ae9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aea0:	3308      	adds	r3, #8
 800aea2:	4618      	mov	r0, r3
 800aea4:	f004 fad6 	bl	800f454 <RCCEx_PLL2_Config>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800aeae:	e00e      	b.n	800aece <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800aeb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aeb4:	3330      	adds	r3, #48	@ 0x30
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f004 fb64 	bl	800f584 <RCCEx_PLL3_Config>
 800aebc:	4603      	mov	r3, r0
 800aebe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800aec2:	e004      	b.n	800aece <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aec4:	2301      	movs	r3, #1
 800aec6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800aeca:	e000      	b.n	800aece <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 800aecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aece:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d10d      	bne.n	800aef2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 800aed6:	4b2c      	ldr	r3, [pc, #176]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aedc:	f023 0107 	bic.w	r1, r3, #7
 800aee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aee8:	4a27      	ldr	r2, [pc, #156]	@ (800af88 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800aeea:	430b      	orrs	r3, r1
 800aeec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800aef0:	e003      	b.n	800aefa <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aef2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800aef6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800aefa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800aefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af02:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800af06:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800af0a:	2300      	movs	r3, #0
 800af0c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800af10:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800af14:	460b      	mov	r3, r1
 800af16:	4313      	orrs	r3, r2
 800af18:	d04f      	beq.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 800af1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af22:	2b50      	cmp	r3, #80	@ 0x50
 800af24:	d029      	beq.n	800af7a <HAL_RCCEx_PeriphCLKConfig+0x976>
 800af26:	2b50      	cmp	r3, #80	@ 0x50
 800af28:	d823      	bhi.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800af2a:	2b40      	cmp	r3, #64	@ 0x40
 800af2c:	d027      	beq.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800af2e:	2b40      	cmp	r3, #64	@ 0x40
 800af30:	d81f      	bhi.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800af32:	2b30      	cmp	r3, #48	@ 0x30
 800af34:	d025      	beq.n	800af82 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 800af36:	2b30      	cmp	r3, #48	@ 0x30
 800af38:	d81b      	bhi.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800af3a:	2b20      	cmp	r3, #32
 800af3c:	d00f      	beq.n	800af5e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800af3e:	2b20      	cmp	r3, #32
 800af40:	d817      	bhi.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800af42:	2b00      	cmp	r3, #0
 800af44:	d022      	beq.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x988>
 800af46:	2b10      	cmp	r3, #16
 800af48:	d113      	bne.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800af4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af4e:	3308      	adds	r3, #8
 800af50:	4618      	mov	r0, r3
 800af52:	f004 fa7f 	bl	800f454 <RCCEx_PLL2_Config>
 800af56:	4603      	mov	r3, r0
 800af58:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800af5c:	e017      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800af5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800af62:	3330      	adds	r3, #48	@ 0x30
 800af64:	4618      	mov	r0, r3
 800af66:	f004 fb0d 	bl	800f584 <RCCEx_PLL3_Config>
 800af6a:	4603      	mov	r3, r0
 800af6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800af70:	e00d      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af72:	2301      	movs	r3, #1
 800af74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800af78:	e009      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800af7a:	bf00      	nop
 800af7c:	e007      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800af7e:	bf00      	nop
 800af80:	e005      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800af82:	bf00      	nop
 800af84:	e003      	b.n	800af8e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 800af86:	bf00      	nop
 800af88:	44020c00 	.word	0x44020c00
        break;
 800af8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af8e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800af92:	2b00      	cmp	r3, #0
 800af94:	d10d      	bne.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 800af96:	4baf      	ldr	r3, [pc, #700]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800af98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800af9c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800afa0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afa8:	4aaa      	ldr	r2, [pc, #680]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800afaa:	430b      	orrs	r3, r1
 800afac:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800afb0:	e003      	b.n	800afba <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afb2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800afb6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800afba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800afc6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800afca:	2300      	movs	r3, #0
 800afcc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800afd0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800afd4:	460b      	mov	r3, r1
 800afd6:	4313      	orrs	r3, r2
 800afd8:	d055      	beq.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800afda:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800afde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800afe2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800afe6:	d031      	beq.n	800b04c <HAL_RCCEx_PeriphCLKConfig+0xa48>
 800afe8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800afec:	d82a      	bhi.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800afee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aff2:	d02d      	beq.n	800b050 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800aff4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800aff8:	d824      	bhi.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800affa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800affe:	d029      	beq.n	800b054 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 800b000:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b004:	d81e      	bhi.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800b006:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b00a:	d011      	beq.n	800b030 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 800b00c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b010:	d818      	bhi.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800b012:	2b00      	cmp	r3, #0
 800b014:	d020      	beq.n	800b058 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 800b016:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b01a:	d113      	bne.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b01c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b020:	3308      	adds	r3, #8
 800b022:	4618      	mov	r0, r3
 800b024:	f004 fa16 	bl	800f454 <RCCEx_PLL2_Config>
 800b028:	4603      	mov	r3, r0
 800b02a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800b02e:	e014      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b030:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b034:	3330      	adds	r3, #48	@ 0x30
 800b036:	4618      	mov	r0, r3
 800b038:	f004 faa4 	bl	800f584 <RCCEx_PLL3_Config>
 800b03c:	4603      	mov	r3, r0
 800b03e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800b042:	e00a      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b044:	2301      	movs	r3, #1
 800b046:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b04a:	e006      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800b04c:	bf00      	nop
 800b04e:	e004      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800b050:	bf00      	nop
 800b052:	e002      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800b054:	bf00      	nop
 800b056:	e000      	b.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800b058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b05a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d10d      	bne.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800b062:	4b7c      	ldr	r3, [pc, #496]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b068:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b06c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b070:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b074:	4a77      	ldr	r2, [pc, #476]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b076:	430b      	orrs	r3, r1
 800b078:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b07c:	e003      	b.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b07e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b082:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b086:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b092:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b096:	2300      	movs	r3, #0
 800b098:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b09c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	d03d      	beq.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800b0a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b0aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b0b2:	d01b      	beq.n	800b0ec <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800b0b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b0b8:	d814      	bhi.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800b0ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0be:	d017      	beq.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800b0c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b0c4:	d80e      	bhi.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d014      	beq.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800b0ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b0ce:	d109      	bne.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b0d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b0d4:	3330      	adds	r3, #48	@ 0x30
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f004 fa54 	bl	800f584 <RCCEx_PLL3_Config>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 800b0e2:	e008      	b.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b0ea:	e004      	b.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800b0ec:	bf00      	nop
 800b0ee:	e002      	b.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800b0f0:	bf00      	nop
 800b0f2:	e000      	b.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800b0f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10d      	bne.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800b0fe:	4b55      	ldr	r3, [pc, #340]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b100:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b104:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b108:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b10c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b110:	4a50      	ldr	r2, [pc, #320]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b112:	430b      	orrs	r3, r1
 800b114:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b118:	e003      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b11a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b11e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800b122:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b12e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b132:	2300      	movs	r3, #0
 800b134:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b138:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4313      	orrs	r3, r2
 800b140:	d03d      	beq.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800b142:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b146:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b14a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b14e:	d01b      	beq.n	800b188 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 800b150:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b154:	d814      	bhi.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800b156:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b15a:	d017      	beq.n	800b18c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 800b15c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b160:	d80e      	bhi.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800b162:	2b00      	cmp	r3, #0
 800b164:	d014      	beq.n	800b190 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800b166:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b16a:	d109      	bne.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b16c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b170:	3330      	adds	r3, #48	@ 0x30
 800b172:	4618      	mov	r0, r3
 800b174:	f004 fa06 	bl	800f584 <RCCEx_PLL3_Config>
 800b178:	4603      	mov	r3, r0
 800b17a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800b17e:	e008      	b.n	800b192 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b186:	e004      	b.n	800b192 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800b188:	bf00      	nop
 800b18a:	e002      	b.n	800b192 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800b18c:	bf00      	nop
 800b18e:	e000      	b.n	800b192 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800b190:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b192:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b196:	2b00      	cmp	r3, #0
 800b198:	d10d      	bne.n	800b1b6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800b19a:	4b2e      	ldr	r3, [pc, #184]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b19c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b1a0:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800b1a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b1ac:	4a29      	ldr	r2, [pc, #164]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b1ae:	430b      	orrs	r3, r1
 800b1b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b1b4:	e003      	b.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1b6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b1ba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b1be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b1ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b1d4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b1d8:	460b      	mov	r3, r1
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	d040      	beq.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800b1de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b1e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b1ea:	d01b      	beq.n	800b224 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 800b1ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b1f0:	d814      	bhi.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800b1f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b1f6:	d017      	beq.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800b1f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b1fc:	d80e      	bhi.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d014      	beq.n	800b22c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800b202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b206:	d109      	bne.n	800b21c <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b20c:	3330      	adds	r3, #48	@ 0x30
 800b20e:	4618      	mov	r0, r3
 800b210:	f004 f9b8 	bl	800f584 <RCCEx_PLL3_Config>
 800b214:	4603      	mov	r3, r0
 800b216:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 800b21a:	e008      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b21c:	2301      	movs	r3, #1
 800b21e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b222:	e004      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800b224:	bf00      	nop
 800b226:	e002      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800b228:	bf00      	nop
 800b22a:	e000      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 800b22c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b22e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b232:	2b00      	cmp	r3, #0
 800b234:	d110      	bne.n	800b258 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800b236:	4b07      	ldr	r3, [pc, #28]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b23c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b240:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b244:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b248:	4a02      	ldr	r2, [pc, #8]	@ (800b254 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800b24a:	430b      	orrs	r3, r1
 800b24c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b250:	e006      	b.n	800b260 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800b252:	bf00      	nop
 800b254:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b258:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b25c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b260:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b268:	2100      	movs	r1, #0
 800b26a:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800b26e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b272:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b276:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4313      	orrs	r3, r2
 800b27e:	d03d      	beq.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800b280:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b284:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b288:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b28c:	d01b      	beq.n	800b2c6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800b28e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b292:	d814      	bhi.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800b294:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b298:	d017      	beq.n	800b2ca <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 800b29a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b29e:	d80e      	bhi.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d014      	beq.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800b2a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b2a8:	d109      	bne.n	800b2be <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b2aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b2ae:	3330      	adds	r3, #48	@ 0x30
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f004 f967 	bl	800f584 <RCCEx_PLL3_Config>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 800b2bc:	e008      	b.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b2c4:	e004      	b.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800b2c6:	bf00      	nop
 800b2c8:	e002      	b.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800b2ca:	bf00      	nop
 800b2cc:	e000      	b.n	800b2d0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800b2ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d10d      	bne.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800b2d8:	4bbe      	ldr	r3, [pc, #760]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b2da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b2de:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b2e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b2e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b2ea:	4aba      	ldr	r2, [pc, #744]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b2ec:	430b      	orrs	r3, r1
 800b2ee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b2f2:	e003      	b.n	800b2fc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2f4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b2f8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 800b2fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b304:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b308:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b30c:	2300      	movs	r3, #0
 800b30e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b312:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b316:	460b      	mov	r3, r1
 800b318:	4313      	orrs	r3, r2
 800b31a:	d035      	beq.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 800b31c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b320:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b324:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b328:	d015      	beq.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 800b32a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b32e:	d80e      	bhi.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b330:	2b00      	cmp	r3, #0
 800b332:	d012      	beq.n	800b35a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 800b334:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b338:	d109      	bne.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b33a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b33e:	3330      	adds	r3, #48	@ 0x30
 800b340:	4618      	mov	r0, r3
 800b342:	f004 f91f 	bl	800f584 <RCCEx_PLL3_Config>
 800b346:	4603      	mov	r3, r0
 800b348:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 800b34c:	e006      	b.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b34e:	2301      	movs	r3, #1
 800b350:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b354:	e002      	b.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800b356:	bf00      	nop
 800b358:	e000      	b.n	800b35c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800b35a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b35c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b360:	2b00      	cmp	r3, #0
 800b362:	d10d      	bne.n	800b380 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800b364:	4b9b      	ldr	r3, [pc, #620]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b366:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b36a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800b36e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b372:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b376:	4a97      	ldr	r2, [pc, #604]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b378:	430b      	orrs	r3, r1
 800b37a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800b37e:	e003      	b.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b380:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b384:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b388:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b390:	2100      	movs	r1, #0
 800b392:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 800b396:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b39a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b39e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b3a2:	460b      	mov	r3, r1
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	d00e      	beq.n	800b3c6 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 800b3a8:	4b8a      	ldr	r3, [pc, #552]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b3aa:	69db      	ldr	r3, [r3, #28]
 800b3ac:	4a89      	ldr	r2, [pc, #548]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b3ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b3b2:	61d3      	str	r3, [r2, #28]
 800b3b4:	4b87      	ldr	r3, [pc, #540]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b3b6:	69d9      	ldr	r1, [r3, #28]
 800b3b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3bc:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800b3c0:	4a84      	ldr	r2, [pc, #528]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b3c2:	430b      	orrs	r3, r1
 800b3c4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b3c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b3d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b3dc:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	d055      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 800b3e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b3ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b3ee:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b3f2:	d031      	beq.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 800b3f4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800b3f8:	d82a      	bhi.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b3fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3fe:	d02d      	beq.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800b400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b404:	d824      	bhi.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b406:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b40a:	d029      	beq.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800b40c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b410:	d81e      	bhi.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b416:	d011      	beq.n	800b43c <HAL_RCCEx_PeriphCLKConfig+0xe38>
 800b418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b41c:	d818      	bhi.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d020      	beq.n	800b464 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 800b422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b426:	d113      	bne.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b42c:	3308      	adds	r3, #8
 800b42e:	4618      	mov	r0, r3
 800b430:	f004 f810 	bl	800f454 <RCCEx_PLL2_Config>
 800b434:	4603      	mov	r3, r0
 800b436:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800b43a:	e014      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b43c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b440:	3330      	adds	r3, #48	@ 0x30
 800b442:	4618      	mov	r0, r3
 800b444:	f004 f89e 	bl	800f584 <RCCEx_PLL3_Config>
 800b448:	4603      	mov	r3, r0
 800b44a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800b44e:	e00a      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b450:	2301      	movs	r3, #1
 800b452:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b456:	e006      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b458:	bf00      	nop
 800b45a:	e004      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b45c:	bf00      	nop
 800b45e:	e002      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b460:	bf00      	nop
 800b462:	e000      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800b464:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b466:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d10d      	bne.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800b46e:	4b59      	ldr	r3, [pc, #356]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b470:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b474:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800b478:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b47c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b480:	4a54      	ldr	r2, [pc, #336]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b482:	430b      	orrs	r3, r1
 800b484:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b488:	e003      	b.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b48a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b48e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b492:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b49e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b4a8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	d055      	beq.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800b4b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b4b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b4ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b4be:	d031      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800b4c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b4c4:	d82a      	bhi.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b4c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4ca:	d02d      	beq.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 800b4cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b4d0:	d824      	bhi.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b4d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4d6:	d029      	beq.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0xf28>
 800b4d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b4dc:	d81e      	bhi.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b4de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4e2:	d011      	beq.n	800b508 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 800b4e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4e8:	d818      	bhi.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d020      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b4ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4f2:	d113      	bne.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b4f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b4f8:	3308      	adds	r3, #8
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f003 ffaa 	bl	800f454 <RCCEx_PLL2_Config>
 800b500:	4603      	mov	r3, r0
 800b502:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800b506:	e014      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b508:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b50c:	3330      	adds	r3, #48	@ 0x30
 800b50e:	4618      	mov	r0, r3
 800b510:	f004 f838 	bl	800f584 <RCCEx_PLL3_Config>
 800b514:	4603      	mov	r3, r0
 800b516:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800b51a:	e00a      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b51c:	2301      	movs	r3, #1
 800b51e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b522:	e006      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b524:	bf00      	nop
 800b526:	e004      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b528:	bf00      	nop
 800b52a:	e002      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b52c:	bf00      	nop
 800b52e:	e000      	b.n	800b532 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800b530:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b532:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b536:	2b00      	cmp	r3, #0
 800b538:	d10d      	bne.n	800b556 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800b53a:	4b26      	ldr	r3, [pc, #152]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b53c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b540:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b544:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b548:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b54c:	4a21      	ldr	r2, [pc, #132]	@ (800b5d4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800b54e:	430b      	orrs	r3, r1
 800b550:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b554:	e003      	b.n	800b55e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b556:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b55a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800b55e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b566:	2100      	movs	r1, #0
 800b568:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 800b56c:	f003 0320 	and.w	r3, r3, #32
 800b570:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b574:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b578:	460b      	mov	r3, r1
 800b57a:	4313      	orrs	r3, r2
 800b57c:	d057      	beq.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800b57e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b582:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b586:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b58a:	d033      	beq.n	800b5f4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800b58c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b590:	d82c      	bhi.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b592:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b596:	d02f      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 800b598:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b59c:	d826      	bhi.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b59e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b5a2:	d02b      	beq.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800b5a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b5a8:	d820      	bhi.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b5aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5ae:	d013      	beq.n	800b5d8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b5b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b5b4:	d81a      	bhi.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d022      	beq.n	800b600 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800b5ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b5be:	d115      	bne.n	800b5ec <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b5c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b5c4:	3308      	adds	r3, #8
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f003 ff44 	bl	800f454 <RCCEx_PLL2_Config>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800b5d2:	e016      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800b5d4:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b5d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b5dc:	3330      	adds	r3, #48	@ 0x30
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f003 ffd0 	bl	800f584 <RCCEx_PLL3_Config>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800b5ea:	e00a      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5ec:	2301      	movs	r3, #1
 800b5ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b5f2:	e006      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b5f4:	bf00      	nop
 800b5f6:	e004      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b5f8:	bf00      	nop
 800b5fa:	e002      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b5fc:	bf00      	nop
 800b5fe:	e000      	b.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 800b600:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b602:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b606:	2b00      	cmp	r3, #0
 800b608:	d10d      	bne.n	800b626 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 800b60a:	4bbb      	ldr	r3, [pc, #748]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b60c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b610:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b614:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b618:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b61c:	4ab6      	ldr	r2, [pc, #728]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b61e:	430b      	orrs	r3, r1
 800b620:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b624:	e003      	b.n	800b62e <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b626:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b62a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800b62e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b636:	2100      	movs	r1, #0
 800b638:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800b63c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b644:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b648:	460b      	mov	r3, r1
 800b64a:	4313      	orrs	r3, r2
 800b64c:	d055      	beq.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800b64e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b652:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b656:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b65a:	d031      	beq.n	800b6c0 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800b65c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b660:	d82a      	bhi.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b662:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b666:	d02d      	beq.n	800b6c4 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 800b668:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b66c:	d824      	bhi.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b66e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b672:	d029      	beq.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800b674:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b678:	d81e      	bhi.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b67a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b67e:	d011      	beq.n	800b6a4 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800b680:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b684:	d818      	bhi.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800b686:	2b00      	cmp	r3, #0
 800b688:	d020      	beq.n	800b6cc <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800b68a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b68e:	d113      	bne.n	800b6b8 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b690:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b694:	3308      	adds	r3, #8
 800b696:	4618      	mov	r0, r3
 800b698:	f003 fedc 	bl	800f454 <RCCEx_PLL2_Config>
 800b69c:	4603      	mov	r3, r0
 800b69e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800b6a2:	e014      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b6a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6a8:	3330      	adds	r3, #48	@ 0x30
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f003 ff6a 	bl	800f584 <RCCEx_PLL3_Config>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800b6b6:	e00a      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6b8:	2301      	movs	r3, #1
 800b6ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b6be:	e006      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b6c0:	bf00      	nop
 800b6c2:	e004      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b6c4:	bf00      	nop
 800b6c6:	e002      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b6c8:	bf00      	nop
 800b6ca:	e000      	b.n	800b6ce <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800b6cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d10d      	bne.n	800b6f2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800b6d6:	4b88      	ldr	r3, [pc, #544]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b6d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b6dc:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 800b6e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b6e8:	4a83      	ldr	r2, [pc, #524]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b6ea:	430b      	orrs	r3, r1
 800b6ec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b6f0:	e003      	b.n	800b6fa <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b6f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 800b6fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b702:	2100      	movs	r1, #0
 800b704:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800b708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b70c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b710:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b714:	460b      	mov	r3, r1
 800b716:	4313      	orrs	r3, r2
 800b718:	d055      	beq.n	800b7c6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 800b71a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b71e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b722:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b726:	d031      	beq.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 800b728:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b72c:	d82a      	bhi.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b72e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b732:	d02d      	beq.n	800b790 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 800b734:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b738:	d824      	bhi.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b73a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b73e:	d029      	beq.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800b740:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b744:	d81e      	bhi.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b746:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b74a:	d011      	beq.n	800b770 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 800b74c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b750:	d818      	bhi.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800b752:	2b00      	cmp	r3, #0
 800b754:	d020      	beq.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800b756:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b75a:	d113      	bne.n	800b784 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b75c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b760:	3308      	adds	r3, #8
 800b762:	4618      	mov	r0, r3
 800b764:	f003 fe76 	bl	800f454 <RCCEx_PLL2_Config>
 800b768:	4603      	mov	r3, r0
 800b76a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800b76e:	e014      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b770:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b774:	3330      	adds	r3, #48	@ 0x30
 800b776:	4618      	mov	r0, r3
 800b778:	f003 ff04 	bl	800f584 <RCCEx_PLL3_Config>
 800b77c:	4603      	mov	r3, r0
 800b77e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800b782:	e00a      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b784:	2301      	movs	r3, #1
 800b786:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b78a:	e006      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b78c:	bf00      	nop
 800b78e:	e004      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b790:	bf00      	nop
 800b792:	e002      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b794:	bf00      	nop
 800b796:	e000      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800b798:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b79a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d10d      	bne.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800b7a2:	4b55      	ldr	r3, [pc, #340]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b7a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b7a8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b7ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b7b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b7b4:	4a50      	ldr	r2, [pc, #320]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b7b6:	430b      	orrs	r3, r1
 800b7b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b7bc:	e003      	b.n	800b7c6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b7c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800b7c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ce:	2100      	movs	r1, #0
 800b7d0:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 800b7d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7d8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b7dc:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b7e0:	460b      	mov	r3, r1
 800b7e2:	4313      	orrs	r3, r2
 800b7e4:	d055      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 800b7e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b7ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b7ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7f2:	d031      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 800b7f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7f8:	d82a      	bhi.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b7fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7fe:	d02d      	beq.n	800b85c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 800b800:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b804:	d824      	bhi.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b806:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b80a:	d029      	beq.n	800b860 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 800b80c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b810:	d81e      	bhi.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b816:	d011      	beq.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0x1238>
 800b818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b81c:	d818      	bhi.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d020      	beq.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 800b822:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b826:	d113      	bne.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b828:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b82c:	3308      	adds	r3, #8
 800b82e:	4618      	mov	r0, r3
 800b830:	f003 fe10 	bl	800f454 <RCCEx_PLL2_Config>
 800b834:	4603      	mov	r3, r0
 800b836:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800b83a:	e014      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b83c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b840:	3330      	adds	r3, #48	@ 0x30
 800b842:	4618      	mov	r0, r3
 800b844:	f003 fe9e 	bl	800f584 <RCCEx_PLL3_Config>
 800b848:	4603      	mov	r3, r0
 800b84a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800b84e:	e00a      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b850:	2301      	movs	r3, #1
 800b852:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b856:	e006      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b858:	bf00      	nop
 800b85a:	e004      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b85c:	bf00      	nop
 800b85e:	e002      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b860:	bf00      	nop
 800b862:	e000      	b.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800b864:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b866:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d10d      	bne.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800b86e:	4b22      	ldr	r3, [pc, #136]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b870:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b874:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b87c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800b880:	4a1d      	ldr	r2, [pc, #116]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b882:	430b      	orrs	r3, r1
 800b884:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800b888:	e003      	b.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b88a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b88e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b892:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b89e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b8a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	d055      	beq.n	800b95e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800b8b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b8b6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b8ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b8be:	d035      	beq.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800b8c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b8c4:	d82e      	bhi.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b8c6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b8ca:	d031      	beq.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800b8cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b8d0:	d828      	bhi.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b8d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8d6:	d01b      	beq.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 800b8d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8dc:	d822      	bhi.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d003      	beq.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 800b8e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b8e6:	d009      	beq.n	800b8fc <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 800b8e8:	e01c      	b.n	800b924 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8ea:	4b03      	ldr	r3, [pc, #12]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b8ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8ee:	4a02      	ldr	r2, [pc, #8]	@ (800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800b8f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8f4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b8f6:	e01c      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 800b8f8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b8fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b900:	3308      	adds	r3, #8
 800b902:	4618      	mov	r0, r3
 800b904:	f003 fda6 	bl	800f454 <RCCEx_PLL2_Config>
 800b908:	4603      	mov	r3, r0
 800b90a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b90e:	e010      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b910:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b914:	3330      	adds	r3, #48	@ 0x30
 800b916:	4618      	mov	r0, r3
 800b918:	f003 fe34 	bl	800f584 <RCCEx_PLL3_Config>
 800b91c:	4603      	mov	r3, r0
 800b91e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b922:	e006      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b924:	2301      	movs	r3, #1
 800b926:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b92a:	e002      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800b92c:	bf00      	nop
 800b92e:	e000      	b.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800b930:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b932:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10d      	bne.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800b93a:	4bc3      	ldr	r3, [pc, #780]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b93c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b940:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b944:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b948:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b94c:	4abe      	ldr	r2, [pc, #760]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b94e:	430b      	orrs	r3, r1
 800b950:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800b954:	e003      	b.n	800b95e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b956:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b95a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800b95e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b966:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b96a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b96e:	2300      	movs	r3, #0
 800b970:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b974:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b978:	460b      	mov	r3, r1
 800b97a:	4313      	orrs	r3, r2
 800b97c:	d051      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800b97e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b982:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800b986:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b98a:	d033      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800b98c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b990:	d82c      	bhi.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b992:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b996:	d02d      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800b998:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800b99c:	d826      	bhi.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b99e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9a2:	d019      	beq.n	800b9d8 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800b9a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9a8:	d820      	bhi.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d003      	beq.n	800b9b6 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800b9ae:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b9b2:	d007      	beq.n	800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800b9b4:	e01a      	b.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9b6:	4ba4      	ldr	r3, [pc, #656]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b9b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9ba:	4aa3      	ldr	r2, [pc, #652]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800b9bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9c0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b9c2:	e018      	b.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800b9c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9c8:	3308      	adds	r3, #8
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f003 fd42 	bl	800f454 <RCCEx_PLL2_Config>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b9d6:	e00e      	b.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800b9d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b9dc:	3330      	adds	r3, #48	@ 0x30
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f003 fdd0 	bl	800f584 <RCCEx_PLL3_Config>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800b9ea:	e004      	b.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800b9f2:	e000      	b.n	800b9f6 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 800b9f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d10d      	bne.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800b9fe:	4b92      	ldr	r3, [pc, #584]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800ba00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ba04:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 800ba08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba0c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ba10:	4a8d      	ldr	r2, [pc, #564]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800ba12:	430b      	orrs	r3, r1
 800ba14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800ba18:	e003      	b.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ba1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800ba22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800ba2e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ba30:	2300      	movs	r3, #0
 800ba32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ba34:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ba38:	460b      	mov	r3, r1
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	d032      	beq.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800ba3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba42:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800ba46:	2b05      	cmp	r3, #5
 800ba48:	d80f      	bhi.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x1466>
 800ba4a:	2b03      	cmp	r3, #3
 800ba4c:	d211      	bcs.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 800ba4e:	2b01      	cmp	r3, #1
 800ba50:	d911      	bls.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800ba52:	2b02      	cmp	r3, #2
 800ba54:	d109      	bne.n	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800ba56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba5a:	3308      	adds	r3, #8
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f003 fcf9 	bl	800f454 <RCCEx_PLL2_Config>
 800ba62:	4603      	mov	r3, r0
 800ba64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ba68:	e006      	b.n	800ba78 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800ba70:	e002      	b.n	800ba78 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800ba72:	bf00      	nop
 800ba74:	e000      	b.n	800ba78 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800ba76:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d10d      	bne.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800ba80:	4b71      	ldr	r3, [pc, #452]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800ba82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ba86:	f023 0107 	bic.w	r1, r3, #7
 800ba8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800ba8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800ba92:	4a6d      	ldr	r2, [pc, #436]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800ba94:	430b      	orrs	r3, r1
 800ba96:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800ba9a:	e003      	b.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba9c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800baa0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 800baa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800baa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baac:	2100      	movs	r1, #0
 800baae:	6739      	str	r1, [r7, #112]	@ 0x70
 800bab0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bab4:	677b      	str	r3, [r7, #116]	@ 0x74
 800bab6:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800baba:	460b      	mov	r3, r1
 800babc:	4313      	orrs	r3, r2
 800babe:	d024      	beq.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800bac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bac4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d005      	beq.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800bacc:	2b08      	cmp	r3, #8
 800bace:	d005      	beq.n	800badc <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bad6:	e002      	b.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800bad8:	bf00      	nop
 800bada:	e000      	b.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800badc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bade:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10d      	bne.n	800bb02 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800bae6:	4b58      	ldr	r3, [pc, #352]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bae8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800baec:	f023 0108 	bic.w	r1, r3, #8
 800baf0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800baf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800baf8:	4a53      	ldr	r2, [pc, #332]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bafa:	430b      	orrs	r3, r1
 800bafc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800bb00:	e003      	b.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb02:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bb06:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bb0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800bb16:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb18:	2300      	movs	r3, #0
 800bb1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bb1c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800bb20:	460b      	mov	r3, r1
 800bb22:	4313      	orrs	r3, r2
 800bb24:	f000 80b9 	beq.w	800bc9a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800bb28:	4b48      	ldr	r3, [pc, #288]	@ (800bc4c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800bb2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb2c:	4a47      	ldr	r2, [pc, #284]	@ (800bc4c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800bb2e:	f043 0301 	orr.w	r3, r3, #1
 800bb32:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bb34:	f7fa fc5a 	bl	80063ec <HAL_GetTick>
 800bb38:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800bb3c:	e00b      	b.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb3e:	f7fa fc55 	bl	80063ec <HAL_GetTick>
 800bb42:	4602      	mov	r2, r0
 800bb44:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800bb48:	1ad3      	subs	r3, r2, r3
 800bb4a:	2b02      	cmp	r3, #2
 800bb4c:	d903      	bls.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 800bb4e:	2303      	movs	r3, #3
 800bb50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bb54:	e005      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800bb56:	4b3d      	ldr	r3, [pc, #244]	@ (800bc4c <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 800bb58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb5a:	f003 0301 	and.w	r3, r3, #1
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d0ed      	beq.n	800bb3e <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800bb62:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	f040 8093 	bne.w	800bc92 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bb6c:	4b36      	ldr	r3, [pc, #216]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bb6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bb72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb76:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800bb7a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d023      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800bb82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bb86:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800bb8a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d01b      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bb92:	4b2d      	ldr	r3, [pc, #180]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bb94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bb98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb9c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bba0:	4b29      	ldr	r3, [pc, #164]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bba6:	4a28      	ldr	r2, [pc, #160]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bbac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bbb0:	4b25      	ldr	r3, [pc, #148]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bbb2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bbb6:	4a24      	ldr	r2, [pc, #144]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bbb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbbc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bbc0:	4a21      	ldr	r2, [pc, #132]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bbc2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bbc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bbca:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800bbce:	f003 0301 	and.w	r3, r3, #1
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d019      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbd6:	f7fa fc09 	bl	80063ec <HAL_GetTick>
 800bbda:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bbde:	e00d      	b.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbe0:	f7fa fc04 	bl	80063ec <HAL_GetTick>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800bbea:	1ad2      	subs	r2, r2, r3
 800bbec:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	d903      	bls.n	800bbfc <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 800bbf4:	2303      	movs	r3, #3
 800bbf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800bbfa:	e006      	b.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bbfc:	4b12      	ldr	r3, [pc, #72]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bbfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bc02:	f003 0302 	and.w	r3, r3, #2
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d0ea      	beq.n	800bbe0 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800bc0a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d13a      	bne.n	800bc88 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800bc12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc16:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800bc1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc22:	d115      	bne.n	800bc50 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 800bc24:	4b08      	ldr	r3, [pc, #32]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bc26:	69db      	ldr	r3, [r3, #28]
 800bc28:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bc2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc30:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800bc34:	091b      	lsrs	r3, r3, #4
 800bc36:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800bc3a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800bc3e:	4a02      	ldr	r2, [pc, #8]	@ (800bc48 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800bc40:	430b      	orrs	r3, r1
 800bc42:	61d3      	str	r3, [r2, #28]
 800bc44:	e00a      	b.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x1658>
 800bc46:	bf00      	nop
 800bc48:	44020c00 	.word	0x44020c00
 800bc4c:	44020800 	.word	0x44020800
 800bc50:	4b9f      	ldr	r3, [pc, #636]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc52:	69db      	ldr	r3, [r3, #28]
 800bc54:	4a9e      	ldr	r2, [pc, #632]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc56:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bc5a:	61d3      	str	r3, [r2, #28]
 800bc5c:	4b9c      	ldr	r3, [pc, #624]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bc62:	4a9b      	ldr	r2, [pc, #620]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bc68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800bc6c:	4b98      	ldr	r3, [pc, #608]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc6e:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800bc72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc76:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800bc7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bc7e:	4a94      	ldr	r2, [pc, #592]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bc80:	430b      	orrs	r3, r1
 800bc82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800bc86:	e008      	b.n	800bc9a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bc88:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bc8c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 800bc90:	e003      	b.n	800bc9a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bc96:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bc9a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca2:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800bca6:	663b      	str	r3, [r7, #96]	@ 0x60
 800bca8:	2300      	movs	r3, #0
 800bcaa:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	d035      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800bcb6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bcba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800bcbe:	2b30      	cmp	r3, #48	@ 0x30
 800bcc0:	d014      	beq.n	800bcec <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 800bcc2:	2b30      	cmp	r3, #48	@ 0x30
 800bcc4:	d80e      	bhi.n	800bce4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	d012      	beq.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800bcca:	2b20      	cmp	r3, #32
 800bccc:	d80a      	bhi.n	800bce4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d010      	beq.n	800bcf4 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 800bcd2:	2b10      	cmp	r3, #16
 800bcd4:	d106      	bne.n	800bce4 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bcd6:	4b7e      	ldr	r3, [pc, #504]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bcd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcda:	4a7d      	ldr	r2, [pc, #500]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bcdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bce0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 800bce2:	e008      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bce4:	2301      	movs	r3, #1
 800bce6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bcea:	e004      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800bcec:	bf00      	nop
 800bcee:	e002      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800bcf0:	bf00      	nop
 800bcf2:	e000      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800bcf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcf6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d10d      	bne.n	800bd1a <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800bcfe:	4b74      	ldr	r3, [pc, #464]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bd04:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800bd08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd0c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800bd10:	4a6f      	ldr	r2, [pc, #444]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd12:	430b      	orrs	r3, r1
 800bd14:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800bd18:	e003      	b.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bd1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800bd22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd2a:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bd2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd30:	2300      	movs	r3, #0
 800bd32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd34:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800bd38:	460b      	mov	r3, r1
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	d033      	beq.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800bd3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd42:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d002      	beq.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 800bd4a:	2b40      	cmp	r3, #64	@ 0x40
 800bd4c:	d007      	beq.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x175a>
 800bd4e:	e010      	b.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd50:	4b5f      	ldr	r3, [pc, #380]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd54:	4a5e      	ldr	r2, [pc, #376]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd5a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800bd5c:	e00d      	b.n	800bd7a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bd5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd62:	3308      	adds	r3, #8
 800bd64:	4618      	mov	r0, r3
 800bd66:	f003 fb75 	bl	800f454 <RCCEx_PLL2_Config>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800bd70:	e003      	b.n	800bd7a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bd78:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d10d      	bne.n	800bd9e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800bd82:	4b53      	ldr	r3, [pc, #332]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bd88:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800bd8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bd90:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800bd94:	4a4e      	ldr	r2, [pc, #312]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bd96:	430b      	orrs	r3, r1
 800bd98:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800bd9c:	e003      	b.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd9e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bda2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800bda6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdae:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800bdb2:	653b      	str	r3, [r7, #80]	@ 0x50
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	657b      	str	r3, [r7, #84]	@ 0x54
 800bdb8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	d033      	beq.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 800bdc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bdc6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d002      	beq.n	800bdd4 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800bdce:	2b80      	cmp	r3, #128	@ 0x80
 800bdd0:	d007      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 800bdd2:	e010      	b.n	800bdf6 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdd4:	4b3e      	ldr	r3, [pc, #248]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bdd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdd8:	4a3d      	ldr	r2, [pc, #244]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bdda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bdde:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800bde0:	e00d      	b.n	800bdfe <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bde2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bde6:	3308      	adds	r3, #8
 800bde8:	4618      	mov	r0, r3
 800bdea:	f003 fb33 	bl	800f454 <RCCEx_PLL2_Config>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 800bdf4:	e003      	b.n	800bdfe <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bdfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdfe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800be02:	2b00      	cmp	r3, #0
 800be04:	d10d      	bne.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 800be06:	4b32      	ldr	r3, [pc, #200]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800be08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800be0c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 800be10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be14:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800be18:	4a2d      	ldr	r2, [pc, #180]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800be1a:	430b      	orrs	r3, r1
 800be1c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800be20:	e003      	b.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be22:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800be26:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800be2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be32:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800be36:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be38:	2300      	movs	r3, #0
 800be3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be3c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800be40:	460b      	mov	r3, r1
 800be42:	4313      	orrs	r3, r2
 800be44:	d04a      	beq.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800be46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800be4e:	2b04      	cmp	r3, #4
 800be50:	d827      	bhi.n	800bea2 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800be52:	a201      	add	r2, pc, #4	@ (adr r2, 800be58 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 800be54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be58:	0800be6d 	.word	0x0800be6d
 800be5c:	0800be7b 	.word	0x0800be7b
 800be60:	0800be8f 	.word	0x0800be8f
 800be64:	0800beab 	.word	0x0800beab
 800be68:	0800beab 	.word	0x0800beab
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be6c:	4b18      	ldr	r3, [pc, #96]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800be6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be70:	4a17      	ldr	r2, [pc, #92]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800be72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be76:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800be78:	e018      	b.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800be7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be7e:	3308      	adds	r3, #8
 800be80:	4618      	mov	r0, r3
 800be82:	f003 fae7 	bl	800f454 <RCCEx_PLL2_Config>
 800be86:	4603      	mov	r3, r0
 800be88:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800be8c:	e00e      	b.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800be8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800be92:	3330      	adds	r3, #48	@ 0x30
 800be94:	4618      	mov	r0, r3
 800be96:	f003 fb75 	bl	800f584 <RCCEx_PLL3_Config>
 800be9a:	4603      	mov	r3, r0
 800be9c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800bea0:	e004      	b.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bea8:	e000      	b.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800beaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800beac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d10f      	bne.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800beb4:	4b06      	ldr	r3, [pc, #24]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800beb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800beba:	f023 0107 	bic.w	r1, r3, #7
 800bebe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bec6:	4a02      	ldr	r2, [pc, #8]	@ (800bed0 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800bec8:	430b      	orrs	r3, r1
 800beca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bece:	e005      	b.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 800bed0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bed4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bed8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800bedc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800bee8:	643b      	str	r3, [r7, #64]	@ 0x40
 800beea:	2300      	movs	r3, #0
 800beec:	647b      	str	r3, [r7, #68]	@ 0x44
 800beee:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800bef2:	460b      	mov	r3, r1
 800bef4:	4313      	orrs	r3, r2
 800bef6:	f000 8081 	beq.w	800bffc <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800befa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800befe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bf02:	2b20      	cmp	r3, #32
 800bf04:	d85f      	bhi.n	800bfc6 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 800bf06:	a201      	add	r2, pc, #4	@ (adr r2, 800bf0c <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 800bf08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf0c:	0800bf91 	.word	0x0800bf91
 800bf10:	0800bfc7 	.word	0x0800bfc7
 800bf14:	0800bfc7 	.word	0x0800bfc7
 800bf18:	0800bfc7 	.word	0x0800bfc7
 800bf1c:	0800bfc7 	.word	0x0800bfc7
 800bf20:	0800bfc7 	.word	0x0800bfc7
 800bf24:	0800bfc7 	.word	0x0800bfc7
 800bf28:	0800bfc7 	.word	0x0800bfc7
 800bf2c:	0800bf9f 	.word	0x0800bf9f
 800bf30:	0800bfc7 	.word	0x0800bfc7
 800bf34:	0800bfc7 	.word	0x0800bfc7
 800bf38:	0800bfc7 	.word	0x0800bfc7
 800bf3c:	0800bfc7 	.word	0x0800bfc7
 800bf40:	0800bfc7 	.word	0x0800bfc7
 800bf44:	0800bfc7 	.word	0x0800bfc7
 800bf48:	0800bfc7 	.word	0x0800bfc7
 800bf4c:	0800bfb3 	.word	0x0800bfb3
 800bf50:	0800bfc7 	.word	0x0800bfc7
 800bf54:	0800bfc7 	.word	0x0800bfc7
 800bf58:	0800bfc7 	.word	0x0800bfc7
 800bf5c:	0800bfc7 	.word	0x0800bfc7
 800bf60:	0800bfc7 	.word	0x0800bfc7
 800bf64:	0800bfc7 	.word	0x0800bfc7
 800bf68:	0800bfc7 	.word	0x0800bfc7
 800bf6c:	0800bfcf 	.word	0x0800bfcf
 800bf70:	0800bfc7 	.word	0x0800bfc7
 800bf74:	0800bfc7 	.word	0x0800bfc7
 800bf78:	0800bfc7 	.word	0x0800bfc7
 800bf7c:	0800bfc7 	.word	0x0800bfc7
 800bf80:	0800bfc7 	.word	0x0800bfc7
 800bf84:	0800bfc7 	.word	0x0800bfc7
 800bf88:	0800bfc7 	.word	0x0800bfc7
 800bf8c:	0800bfcf 	.word	0x0800bfcf
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf90:	4bab      	ldr	r3, [pc, #684]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bf92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf94:	4aaa      	ldr	r2, [pc, #680]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bf96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf9a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bf9c:	e018      	b.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800bf9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfa2:	3308      	adds	r3, #8
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f003 fa55 	bl	800f454 <RCCEx_PLL2_Config>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bfb0:	e00e      	b.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800bfb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfb6:	3330      	adds	r3, #48	@ 0x30
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f003 fae3 	bl	800f584 <RCCEx_PLL3_Config>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800bfc4:	e004      	b.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800bfcc:	e000      	b.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800bfce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfd0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d10d      	bne.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800bfd8:	4b99      	ldr	r3, [pc, #612]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bfda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bfde:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bfe2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800bfe6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bfea:	4a95      	ldr	r2, [pc, #596]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800bfec:	430b      	orrs	r3, r1
 800bfee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bff2:	e003      	b.n	800bffc <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bff4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800bff8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800bffc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c004:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c008:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c00a:	2300      	movs	r3, #0
 800c00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c00e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c012:	460b      	mov	r3, r1
 800c014:	4313      	orrs	r3, r2
 800c016:	d04e      	beq.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 800c018:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c01c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c020:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c024:	d02e      	beq.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 800c026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c02a:	d827      	bhi.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800c02c:	2bc0      	cmp	r3, #192	@ 0xc0
 800c02e:	d02b      	beq.n	800c088 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 800c030:	2bc0      	cmp	r3, #192	@ 0xc0
 800c032:	d823      	bhi.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800c034:	2b80      	cmp	r3, #128	@ 0x80
 800c036:	d017      	beq.n	800c068 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 800c038:	2b80      	cmp	r3, #128	@ 0x80
 800c03a:	d81f      	bhi.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d002      	beq.n	800c046 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 800c040:	2b40      	cmp	r3, #64	@ 0x40
 800c042:	d007      	beq.n	800c054 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800c044:	e01a      	b.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c046:	4b7e      	ldr	r3, [pc, #504]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c04a:	4a7d      	ldr	r2, [pc, #500]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c04c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c050:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800c052:	e01a      	b.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c054:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c058:	3308      	adds	r3, #8
 800c05a:	4618      	mov	r0, r3
 800c05c:	f003 f9fa 	bl	800f454 <RCCEx_PLL2_Config>
 800c060:	4603      	mov	r3, r0
 800c062:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800c066:	e010      	b.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c068:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c06c:	3330      	adds	r3, #48	@ 0x30
 800c06e:	4618      	mov	r0, r3
 800c070:	f003 fa88 	bl	800f584 <RCCEx_PLL3_Config>
 800c074:	4603      	mov	r3, r0
 800c076:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800c07a:	e006      	b.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c07c:	2301      	movs	r3, #1
 800c07e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c082:	e002      	b.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800c084:	bf00      	nop
 800c086:	e000      	b.n	800c08a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800c088:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c08a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d10d      	bne.n	800c0ae <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800c092:	4b6b      	ldr	r3, [pc, #428]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c098:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c09c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c0a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c0a4:	4a66      	ldr	r2, [pc, #408]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c0a6:	430b      	orrs	r3, r1
 800c0a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c0ac:	e003      	b.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c0b2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800c0b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c0c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0c8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c0cc:	460b      	mov	r3, r1
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	d055      	beq.n	800c17e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800c0d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c0d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800c0da:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c0de:	d031      	beq.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 800c0e0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800c0e4:	d82a      	bhi.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800c0e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c0ea:	d02d      	beq.n	800c148 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 800c0ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c0f0:	d824      	bhi.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800c0f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c0f6:	d029      	beq.n	800c14c <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 800c0f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c0fc:	d81e      	bhi.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800c0fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c102:	d011      	beq.n	800c128 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 800c104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c108:	d818      	bhi.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d020      	beq.n	800c150 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800c10e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c112:	d113      	bne.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c114:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c118:	3308      	adds	r3, #8
 800c11a:	4618      	mov	r0, r3
 800c11c:	f003 f99a 	bl	800f454 <RCCEx_PLL2_Config>
 800c120:	4603      	mov	r3, r0
 800c122:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800c126:	e014      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c12c:	3330      	adds	r3, #48	@ 0x30
 800c12e:	4618      	mov	r0, r3
 800c130:	f003 fa28 	bl	800f584 <RCCEx_PLL3_Config>
 800c134:	4603      	mov	r3, r0
 800c136:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800c13a:	e00a      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c13c:	2301      	movs	r3, #1
 800c13e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c142:	e006      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800c144:	bf00      	nop
 800c146:	e004      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800c148:	bf00      	nop
 800c14a:	e002      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800c14c:	bf00      	nop
 800c14e:	e000      	b.n	800c152 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800c150:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c152:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c156:	2b00      	cmp	r3, #0
 800c158:	d10d      	bne.n	800c176 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800c15a:	4b39      	ldr	r3, [pc, #228]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c15c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c160:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800c164:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c168:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800c16c:	4a34      	ldr	r2, [pc, #208]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c16e:	430b      	orrs	r3, r1
 800c170:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800c174:	e003      	b.n	800c17e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c176:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c17a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800c17e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c186:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c18a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c18c:	2300      	movs	r3, #0
 800c18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c190:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c194:	460b      	mov	r3, r1
 800c196:	4313      	orrs	r3, r2
 800c198:	d058      	beq.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800c19a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c19e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c1a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c1a6:	d031      	beq.n	800c20c <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 800c1a8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800c1ac:	d82a      	bhi.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800c1ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1b2:	d02d      	beq.n	800c210 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800c1b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c1b8:	d824      	bhi.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800c1ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c1be:	d029      	beq.n	800c214 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800c1c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c1c4:	d81e      	bhi.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800c1c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c1ca:	d011      	beq.n	800c1f0 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800c1cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c1d0:	d818      	bhi.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d020      	beq.n	800c218 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800c1d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c1da:	d113      	bne.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c1dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c1e0:	3308      	adds	r3, #8
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f003 f936 	bl	800f454 <RCCEx_PLL2_Config>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800c1ee:	e014      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c1f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c1f4:	3330      	adds	r3, #48	@ 0x30
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f003 f9c4 	bl	800f584 <RCCEx_PLL3_Config>
 800c1fc:	4603      	mov	r3, r0
 800c1fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800c202:	e00a      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c204:	2301      	movs	r3, #1
 800c206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c20a:	e006      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800c20c:	bf00      	nop
 800c20e:	e004      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800c210:	bf00      	nop
 800c212:	e002      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800c214:	bf00      	nop
 800c216:	e000      	b.n	800c21a <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800c218:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c21a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d110      	bne.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 800c222:	4b07      	ldr	r3, [pc, #28]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c228:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800c22c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c230:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800c234:	4902      	ldr	r1, [pc, #8]	@ (800c240 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800c236:	4313      	orrs	r3, r2
 800c238:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800c23c:	e006      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800c23e:	bf00      	nop
 800c240:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c244:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c248:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c24c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c254:	2100      	movs	r1, #0
 800c256:	6239      	str	r1, [r7, #32]
 800c258:	f003 0301 	and.w	r3, r3, #1
 800c25c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c25e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c262:	460b      	mov	r3, r1
 800c264:	4313      	orrs	r3, r2
 800c266:	d055      	beq.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 800c268:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c26c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c270:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800c274:	d031      	beq.n	800c2da <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800c276:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800c27a:	d82a      	bhi.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800c27c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c280:	d02d      	beq.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800c282:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c286:	d824      	bhi.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800c288:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800c28c:	d029      	beq.n	800c2e2 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800c28e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800c292:	d81e      	bhi.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800c294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c298:	d011      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 800c29a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c29e:	d818      	bhi.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d020      	beq.n	800c2e6 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800c2a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2a8:	d113      	bne.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c2aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c2ae:	3308      	adds	r3, #8
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f003 f8cf 	bl	800f454 <RCCEx_PLL2_Config>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c2bc:	e014      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c2be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c2c2:	3330      	adds	r3, #48	@ 0x30
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f003 f95d 	bl	800f584 <RCCEx_PLL3_Config>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800c2d0:	e00a      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c2d8:	e006      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800c2da:	bf00      	nop
 800c2dc:	e004      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800c2de:	bf00      	nop
 800c2e0:	e002      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800c2e2:	bf00      	nop
 800c2e4:	e000      	b.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 800c2e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d10d      	bne.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 800c2f0:	4b88      	ldr	r3, [pc, #544]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c2f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c2f6:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 800c2fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c2fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800c302:	4984      	ldr	r1, [pc, #528]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c304:	4313      	orrs	r3, r2
 800c306:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800c30a:	e003      	b.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c30c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c310:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800c314:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31c:	2100      	movs	r1, #0
 800c31e:	61b9      	str	r1, [r7, #24]
 800c320:	f003 0302 	and.w	r3, r3, #2
 800c324:	61fb      	str	r3, [r7, #28]
 800c326:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c32a:	460b      	mov	r3, r1
 800c32c:	4313      	orrs	r3, r2
 800c32e:	d03d      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800c330:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c334:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c338:	2b03      	cmp	r3, #3
 800c33a:	d81c      	bhi.n	800c376 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 800c33c:	a201      	add	r2, pc, #4	@ (adr r2, 800c344 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800c33e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c342:	bf00      	nop
 800c344:	0800c37f 	.word	0x0800c37f
 800c348:	0800c355 	.word	0x0800c355
 800c34c:	0800c363 	.word	0x0800c363
 800c350:	0800c37f 	.word	0x0800c37f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c354:	4b6f      	ldr	r3, [pc, #444]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c358:	4a6e      	ldr	r2, [pc, #440]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c35a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c35e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800c360:	e00e      	b.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c362:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c366:	3308      	adds	r3, #8
 800c368:	4618      	mov	r0, r3
 800c36a:	f003 f873 	bl	800f454 <RCCEx_PLL2_Config>
 800c36e:	4603      	mov	r3, r0
 800c370:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800c374:	e004      	b.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c376:	2301      	movs	r3, #1
 800c378:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c37c:	e000      	b.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800c37e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c380:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c384:	2b00      	cmp	r3, #0
 800c386:	d10d      	bne.n	800c3a4 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800c388:	4b62      	ldr	r3, [pc, #392]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c38a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c38e:	f023 0203 	bic.w	r2, r3, #3
 800c392:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c396:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c39a:	495e      	ldr	r1, [pc, #376]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c39c:	4313      	orrs	r3, r2
 800c39e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800c3a2:	e003      	b.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3a4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c3a8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c3ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b4:	2100      	movs	r1, #0
 800c3b6:	6139      	str	r1, [r7, #16]
 800c3b8:	f003 0304 	and.w	r3, r3, #4
 800c3bc:	617b      	str	r3, [r7, #20]
 800c3be:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c3c2:	460b      	mov	r3, r1
 800c3c4:	4313      	orrs	r3, r2
 800c3c6:	d03a      	beq.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800c3c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c3d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3d4:	d00e      	beq.n	800c3f4 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800c3d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3da:	d815      	bhi.n	800c408 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d017      	beq.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 800c3e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3e4:	d110      	bne.n	800c408 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3e6:	4b4b      	ldr	r3, [pc, #300]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c3e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3ea:	4a4a      	ldr	r2, [pc, #296]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c3ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3f0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800c3f2:	e00e      	b.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800c3f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c3f8:	3308      	adds	r3, #8
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	f003 f82a 	bl	800f454 <RCCEx_PLL2_Config>
 800c400:	4603      	mov	r3, r0
 800c402:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800c406:	e004      	b.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 800c408:	2301      	movs	r3, #1
 800c40a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c40e:	e000      	b.n	800c412 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 800c410:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c412:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c416:	2b00      	cmp	r3, #0
 800c418:	d10d      	bne.n	800c436 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800c41a:	4b3e      	ldr	r3, [pc, #248]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c41c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c420:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c424:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c428:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c42c:	4939      	ldr	r1, [pc, #228]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c42e:	4313      	orrs	r3, r2
 800c430:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800c434:	e003      	b.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c436:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c43a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c43e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c446:	2100      	movs	r1, #0
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	f003 0310 	and.w	r3, r3, #16
 800c44e:	60fb      	str	r3, [r7, #12]
 800c450:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c454:	460b      	mov	r3, r1
 800c456:	4313      	orrs	r3, r2
 800c458:	d038      	beq.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 800c45a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c45e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800c462:	2b30      	cmp	r3, #48	@ 0x30
 800c464:	d01b      	beq.n	800c49e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800c466:	2b30      	cmp	r3, #48	@ 0x30
 800c468:	d815      	bhi.n	800c496 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 800c46a:	2b10      	cmp	r3, #16
 800c46c:	d002      	beq.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800c46e:	2b20      	cmp	r3, #32
 800c470:	d007      	beq.n	800c482 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800c472:	e010      	b.n	800c496 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c474:	4b27      	ldr	r3, [pc, #156]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c478:	4a26      	ldr	r2, [pc, #152]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c47a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c47e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800c480:	e00e      	b.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800c482:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c486:	3330      	adds	r3, #48	@ 0x30
 800c488:	4618      	mov	r0, r3
 800c48a:	f003 f87b 	bl	800f584 <RCCEx_PLL3_Config>
 800c48e:	4603      	mov	r3, r0
 800c490:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800c494:	e004      	b.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c496:	2301      	movs	r3, #1
 800c498:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800c49c:	e000      	b.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800c49e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c4a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d10d      	bne.n	800c4c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800c4a8:	4b1a      	ldr	r3, [pc, #104]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c4aa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800c4ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c4b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c4b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800c4ba:	4916      	ldr	r1, [pc, #88]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800c4c2:	e003      	b.n	800c4cc <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800c4c8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c4cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d4:	2100      	movs	r1, #0
 800c4d6:	6039      	str	r1, [r7, #0]
 800c4d8:	f003 0308 	and.w	r3, r3, #8
 800c4dc:	607b      	str	r3, [r7, #4]
 800c4de:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	4313      	orrs	r3, r2
 800c4e6:	d00c      	beq.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 800c4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c4ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800c4ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c4f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800c4f6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 800c4fa:	4906      	ldr	r1, [pc, #24]	@ (800c514 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800c4fc:	4313      	orrs	r3, r2
 800c4fe:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800c502:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 800c506:	4618      	mov	r0, r3
 800c508:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800c50c:	46bd      	mov	sp, r7
 800c50e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c512:	bf00      	nop
 800c514:	44020c00 	.word	0x44020c00

0800c518 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 800c518:	b480      	push	{r7}
 800c51a:	b08b      	sub	sp, #44	@ 0x2c
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800c520:	4bae      	ldr	r3, [pc, #696]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c528:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800c52a:	4bac      	ldr	r3, [pc, #688]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c52c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c52e:	f003 0303 	and.w	r3, r3, #3
 800c532:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800c534:	4ba9      	ldr	r3, [pc, #676]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c538:	0a1b      	lsrs	r3, r3, #8
 800c53a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c53e:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800c540:	4ba6      	ldr	r3, [pc, #664]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c544:	091b      	lsrs	r3, r3, #4
 800c546:	f003 0301 	and.w	r3, r3, #1
 800c54a:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800c54c:	4ba3      	ldr	r3, [pc, #652]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c54e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c550:	08db      	lsrs	r3, r3, #3
 800c552:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c556:	697a      	ldr	r2, [r7, #20]
 800c558:	fb02 f303 	mul.w	r3, r2, r3
 800c55c:	ee07 3a90 	vmov	s15, r3
 800c560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c564:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 800c568:	69bb      	ldr	r3, [r7, #24]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f000 8126 	beq.w	800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800c570:	69fb      	ldr	r3, [r7, #28]
 800c572:	2b03      	cmp	r3, #3
 800c574:	d053      	beq.n	800c61e <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 800c576:	69fb      	ldr	r3, [r7, #28]
 800c578:	2b03      	cmp	r3, #3
 800c57a:	d86f      	bhi.n	800c65c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800c57c:	69fb      	ldr	r3, [r7, #28]
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d003      	beq.n	800c58a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800c582:	69fb      	ldr	r3, [r7, #28]
 800c584:	2b02      	cmp	r3, #2
 800c586:	d02b      	beq.n	800c5e0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800c588:	e068      	b.n	800c65c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c58a:	4b94      	ldr	r3, [pc, #592]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	08db      	lsrs	r3, r3, #3
 800c590:	f003 0303 	and.w	r3, r3, #3
 800c594:	4a92      	ldr	r2, [pc, #584]	@ (800c7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800c596:	fa22 f303 	lsr.w	r3, r2, r3
 800c59a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	ee07 3a90 	vmov	s15, r3
 800c5a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	ee07 3a90 	vmov	s15, r3
 800c5ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5b4:	6a3b      	ldr	r3, [r7, #32]
 800c5b6:	ee07 3a90 	vmov	s15, r3
 800c5ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5be:	ed97 6a04 	vldr	s12, [r7, #16]
 800c5c2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800c7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c5c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c5de:	e068      	b.n	800c6b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c5e0:	69bb      	ldr	r3, [r7, #24]
 800c5e2:	ee07 3a90 	vmov	s15, r3
 800c5e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5ea:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800c7e8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800c5ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5f2:	6a3b      	ldr	r3, [r7, #32]
 800c5f4:	ee07 3a90 	vmov	s15, r3
 800c5f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5fc:	ed97 6a04 	vldr	s12, [r7, #16]
 800c600:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c604:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c608:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c60c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c610:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c614:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c618:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c61c:	e049      	b.n	800c6b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	ee07 3a90 	vmov	s15, r3
 800c624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c628:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800c7ec <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 800c62c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c630:	6a3b      	ldr	r3, [r7, #32]
 800c632:	ee07 3a90 	vmov	s15, r3
 800c636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c63a:	ed97 6a04 	vldr	s12, [r7, #16]
 800c63e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800c7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c64a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c64e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c652:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c656:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c65a:	e02a      	b.n	800c6b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c65c:	4b5f      	ldr	r3, [pc, #380]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	08db      	lsrs	r3, r3, #3
 800c662:	f003 0303 	and.w	r3, r3, #3
 800c666:	4a5e      	ldr	r2, [pc, #376]	@ (800c7e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 800c668:	fa22 f303 	lsr.w	r3, r2, r3
 800c66c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	ee07 3a90 	vmov	s15, r3
 800c674:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c678:	69bb      	ldr	r3, [r7, #24]
 800c67a:	ee07 3a90 	vmov	s15, r3
 800c67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c686:	6a3b      	ldr	r3, [r7, #32]
 800c688:	ee07 3a90 	vmov	s15, r3
 800c68c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c690:	ed97 6a04 	vldr	s12, [r7, #16]
 800c694:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800c7e4 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800c698:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c69c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c6b0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c6b2:	4b4a      	ldr	r3, [pc, #296]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c6be:	d121      	bne.n	800c704 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800c6c0:	4b46      	ldr	r3, [pc, #280]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c6c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d017      	beq.n	800c6fc <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c6cc:	4b43      	ldr	r3, [pc, #268]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c6ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6d0:	0a5b      	lsrs	r3, r3, #9
 800c6d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6d6:	ee07 3a90 	vmov	s15, r3
 800c6da:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800c6de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c6e2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c6e6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c6ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c6ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6f2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	601a      	str	r2, [r3, #0]
 800c6fa:	e006      	b.n	800c70a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2200      	movs	r2, #0
 800c700:	601a      	str	r2, [r3, #0]
 800c702:	e002      	b.n	800c70a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2200      	movs	r2, #0
 800c708:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c70a:	4b34      	ldr	r3, [pc, #208]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c712:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c716:	d121      	bne.n	800c75c <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800c718:	4b30      	ldr	r3, [pc, #192]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c71a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c71c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c720:	2b00      	cmp	r3, #0
 800c722:	d017      	beq.n	800c754 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c724:	4b2d      	ldr	r3, [pc, #180]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c728:	0c1b      	lsrs	r3, r3, #16
 800c72a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c72e:	ee07 3a90 	vmov	s15, r3
 800c732:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800c736:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c73a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c73e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c74a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	605a      	str	r2, [r3, #4]
 800c752:	e006      	b.n	800c762 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2200      	movs	r2, #0
 800c758:	605a      	str	r2, [r3, #4]
 800c75a:	e002      	b.n	800c762 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2200      	movs	r2, #0
 800c760:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c762:	4b1e      	ldr	r3, [pc, #120]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c76a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c76e:	d121      	bne.n	800c7b4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800c770:	4b1a      	ldr	r3, [pc, #104]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c774:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d017      	beq.n	800c7ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800c77c:	4b17      	ldr	r3, [pc, #92]	@ (800c7dc <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800c77e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c780:	0e1b      	lsrs	r3, r3, #24
 800c782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c786:	ee07 3a90 	vmov	s15, r3
 800c78a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800c78e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c792:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800c796:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c79a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c79e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7a2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c7aa:	e010      	b.n	800c7ce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	609a      	str	r2, [r3, #8]
}
 800c7b2:	e00c      	b.n	800c7ce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	609a      	str	r2, [r3, #8]
}
 800c7ba:	e008      	b.n	800c7ce <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2200      	movs	r2, #0
 800c7c0:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	609a      	str	r2, [r3, #8]
}
 800c7ce:	bf00      	nop
 800c7d0:	372c      	adds	r7, #44	@ 0x2c
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d8:	4770      	bx	lr
 800c7da:	bf00      	nop
 800c7dc:	44020c00 	.word	0x44020c00
 800c7e0:	03d09000 	.word	0x03d09000
 800c7e4:	46000000 	.word	0x46000000
 800c7e8:	4a742400 	.word	0x4a742400
 800c7ec:	4bbebc20 	.word	0x4bbebc20

0800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b08b      	sub	sp, #44	@ 0x2c
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800c7f8:	4bae      	ldr	r3, [pc, #696]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c7fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c7fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c800:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800c802:	4bac      	ldr	r3, [pc, #688]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c806:	f003 0303 	and.w	r3, r3, #3
 800c80a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 800c80c:	4ba9      	ldr	r3, [pc, #676]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c80e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c810:	0a1b      	lsrs	r3, r3, #8
 800c812:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c816:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800c818:	4ba6      	ldr	r3, [pc, #664]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c81a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c81c:	091b      	lsrs	r3, r3, #4
 800c81e:	f003 0301 	and.w	r3, r3, #1
 800c822:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800c824:	4ba3      	ldr	r3, [pc, #652]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c828:	08db      	lsrs	r3, r3, #3
 800c82a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c82e:	697a      	ldr	r2, [r7, #20]
 800c830:	fb02 f303 	mul.w	r3, r2, r3
 800c834:	ee07 3a90 	vmov	s15, r3
 800c838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c83c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	2b00      	cmp	r3, #0
 800c844:	f000 8126 	beq.w	800ca94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	2b03      	cmp	r3, #3
 800c84c:	d053      	beq.n	800c8f6 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	2b03      	cmp	r3, #3
 800c852:	d86f      	bhi.n	800c934 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	2b01      	cmp	r3, #1
 800c858:	d003      	beq.n	800c862 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 800c85a:	69fb      	ldr	r3, [r7, #28]
 800c85c:	2b02      	cmp	r3, #2
 800c85e:	d02b      	beq.n	800c8b8 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800c860:	e068      	b.n	800c934 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c862:	4b94      	ldr	r3, [pc, #592]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	08db      	lsrs	r3, r3, #3
 800c868:	f003 0303 	and.w	r3, r3, #3
 800c86c:	4a92      	ldr	r2, [pc, #584]	@ (800cab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800c86e:	fa22 f303 	lsr.w	r3, r2, r3
 800c872:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	ee07 3a90 	vmov	s15, r3
 800c87a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c87e:	69bb      	ldr	r3, [r7, #24]
 800c880:	ee07 3a90 	vmov	s15, r3
 800c884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c88c:	6a3b      	ldr	r3, [r7, #32]
 800c88e:	ee07 3a90 	vmov	s15, r3
 800c892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c896:	ed97 6a04 	vldr	s12, [r7, #16]
 800c89a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800cabc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c89e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c8b6:	e068      	b.n	800c98a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c8b8:	69bb      	ldr	r3, [r7, #24]
 800c8ba:	ee07 3a90 	vmov	s15, r3
 800c8be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8c2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800cac0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800c8c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8ca:	6a3b      	ldr	r3, [r7, #32]
 800c8cc:	ee07 3a90 	vmov	s15, r3
 800c8d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8d4:	ed97 6a04 	vldr	s12, [r7, #16]
 800c8d8:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cabc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c8dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c8f4:	e049      	b.n	800c98a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c8f6:	69bb      	ldr	r3, [r7, #24]
 800c8f8:	ee07 3a90 	vmov	s15, r3
 800c8fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c900:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800cac4 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800c904:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c908:	6a3b      	ldr	r3, [r7, #32]
 800c90a:	ee07 3a90 	vmov	s15, r3
 800c90e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c912:	ed97 6a04 	vldr	s12, [r7, #16]
 800c916:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800cabc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c91a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c91e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c92a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c92e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800c932:	e02a      	b.n	800c98a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800c934:	4b5f      	ldr	r3, [pc, #380]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	08db      	lsrs	r3, r3, #3
 800c93a:	f003 0303 	and.w	r3, r3, #3
 800c93e:	4a5e      	ldr	r2, [pc, #376]	@ (800cab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800c940:	fa22 f303 	lsr.w	r3, r2, r3
 800c944:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	ee07 3a90 	vmov	s15, r3
 800c94c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c950:	69bb      	ldr	r3, [r7, #24]
 800c952:	ee07 3a90 	vmov	s15, r3
 800c956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c95a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c95e:	6a3b      	ldr	r3, [r7, #32]
 800c960:	ee07 3a90 	vmov	s15, r3
 800c964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c968:	ed97 6a04 	vldr	s12, [r7, #16]
 800c96c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800cabc <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800c970:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c974:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c978:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c97c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c980:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c984:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800c988:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c98a:	4b4a      	ldr	r3, [pc, #296]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c996:	d121      	bne.n	800c9dc <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800c998:	4b46      	ldr	r3, [pc, #280]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c99c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d017      	beq.n	800c9d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800c9a4:	4b43      	ldr	r3, [pc, #268]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c9a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a8:	0a5b      	lsrs	r3, r3, #9
 800c9aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c9ae:	ee07 3a90 	vmov	s15, r3
 800c9b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800c9b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c9ba:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800c9be:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800c9c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9ca:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	601a      	str	r2, [r3, #0]
 800c9d2:	e006      	b.n	800c9e2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	601a      	str	r2, [r3, #0]
 800c9da:	e002      	b.n	800c9e2 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2200      	movs	r2, #0
 800c9e0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c9e2:	4b34      	ldr	r3, [pc, #208]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c9ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9ee:	d121      	bne.n	800ca34 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800c9f0:	4b30      	ldr	r3, [pc, #192]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c9f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d017      	beq.n	800ca2c <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800c9fc:	4b2d      	ldr	r3, [pc, #180]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800c9fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca00:	0c1b      	lsrs	r3, r3, #16
 800ca02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca06:	ee07 3a90 	vmov	s15, r3
 800ca0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800ca0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ca12:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800ca16:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ca1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca22:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	605a      	str	r2, [r3, #4]
 800ca2a:	e006      	b.n	800ca3a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	2200      	movs	r2, #0
 800ca30:	605a      	str	r2, [r3, #4]
 800ca32:	e002      	b.n	800ca3a <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2200      	movs	r2, #0
 800ca38:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca3a:	4b1e      	ldr	r3, [pc, #120]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca46:	d121      	bne.n	800ca8c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800ca48:	4b1a      	ldr	r3, [pc, #104]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ca4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d017      	beq.n	800ca84 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800ca54:	4b17      	ldr	r3, [pc, #92]	@ (800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800ca56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca58:	0e1b      	lsrs	r3, r3, #24
 800ca5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ca5e:	ee07 3a90 	vmov	s15, r3
 800ca62:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 800ca66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ca6a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800ca6e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ca72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca7a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ca82:	e010      	b.n	800caa6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	2200      	movs	r2, #0
 800ca88:	609a      	str	r2, [r3, #8]
}
 800ca8a:	e00c      	b.n	800caa6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2200      	movs	r2, #0
 800ca90:	609a      	str	r2, [r3, #8]
}
 800ca92:	e008      	b.n	800caa6 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2200      	movs	r2, #0
 800ca98:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2200      	movs	r2, #0
 800caa4:	609a      	str	r2, [r3, #8]
}
 800caa6:	bf00      	nop
 800caa8:	372c      	adds	r7, #44	@ 0x2c
 800caaa:	46bd      	mov	sp, r7
 800caac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab0:	4770      	bx	lr
 800cab2:	bf00      	nop
 800cab4:	44020c00 	.word	0x44020c00
 800cab8:	03d09000 	.word	0x03d09000
 800cabc:	46000000 	.word	0x46000000
 800cac0:	4a742400 	.word	0x4a742400
 800cac4:	4bbebc20 	.word	0x4bbebc20

0800cac8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 800cac8:	b480      	push	{r7}
 800caca:	b08b      	sub	sp, #44	@ 0x2c
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800cad0:	4bae      	ldr	r3, [pc, #696]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cad8:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800cada:	4bac      	ldr	r3, [pc, #688]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cadc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cade:	f003 0303 	and.w	r3, r3, #3
 800cae2:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800cae4:	4ba9      	ldr	r3, [pc, #676]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cae8:	0a1b      	lsrs	r3, r3, #8
 800caea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800caee:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800caf0:	4ba6      	ldr	r3, [pc, #664]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800caf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caf4:	091b      	lsrs	r3, r3, #4
 800caf6:	f003 0301 	and.w	r3, r3, #1
 800cafa:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800cafc:	4ba3      	ldr	r3, [pc, #652]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cafe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cb00:	08db      	lsrs	r3, r3, #3
 800cb02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cb06:	697a      	ldr	r2, [r7, #20]
 800cb08:	fb02 f303 	mul.w	r3, r2, r3
 800cb0c:	ee07 3a90 	vmov	s15, r3
 800cb10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb14:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 800cb18:	69bb      	ldr	r3, [r7, #24]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f000 8126 	beq.w	800cd6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 800cb20:	69fb      	ldr	r3, [r7, #28]
 800cb22:	2b03      	cmp	r3, #3
 800cb24:	d053      	beq.n	800cbce <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800cb26:	69fb      	ldr	r3, [r7, #28]
 800cb28:	2b03      	cmp	r3, #3
 800cb2a:	d86f      	bhi.n	800cc0c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d003      	beq.n	800cb3a <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800cb32:	69fb      	ldr	r3, [r7, #28]
 800cb34:	2b02      	cmp	r3, #2
 800cb36:	d02b      	beq.n	800cb90 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800cb38:	e068      	b.n	800cc0c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cb3a:	4b94      	ldr	r3, [pc, #592]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	08db      	lsrs	r3, r3, #3
 800cb40:	f003 0303 	and.w	r3, r3, #3
 800cb44:	4a92      	ldr	r2, [pc, #584]	@ (800cd90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800cb46:	fa22 f303 	lsr.w	r3, r2, r3
 800cb4a:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	ee07 3a90 	vmov	s15, r3
 800cb52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	ee07 3a90 	vmov	s15, r3
 800cb5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb64:	6a3b      	ldr	r3, [r7, #32]
 800cb66:	ee07 3a90 	vmov	s15, r3
 800cb6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb6e:	ed97 6a04 	vldr	s12, [r7, #16]
 800cb72:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800cd94 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800cb76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb8a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800cb8e:	e068      	b.n	800cc62 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800cb90:	69bb      	ldr	r3, [r7, #24]
 800cb92:	ee07 3a90 	vmov	s15, r3
 800cb96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb9a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800cd98 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800cb9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cba2:	6a3b      	ldr	r3, [r7, #32]
 800cba4:	ee07 3a90 	vmov	s15, r3
 800cba8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbac:	ed97 6a04 	vldr	s12, [r7, #16]
 800cbb0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cd94 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800cbb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbbc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbc8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800cbcc:	e049      	b.n	800cc62 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	ee07 3a90 	vmov	s15, r3
 800cbd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbd8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800cd9c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800cbdc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbe0:	6a3b      	ldr	r3, [r7, #32]
 800cbe2:	ee07 3a90 	vmov	s15, r3
 800cbe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbea:	ed97 6a04 	vldr	s12, [r7, #16]
 800cbee:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800cd94 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800cbf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cbfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc06:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800cc0a:	e02a      	b.n	800cc62 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800cc0c:	4b5f      	ldr	r3, [pc, #380]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	08db      	lsrs	r3, r3, #3
 800cc12:	f003 0303 	and.w	r3, r3, #3
 800cc16:	4a5e      	ldr	r2, [pc, #376]	@ (800cd90 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800cc18:	fa22 f303 	lsr.w	r3, r2, r3
 800cc1c:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	ee07 3a90 	vmov	s15, r3
 800cc24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	ee07 3a90 	vmov	s15, r3
 800cc2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc36:	6a3b      	ldr	r3, [r7, #32]
 800cc38:	ee07 3a90 	vmov	s15, r3
 800cc3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc40:	ed97 6a04 	vldr	s12, [r7, #16]
 800cc44:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800cd94 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800cc48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc58:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc5c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800cc60:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc62:	4b4a      	ldr	r3, [pc, #296]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc6e:	d121      	bne.n	800ccb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800cc70:	4b46      	ldr	r3, [pc, #280]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cc72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d017      	beq.n	800ccac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800cc7c:	4b43      	ldr	r3, [pc, #268]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cc7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc80:	0a5b      	lsrs	r3, r3, #9
 800cc82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc86:	ee07 3a90 	vmov	s15, r3
 800cc8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800cc8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc92:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800cc96:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800cc9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cca2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	601a      	str	r2, [r3, #0]
 800ccaa:	e006      	b.n	800ccba <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	601a      	str	r2, [r3, #0]
 800ccb2:	e002      	b.n	800ccba <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ccba:	4b34      	ldr	r3, [pc, #208]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ccc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccc6:	d121      	bne.n	800cd0c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800ccc8:	4b30      	ldr	r3, [pc, #192]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ccca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cccc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d017      	beq.n	800cd04 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800ccd4:	4b2d      	ldr	r3, [pc, #180]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800ccd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccd8:	0c1b      	lsrs	r3, r3, #16
 800ccda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccde:	ee07 3a90 	vmov	s15, r3
 800cce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800cce6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ccea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800ccee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800ccf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ccfa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	605a      	str	r2, [r3, #4]
 800cd02:	e006      	b.n	800cd12 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2200      	movs	r2, #0
 800cd08:	605a      	str	r2, [r3, #4]
 800cd0a:	e002      	b.n	800cd12 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd12:	4b1e      	ldr	r3, [pc, #120]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cd1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd1e:	d121      	bne.n	800cd64 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800cd20:	4b1a      	ldr	r3, [pc, #104]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cd22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d017      	beq.n	800cd5c <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800cd2c:	4b17      	ldr	r3, [pc, #92]	@ (800cd8c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800cd2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd30:	0e1b      	lsrs	r3, r3, #24
 800cd32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd36:	ee07 3a90 	vmov	s15, r3
 800cd3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 800cd3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd42:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800cd46:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800cd4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd52:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800cd5a:	e010      	b.n	800cd7e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2200      	movs	r2, #0
 800cd60:	609a      	str	r2, [r3, #8]
}
 800cd62:	e00c      	b.n	800cd7e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	2200      	movs	r2, #0
 800cd68:	609a      	str	r2, [r3, #8]
}
 800cd6a:	e008      	b.n	800cd7e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2200      	movs	r2, #0
 800cd76:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	609a      	str	r2, [r3, #8]
}
 800cd7e:	bf00      	nop
 800cd80:	372c      	adds	r7, #44	@ 0x2c
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	44020c00 	.word	0x44020c00
 800cd90:	03d09000 	.word	0x03d09000
 800cd94:	46000000 	.word	0x46000000
 800cd98:	4a742400 	.word	0x4a742400
 800cd9c:	4bbebc20 	.word	0x4bbebc20

0800cda0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800cda0:	b590      	push	{r4, r7, lr}
 800cda2:	b08f      	sub	sp, #60	@ 0x3c
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800cdaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cdae:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800cdb2:	4321      	orrs	r1, r4
 800cdb4:	d150      	bne.n	800ce58 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800cdb6:	4b26      	ldr	r3, [pc, #152]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800cdb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cdbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cdc0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800cdc2:	4b23      	ldr	r3, [pc, #140]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800cdc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cdc8:	f003 0302 	and.w	r3, r3, #2
 800cdcc:	2b02      	cmp	r3, #2
 800cdce:	d108      	bne.n	800cde2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800cdd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdd6:	d104      	bne.n	800cde2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800cdd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cddc:	637b      	str	r3, [r7, #52]	@ 0x34
 800cdde:	f002 bb2a 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800cde2:	4b1b      	ldr	r3, [pc, #108]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800cde4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800cde8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cdec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cdf0:	d108      	bne.n	800ce04 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800cdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdf8:	d104      	bne.n	800ce04 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800cdfa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800cdfe:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce00:	f002 bb19 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800ce04:	4b12      	ldr	r3, [pc, #72]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce10:	d119      	bne.n	800ce46 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800ce12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ce18:	d115      	bne.n	800ce46 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ce1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ce1c:	69db      	ldr	r3, [r3, #28]
 800ce1e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800ce22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce26:	d30a      	bcc.n	800ce3e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 800ce28:	4b09      	ldr	r3, [pc, #36]	@ (800ce50 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800ce2a:	69db      	ldr	r3, [r3, #28]
 800ce2c:	0a1b      	lsrs	r3, r3, #8
 800ce2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce32:	4a08      	ldr	r2, [pc, #32]	@ (800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800ce34:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ce3a:	f002 bafc 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800ce42:	f002 baf8 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800ce46:	2300      	movs	r3, #0
 800ce48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce4a:	f002 baf4 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ce4e:	bf00      	nop
 800ce50:	44020c00 	.word	0x44020c00
 800ce54:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 800ce58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce5c:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 800ce60:	ea50 0104 	orrs.w	r1, r0, r4
 800ce64:	f001 8275 	beq.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 800ce68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce6c:	2801      	cmp	r0, #1
 800ce6e:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800ce72:	f082 82dd 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce76:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce7a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800ce7e:	ea50 0104 	orrs.w	r1, r0, r4
 800ce82:	f001 816c 	beq.w	800e15e <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 800ce86:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce8a:	2801      	cmp	r0, #1
 800ce8c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800ce90:	f082 82ce 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ce94:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ce98:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800ce9c:	ea50 0104 	orrs.w	r1, r0, r4
 800cea0:	f001 8602 	beq.w	800eaa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800cea4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cea8:	2801      	cmp	r0, #1
 800ceaa:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800ceae:	f082 82bf 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ceb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ceb6:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800ceba:	ea50 0104 	orrs.w	r1, r0, r4
 800cebe:	f001 854c 	beq.w	800e95a <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800cec2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cec6:	2801      	cmp	r0, #1
 800cec8:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 800cecc:	f082 82b0 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ced0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ced4:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 800ced8:	ea50 0104 	orrs.w	r1, r0, r4
 800cedc:	f001 849e 	beq.w	800e81c <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800cee0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cee4:	2801      	cmp	r0, #1
 800cee6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800ceea:	f082 82a1 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800ceee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cef2:	f1a1 0420 	sub.w	r4, r1, #32
 800cef6:	ea50 0104 	orrs.w	r1, r0, r4
 800cefa:	f001 83e8 	beq.w	800e6ce <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800cefe:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf02:	2801      	cmp	r0, #1
 800cf04:	f171 0120 	sbcs.w	r1, r1, #32
 800cf08:	f082 8292 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf10:	f1a1 0410 	sub.w	r4, r1, #16
 800cf14:	ea50 0104 	orrs.w	r1, r0, r4
 800cf18:	f002 8256 	beq.w	800f3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 800cf1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf20:	2801      	cmp	r0, #1
 800cf22:	f171 0110 	sbcs.w	r1, r1, #16
 800cf26:	f082 8283 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf2e:	f1a1 0408 	sub.w	r4, r1, #8
 800cf32:	ea50 0104 	orrs.w	r1, r0, r4
 800cf36:	f002 81cc 	beq.w	800f2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 800cf3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf3e:	2801      	cmp	r0, #1
 800cf40:	f171 0108 	sbcs.w	r1, r1, #8
 800cf44:	f082 8274 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf4c:	1f0c      	subs	r4, r1, #4
 800cf4e:	ea50 0104 	orrs.w	r1, r0, r4
 800cf52:	f001 8648 	beq.w	800ebe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 800cf56:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf5a:	2801      	cmp	r0, #1
 800cf5c:	f171 0104 	sbcs.w	r1, r1, #4
 800cf60:	f082 8266 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf64:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf68:	1e8c      	subs	r4, r1, #2
 800cf6a:	ea50 0104 	orrs.w	r1, r0, r4
 800cf6e:	f002 8143 	beq.w	800f1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800cf72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf76:	2801      	cmp	r0, #1
 800cf78:	f171 0102 	sbcs.w	r1, r1, #2
 800cf7c:	f082 8258 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf80:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf84:	1e4c      	subs	r4, r1, #1
 800cf86:	ea50 0104 	orrs.w	r1, r0, r4
 800cf8a:	f002 80ce 	beq.w	800f12a <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800cf8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf92:	2801      	cmp	r0, #1
 800cf94:	f171 0101 	sbcs.w	r1, r1, #1
 800cf98:	f082 824a 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cf9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfa0:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 800cfa4:	4321      	orrs	r1, r4
 800cfa6:	f002 8059 	beq.w	800f05c <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800cfaa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfae:	4cd9      	ldr	r4, [pc, #868]	@ (800d314 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800cfb0:	42a0      	cmp	r0, r4
 800cfb2:	f171 0100 	sbcs.w	r1, r1, #0
 800cfb6:	f082 823b 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cfba:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfbe:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800cfc2:	4321      	orrs	r1, r4
 800cfc4:	f001 87d9 	beq.w	800ef7a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 800cfc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfcc:	4cd2      	ldr	r4, [pc, #840]	@ (800d318 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800cfce:	42a0      	cmp	r0, r4
 800cfd0:	f171 0100 	sbcs.w	r1, r1, #0
 800cfd4:	f082 822c 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cfd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfdc:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 800cfe0:	4321      	orrs	r1, r4
 800cfe2:	f001 8751 	beq.w	800ee88 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 800cfe6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfea:	4ccc      	ldr	r4, [pc, #816]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800cfec:	42a0      	cmp	r0, r4
 800cfee:	f171 0100 	sbcs.w	r1, r1, #0
 800cff2:	f082 821d 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800cff6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cffa:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800cffe:	4321      	orrs	r1, r4
 800d000:	f001 869a 	beq.w	800ed38 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 800d004:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d008:	4cc5      	ldr	r4, [pc, #788]	@ (800d320 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800d00a:	42a0      	cmp	r0, r4
 800d00c:	f171 0100 	sbcs.w	r1, r1, #0
 800d010:	f082 820e 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d014:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d018:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 800d01c:	4321      	orrs	r1, r4
 800d01e:	f001 8612 	beq.w	800ec46 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 800d022:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d026:	4cbf      	ldr	r4, [pc, #764]	@ (800d324 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 800d028:	42a0      	cmp	r0, r4
 800d02a:	f171 0100 	sbcs.w	r1, r1, #0
 800d02e:	f082 81ff 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d032:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d036:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 800d03a:	4321      	orrs	r1, r4
 800d03c:	f002 817e 	beq.w	800f33c <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 800d040:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d044:	4cb8      	ldr	r4, [pc, #736]	@ (800d328 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800d046:	42a0      	cmp	r0, r4
 800d048:	f171 0100 	sbcs.w	r1, r1, #0
 800d04c:	f082 81f0 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d050:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d054:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 800d058:	4321      	orrs	r1, r4
 800d05a:	f000 829e 	beq.w	800d59a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800d05e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d062:	4cb2      	ldr	r4, [pc, #712]	@ (800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800d064:	42a0      	cmp	r0, r4
 800d066:	f171 0100 	sbcs.w	r1, r1, #0
 800d06a:	f082 81e1 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d06e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d072:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 800d076:	4321      	orrs	r1, r4
 800d078:	f000 826d 	beq.w	800d556 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800d07c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d080:	4cab      	ldr	r4, [pc, #684]	@ (800d330 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800d082:	42a0      	cmp	r0, r4
 800d084:	f171 0100 	sbcs.w	r1, r1, #0
 800d088:	f082 81d2 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d08c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d090:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 800d094:	4321      	orrs	r1, r4
 800d096:	f001 800d 	beq.w	800e0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800d09a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d09e:	4ca5      	ldr	r4, [pc, #660]	@ (800d334 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800d0a0:	42a0      	cmp	r0, r4
 800d0a2:	f171 0100 	sbcs.w	r1, r1, #0
 800d0a6:	f082 81c3 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d0aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0ae:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800d0b2:	4321      	orrs	r1, r4
 800d0b4:	f000 81d0 	beq.w	800d458 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 800d0b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0bc:	4c9e      	ldr	r4, [pc, #632]	@ (800d338 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800d0be:	42a0      	cmp	r0, r4
 800d0c0:	f171 0100 	sbcs.w	r1, r1, #0
 800d0c4:	f082 81b4 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d0c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0cc:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 800d0d0:	4321      	orrs	r1, r4
 800d0d2:	f000 8142 	beq.w	800d35a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 800d0d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0da:	4c98      	ldr	r4, [pc, #608]	@ (800d33c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800d0dc:	42a0      	cmp	r0, r4
 800d0de:	f171 0100 	sbcs.w	r1, r1, #0
 800d0e2:	f082 81a5 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d0e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0ea:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800d0ee:	4321      	orrs	r1, r4
 800d0f0:	f001 824e 	beq.w	800e590 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800d0f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d0f8:	4c91      	ldr	r4, [pc, #580]	@ (800d340 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800d0fa:	42a0      	cmp	r0, r4
 800d0fc:	f171 0100 	sbcs.w	r1, r1, #0
 800d100:	f082 8196 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d104:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d108:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800d10c:	4321      	orrs	r1, r4
 800d10e:	f001 8197 	beq.w	800e440 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 800d112:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d116:	4c8b      	ldr	r4, [pc, #556]	@ (800d344 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800d118:	42a0      	cmp	r0, r4
 800d11a:	f171 0100 	sbcs.w	r1, r1, #0
 800d11e:	f082 8187 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d122:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d126:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 800d12a:	4321      	orrs	r1, r4
 800d12c:	f001 8154 	beq.w	800e3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 800d130:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d134:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 800d138:	f171 0100 	sbcs.w	r1, r1, #0
 800d13c:	f082 8178 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d140:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d144:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 800d148:	4321      	orrs	r1, r4
 800d14a:	f001 80b7 	beq.w	800e2bc <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800d14e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d152:	f248 0401 	movw	r4, #32769	@ 0x8001
 800d156:	42a0      	cmp	r0, r4
 800d158:	f171 0100 	sbcs.w	r1, r1, #0
 800d15c:	f082 8168 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d160:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d164:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 800d168:	4321      	orrs	r1, r4
 800d16a:	f001 8064 	beq.w	800e236 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800d16e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d172:	f244 0401 	movw	r4, #16385	@ 0x4001
 800d176:	42a0      	cmp	r0, r4
 800d178:	f171 0100 	sbcs.w	r1, r1, #0
 800d17c:	f082 8158 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d180:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d184:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 800d188:	4321      	orrs	r1, r4
 800d18a:	f001 8011 	beq.w	800e1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800d18e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d192:	f242 0401 	movw	r4, #8193	@ 0x2001
 800d196:	42a0      	cmp	r0, r4
 800d198:	f171 0100 	sbcs.w	r1, r1, #0
 800d19c:	f082 8148 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d1a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1a4:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 800d1a8:	4321      	orrs	r1, r4
 800d1aa:	f000 871e 	beq.w	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800d1ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1b2:	f241 0401 	movw	r4, #4097	@ 0x1001
 800d1b6:	42a0      	cmp	r0, r4
 800d1b8:	f171 0100 	sbcs.w	r1, r1, #0
 800d1bc:	f082 8138 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d1c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1c4:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 800d1c8:	4321      	orrs	r1, r4
 800d1ca:	f000 86a8 	beq.w	800df1e <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800d1ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1d2:	f640 0401 	movw	r4, #2049	@ 0x801
 800d1d6:	42a0      	cmp	r0, r4
 800d1d8:	f171 0100 	sbcs.w	r1, r1, #0
 800d1dc:	f082 8128 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d1e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1e4:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 800d1e8:	4321      	orrs	r1, r4
 800d1ea:	f000 8632 	beq.w	800de52 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800d1ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1f2:	f240 4401 	movw	r4, #1025	@ 0x401
 800d1f6:	42a0      	cmp	r0, r4
 800d1f8:	f171 0100 	sbcs.w	r1, r1, #0
 800d1fc:	f082 8118 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d200:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d204:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 800d208:	4321      	orrs	r1, r4
 800d20a:	f000 85b0 	beq.w	800dd6e <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800d20e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d212:	f240 2401 	movw	r4, #513	@ 0x201
 800d216:	42a0      	cmp	r0, r4
 800d218:	f171 0100 	sbcs.w	r1, r1, #0
 800d21c:	f082 8108 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d220:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d224:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 800d228:	4321      	orrs	r1, r4
 800d22a:	f000 8535 	beq.w	800dc98 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800d22e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d232:	f240 1401 	movw	r4, #257	@ 0x101
 800d236:	42a0      	cmp	r0, r4
 800d238:	f171 0100 	sbcs.w	r1, r1, #0
 800d23c:	f082 80f8 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d240:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d244:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 800d248:	4321      	orrs	r1, r4
 800d24a:	f000 84ba 	beq.w	800dbc2 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800d24e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d252:	2881      	cmp	r0, #129	@ 0x81
 800d254:	f171 0100 	sbcs.w	r1, r1, #0
 800d258:	f082 80ea 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d25c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d260:	2821      	cmp	r0, #33	@ 0x21
 800d262:	f171 0100 	sbcs.w	r1, r1, #0
 800d266:	d26f      	bcs.n	800d348 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800d268:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d26c:	4301      	orrs	r1, r0
 800d26e:	f002 80df 	beq.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d272:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d276:	1e42      	subs	r2, r0, #1
 800d278:	f141 33ff 	adc.w	r3, r1, #4294967295
 800d27c:	2a20      	cmp	r2, #32
 800d27e:	f173 0100 	sbcs.w	r1, r3, #0
 800d282:	f082 80d5 	bcs.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d286:	2a1f      	cmp	r2, #31
 800d288:	f202 80d2 	bhi.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800d28c:	a101      	add	r1, pc, #4	@ (adr r1, 800d294 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800d28e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d292:	bf00      	nop
 800d294:	0800d5f5 	.word	0x0800d5f5
 800d298:	0800d6c1 	.word	0x0800d6c1
 800d29c:	0800f431 	.word	0x0800f431
 800d2a0:	0800d781 	.word	0x0800d781
 800d2a4:	0800f431 	.word	0x0800f431
 800d2a8:	0800f431 	.word	0x0800f431
 800d2ac:	0800f431 	.word	0x0800f431
 800d2b0:	0800d851 	.word	0x0800d851
 800d2b4:	0800f431 	.word	0x0800f431
 800d2b8:	0800f431 	.word	0x0800f431
 800d2bc:	0800f431 	.word	0x0800f431
 800d2c0:	0800f431 	.word	0x0800f431
 800d2c4:	0800f431 	.word	0x0800f431
 800d2c8:	0800f431 	.word	0x0800f431
 800d2cc:	0800f431 	.word	0x0800f431
 800d2d0:	0800d933 	.word	0x0800d933
 800d2d4:	0800f431 	.word	0x0800f431
 800d2d8:	0800f431 	.word	0x0800f431
 800d2dc:	0800f431 	.word	0x0800f431
 800d2e0:	0800f431 	.word	0x0800f431
 800d2e4:	0800f431 	.word	0x0800f431
 800d2e8:	0800f431 	.word	0x0800f431
 800d2ec:	0800f431 	.word	0x0800f431
 800d2f0:	0800f431 	.word	0x0800f431
 800d2f4:	0800f431 	.word	0x0800f431
 800d2f8:	0800f431 	.word	0x0800f431
 800d2fc:	0800f431 	.word	0x0800f431
 800d300:	0800f431 	.word	0x0800f431
 800d304:	0800f431 	.word	0x0800f431
 800d308:	0800f431 	.word	0x0800f431
 800d30c:	0800f431 	.word	0x0800f431
 800d310:	0800da09 	.word	0x0800da09
 800d314:	80000001 	.word	0x80000001
 800d318:	40000001 	.word	0x40000001
 800d31c:	20000001 	.word	0x20000001
 800d320:	10000001 	.word	0x10000001
 800d324:	08000001 	.word	0x08000001
 800d328:	04000001 	.word	0x04000001
 800d32c:	00800001 	.word	0x00800001
 800d330:	00400001 	.word	0x00400001
 800d334:	00200001 	.word	0x00200001
 800d338:	00100001 	.word	0x00100001
 800d33c:	00080001 	.word	0x00080001
 800d340:	00040001 	.word	0x00040001
 800d344:	00020001 	.word	0x00020001
 800d348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d34c:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800d350:	430b      	orrs	r3, r1
 800d352:	f000 83c4 	beq.w	800dade <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 800d356:	f002 b86b 	b.w	800f430 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800d35a:	4ba1      	ldr	r3, [pc, #644]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d35c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d360:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d364:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800d366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d368:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d36c:	d036      	beq.n	800d3dc <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800d36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d370:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d374:	d86b      	bhi.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800d376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d378:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d37c:	d02b      	beq.n	800d3d6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800d37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d380:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d384:	d863      	bhi.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800d386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d388:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d38c:	d01b      	beq.n	800d3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800d38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d390:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d394:	d85b      	bhi.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800d396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d004      	beq.n	800d3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 800d39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3a2:	d008      	beq.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800d3a4:	e053      	b.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d3a6:	f107 0320 	add.w	r3, r7, #32
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f7ff f8b4 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d3b4:	e04e      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3b6:	f107 0314 	add.w	r3, r7, #20
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f7ff fa18 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d3c0:	697b      	ldr	r3, [r7, #20]
 800d3c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d3c4:	e046      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d3c6:	f107 0308 	add.w	r3, r7, #8
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	f7ff fb7c 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d3d4:	e03e      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d3d6:	4b83      	ldr	r3, [pc, #524]	@ (800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d3d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d3da:	e03b      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d3dc:	4b80      	ldr	r3, [pc, #512]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d3de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d3e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d3e8:	4b7d      	ldr	r3, [pc, #500]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	f003 0302 	and.w	r3, r3, #2
 800d3f0:	2b02      	cmp	r3, #2
 800d3f2:	d10c      	bne.n	800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800d3f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d109      	bne.n	800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d3fa:	4b79      	ldr	r3, [pc, #484]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	08db      	lsrs	r3, r3, #3
 800d400:	f003 0303 	and.w	r3, r3, #3
 800d404:	4a78      	ldr	r2, [pc, #480]	@ (800d5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800d406:	fa22 f303 	lsr.w	r3, r2, r3
 800d40a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d40c:	e01e      	b.n	800d44c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d40e:	4b74      	ldr	r3, [pc, #464]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d416:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d41a:	d106      	bne.n	800d42a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d41e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d422:	d102      	bne.n	800d42a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d424:	4b71      	ldr	r3, [pc, #452]	@ (800d5ec <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800d426:	637b      	str	r3, [r7, #52]	@ 0x34
 800d428:	e010      	b.n	800d44c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d42a:	4b6d      	ldr	r3, [pc, #436]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d432:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d436:	d106      	bne.n	800d446 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 800d438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d43a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d43e:	d102      	bne.n	800d446 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d440:	4b6b      	ldr	r3, [pc, #428]	@ (800d5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800d442:	637b      	str	r3, [r7, #52]	@ 0x34
 800d444:	e002      	b.n	800d44c <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800d446:	2300      	movs	r3, #0
 800d448:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d44a:	e003      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 800d44c:	e002      	b.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800d44e:	2300      	movs	r3, #0
 800d450:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d452:	bf00      	nop
          }
        }
        break;
 800d454:	f001 bfef 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800d458:	4b61      	ldr	r3, [pc, #388]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d45a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d45e:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800d462:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800d464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d466:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d46a:	d036      	beq.n	800d4da <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 800d46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d46e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d472:	d86b      	bhi.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d476:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d47a:	d02b      	beq.n	800d4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 800d47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d47e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800d482:	d863      	bhi.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d48a:	d01b      	beq.n	800d4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800d48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d48e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d492:	d85b      	bhi.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800d494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d496:	2b00      	cmp	r3, #0
 800d498:	d004      	beq.n	800d4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d49c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d4a0:	d008      	beq.n	800d4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800d4a2:	e053      	b.n	800d54c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d4a4:	f107 0320 	add.w	r3, r7, #32
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	f7ff f835 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800d4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d4b2:	e04e      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4b4:	f107 0314 	add.w	r3, r7, #20
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f7ff f999 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d4c2:	e046      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d4c4:	f107 0308 	add.w	r3, r7, #8
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7ff fafd 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800d4ce:	68bb      	ldr	r3, [r7, #8]
 800d4d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d4d2:	e03e      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800d4d4:	4b43      	ldr	r3, [pc, #268]	@ (800d5e4 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d4d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d4d8:	e03b      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d4da:	4b41      	ldr	r3, [pc, #260]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d4dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800d4e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800d4e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d4e6:	4b3e      	ldr	r3, [pc, #248]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f003 0302 	and.w	r3, r3, #2
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	d10c      	bne.n	800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 800d4f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d109      	bne.n	800d50c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d4f8:	4b39      	ldr	r3, [pc, #228]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	08db      	lsrs	r3, r3, #3
 800d4fe:	f003 0303 	and.w	r3, r3, #3
 800d502:	4a39      	ldr	r2, [pc, #228]	@ (800d5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800d504:	fa22 f303 	lsr.w	r3, r2, r3
 800d508:	637b      	str	r3, [r7, #52]	@ 0x34
 800d50a:	e01e      	b.n	800d54a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d50c:	4b34      	ldr	r3, [pc, #208]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d518:	d106      	bne.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d51c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d520:	d102      	bne.n	800d528 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800d522:	4b32      	ldr	r3, [pc, #200]	@ (800d5ec <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 800d524:	637b      	str	r3, [r7, #52]	@ 0x34
 800d526:	e010      	b.n	800d54a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d528:	4b2d      	ldr	r3, [pc, #180]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d530:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d534:	d106      	bne.n	800d544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 800d536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d538:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d53c:	d102      	bne.n	800d544 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800d53e:	4b2c      	ldr	r3, [pc, #176]	@ (800d5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800d540:	637b      	str	r3, [r7, #52]	@ 0x34
 800d542:	e002      	b.n	800d54a <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800d544:	2300      	movs	r3, #0
 800d546:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800d548:	e003      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 800d54a:	e002      	b.n	800d552 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 800d54c:	2300      	movs	r3, #0
 800d54e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800d550:	bf00      	nop
          }
        }
        break;
 800d552:	f001 bf70 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800d556:	4b22      	ldr	r3, [pc, #136]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d558:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d55c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d560:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800d562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d564:	2b00      	cmp	r3, #0
 800d566:	d108      	bne.n	800d57a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d568:	f107 0320 	add.w	r3, r7, #32
 800d56c:	4618      	mov	r0, r3
 800d56e:	f7fe ffd3 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d574:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800d576:	f001 bf5e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	2b40      	cmp	r3, #64	@ 0x40
 800d57e:	d108      	bne.n	800d592 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d580:	f107 0314 	add.w	r3, r7, #20
 800d584:	4618      	mov	r0, r3
 800d586:	f7ff f933 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d58a:	69fb      	ldr	r3, [r7, #28]
 800d58c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d58e:	f001 bf52 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800d592:	2300      	movs	r3, #0
 800d594:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d596:	f001 bf4e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 800d59a:	4b11      	ldr	r3, [pc, #68]	@ (800d5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d59c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800d5a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5a4:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d108      	bne.n	800d5be <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d5ac:	f107 0320 	add.w	r3, r7, #32
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7fe ffb1 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800d5ba:	f001 bf3c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800d5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c0:	2b80      	cmp	r3, #128	@ 0x80
 800d5c2:	d108      	bne.n	800d5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d5c4:	f107 0314 	add.w	r3, r7, #20
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7ff f911 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d5ce:	69fb      	ldr	r3, [r7, #28]
 800d5d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d5d2:	f001 bf30 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d5da:	f001 bf2c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d5de:	bf00      	nop
 800d5e0:	44020c00 	.word	0x44020c00
 800d5e4:	00bb8000 	.word	0x00bb8000
 800d5e8:	03d09000 	.word	0x03d09000
 800d5ec:	003d0900 	.word	0x003d0900
 800d5f0:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800d5f4:	4b9d      	ldr	r3, [pc, #628]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d5f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d5fa:	f003 0307 	and.w	r3, r3, #7
 800d5fe:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800d600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d602:	2b00      	cmp	r3, #0
 800d604:	d104      	bne.n	800d610 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800d606:	f7fc ffd1 	bl	800a5ac <HAL_RCC_GetPCLK2Freq>
 800d60a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800d60c:	f001 bf13 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800d610:	4b96      	ldr	r3, [pc, #600]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d61c:	d10a      	bne.n	800d634 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800d61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d620:	2b01      	cmp	r3, #1
 800d622:	d107      	bne.n	800d634 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d624:	f107 0314 	add.w	r3, r7, #20
 800d628:	4618      	mov	r0, r3
 800d62a:	f7ff f8e1 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	637b      	str	r3, [r7, #52]	@ 0x34
 800d632:	e043      	b.n	800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800d634:	4b8d      	ldr	r3, [pc, #564]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d63c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d640:	d10a      	bne.n	800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800d642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d644:	2b02      	cmp	r3, #2
 800d646:	d107      	bne.n	800d658 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d648:	f107 0308 	add.w	r3, r7, #8
 800d64c:	4618      	mov	r0, r3
 800d64e:	f7ff fa3b 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	637b      	str	r3, [r7, #52]	@ 0x34
 800d656:	e031      	b.n	800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800d658:	4b84      	ldr	r3, [pc, #528]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	f003 0302 	and.w	r3, r3, #2
 800d660:	2b02      	cmp	r3, #2
 800d662:	d10c      	bne.n	800d67e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800d664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d666:	2b03      	cmp	r3, #3
 800d668:	d109      	bne.n	800d67e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d66a:	4b80      	ldr	r3, [pc, #512]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	08db      	lsrs	r3, r3, #3
 800d670:	f003 0303 	and.w	r3, r3, #3
 800d674:	4a7e      	ldr	r2, [pc, #504]	@ (800d870 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d676:	fa22 f303 	lsr.w	r3, r2, r3
 800d67a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d67c:	e01e      	b.n	800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800d67e:	4b7b      	ldr	r3, [pc, #492]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d686:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d68a:	d105      	bne.n	800d698 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800d68c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d68e:	2b04      	cmp	r3, #4
 800d690:	d102      	bne.n	800d698 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800d692:	4b78      	ldr	r3, [pc, #480]	@ (800d874 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d694:	637b      	str	r3, [r7, #52]	@ 0x34
 800d696:	e011      	b.n	800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800d698:	4b74      	ldr	r3, [pc, #464]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d69a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d69e:	f003 0302 	and.w	r3, r3, #2
 800d6a2:	2b02      	cmp	r3, #2
 800d6a4:	d106      	bne.n	800d6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 800d6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a8:	2b05      	cmp	r3, #5
 800d6aa:	d103      	bne.n	800d6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 800d6ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d6b0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6b2:	e003      	b.n	800d6bc <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d6b8:	f001 bebd 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d6bc:	f001 bebb 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800d6c0:	4b6a      	ldr	r3, [pc, #424]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d6c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d6c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d6ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800d6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d104      	bne.n	800d6dc <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d6d2:	f7fc ff55 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800d6d6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800d6d8:	f001 bead 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800d6dc:	4b63      	ldr	r3, [pc, #396]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d6e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d6e8:	d10a      	bne.n	800d700 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 800d6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ec:	2b08      	cmp	r3, #8
 800d6ee:	d107      	bne.n	800d700 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d6f0:	f107 0314 	add.w	r3, r7, #20
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f7ff f87b 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d6fa:	69bb      	ldr	r3, [r7, #24]
 800d6fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d6fe:	e03d      	b.n	800d77c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800d700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d702:	2b10      	cmp	r3, #16
 800d704:	d108      	bne.n	800d718 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d706:	f107 0308 	add.w	r3, r7, #8
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7ff f9dc 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d714:	f001 be8f 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800d718:	4b54      	ldr	r3, [pc, #336]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f003 0302 	and.w	r3, r3, #2
 800d720:	2b02      	cmp	r3, #2
 800d722:	d10c      	bne.n	800d73e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 800d724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d726:	2b18      	cmp	r3, #24
 800d728:	d109      	bne.n	800d73e <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d72a:	4b50      	ldr	r3, [pc, #320]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	08db      	lsrs	r3, r3, #3
 800d730:	f003 0303 	and.w	r3, r3, #3
 800d734:	4a4e      	ldr	r2, [pc, #312]	@ (800d870 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d736:	fa22 f303 	lsr.w	r3, r2, r3
 800d73a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d73c:	e01e      	b.n	800d77c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800d73e:	4b4b      	ldr	r3, [pc, #300]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d746:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d74a:	d105      	bne.n	800d758 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d74e:	2b20      	cmp	r3, #32
 800d750:	d102      	bne.n	800d758 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800d752:	4b48      	ldr	r3, [pc, #288]	@ (800d874 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d754:	637b      	str	r3, [r7, #52]	@ 0x34
 800d756:	e011      	b.n	800d77c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800d758:	4b44      	ldr	r3, [pc, #272]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d75a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d75e:	f003 0302 	and.w	r3, r3, #2
 800d762:	2b02      	cmp	r3, #2
 800d764:	d106      	bne.n	800d774 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 800d766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d768:	2b28      	cmp	r3, #40	@ 0x28
 800d76a:	d103      	bne.n	800d774 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 800d76c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d770:	637b      	str	r3, [r7, #52]	@ 0x34
 800d772:	e003      	b.n	800d77c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 800d774:	2300      	movs	r3, #0
 800d776:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d778:	f001 be5d 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d77c:	f001 be5b 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800d780:	4b3a      	ldr	r3, [pc, #232]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d782:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d786:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800d78a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800d78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d104      	bne.n	800d79c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d792:	f7fc fef5 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800d796:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800d798:	f001 be4d 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800d79c:	4b33      	ldr	r3, [pc, #204]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d7a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d7a8:	d10a      	bne.n	800d7c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 800d7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ac:	2b40      	cmp	r3, #64	@ 0x40
 800d7ae:	d107      	bne.n	800d7c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d7b0:	f107 0314 	add.w	r3, r7, #20
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	f7ff f81b 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d7ba:	69bb      	ldr	r3, [r7, #24]
 800d7bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7be:	e045      	b.n	800d84c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800d7c0:	4b2a      	ldr	r3, [pc, #168]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d7c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d7cc:	d10a      	bne.n	800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800d7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7d0:	2b80      	cmp	r3, #128	@ 0x80
 800d7d2:	d107      	bne.n	800d7e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d7d4:	f107 0308 	add.w	r3, r7, #8
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7ff f975 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7e2:	e033      	b.n	800d84c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800d7e4:	4b21      	ldr	r3, [pc, #132]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f003 0302 	and.w	r3, r3, #2
 800d7ec:	2b02      	cmp	r3, #2
 800d7ee:	d10c      	bne.n	800d80a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 800d7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7f2:	2bc0      	cmp	r3, #192	@ 0xc0
 800d7f4:	d109      	bne.n	800d80a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d7f6:	4b1d      	ldr	r3, [pc, #116]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	08db      	lsrs	r3, r3, #3
 800d7fc:	f003 0303 	and.w	r3, r3, #3
 800d800:	4a1b      	ldr	r2, [pc, #108]	@ (800d870 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800d802:	fa22 f303 	lsr.w	r3, r2, r3
 800d806:	637b      	str	r3, [r7, #52]	@ 0x34
 800d808:	e020      	b.n	800d84c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800d80a:	4b18      	ldr	r3, [pc, #96]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d816:	d106      	bne.n	800d826 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 800d818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d81a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d81e:	d102      	bne.n	800d826 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 800d820:	4b14      	ldr	r3, [pc, #80]	@ (800d874 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800d822:	637b      	str	r3, [r7, #52]	@ 0x34
 800d824:	e012      	b.n	800d84c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800d826:	4b11      	ldr	r3, [pc, #68]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d828:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d82c:	f003 0302 	and.w	r3, r3, #2
 800d830:	2b02      	cmp	r3, #2
 800d832:	d107      	bne.n	800d844 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 800d834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d836:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800d83a:	d103      	bne.n	800d844 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 800d83c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d840:	637b      	str	r3, [r7, #52]	@ 0x34
 800d842:	e003      	b.n	800d84c <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 800d844:	2300      	movs	r3, #0
 800d846:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d848:	f001 bdf5 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d84c:	f001 bdf3 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800d850:	4b06      	ldr	r3, [pc, #24]	@ (800d86c <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800d852:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d856:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800d85a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800d85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d10a      	bne.n	800d878 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d862:	f7fc fe8d 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800d866:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800d868:	f001 bde5 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d86c:	44020c00 	.word	0x44020c00
 800d870:	03d09000 	.word	0x03d09000
 800d874:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800d878:	4ba0      	ldr	r3, [pc, #640]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d884:	d10b      	bne.n	800d89e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 800d886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d888:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d88c:	d107      	bne.n	800d89e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d88e:	f107 0314 	add.w	r3, r7, #20
 800d892:	4618      	mov	r0, r3
 800d894:	f7fe ffac 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d898:	69bb      	ldr	r3, [r7, #24]
 800d89a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d89c:	e047      	b.n	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800d89e:	4b97      	ldr	r3, [pc, #604]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d8a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8aa:	d10b      	bne.n	800d8c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800d8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d8b2:	d107      	bne.n	800d8c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d8b4:	f107 0308 	add.w	r3, r7, #8
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f7ff f905 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8c2:	e034      	b.n	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800d8c4:	4b8d      	ldr	r3, [pc, #564]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f003 0302 	and.w	r3, r3, #2
 800d8cc:	2b02      	cmp	r3, #2
 800d8ce:	d10d      	bne.n	800d8ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800d8d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d8d6:	d109      	bne.n	800d8ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d8d8:	4b88      	ldr	r3, [pc, #544]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	08db      	lsrs	r3, r3, #3
 800d8de:	f003 0303 	and.w	r3, r3, #3
 800d8e2:	4a87      	ldr	r2, [pc, #540]	@ (800db00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800d8e4:	fa22 f303 	lsr.w	r3, r2, r3
 800d8e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d8ea:	e020      	b.n	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800d8ec:	4b83      	ldr	r3, [pc, #524]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d8f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8f8:	d106      	bne.n	800d908 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800d8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d900:	d102      	bne.n	800d908 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 800d902:	4b80      	ldr	r3, [pc, #512]	@ (800db04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800d904:	637b      	str	r3, [r7, #52]	@ 0x34
 800d906:	e012      	b.n	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800d908:	4b7c      	ldr	r3, [pc, #496]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d90a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d90e:	f003 0302 	and.w	r3, r3, #2
 800d912:	2b02      	cmp	r3, #2
 800d914:	d107      	bne.n	800d926 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 800d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d918:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800d91c:	d103      	bne.n	800d926 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 800d91e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d922:	637b      	str	r3, [r7, #52]	@ 0x34
 800d924:	e003      	b.n	800d92e <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 800d926:	2300      	movs	r3, #0
 800d928:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d92a:	f001 bd84 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800d92e:	f001 bd82 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800d932:	4b72      	ldr	r3, [pc, #456]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d934:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800d938:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d93c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800d93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d940:	2b00      	cmp	r3, #0
 800d942:	d104      	bne.n	800d94e <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800d944:	f7fc fe1c 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800d948:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800d94a:	f001 bd74 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800d94e:	4b6b      	ldr	r3, [pc, #428]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d956:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d95a:	d10b      	bne.n	800d974 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 800d95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d95e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d962:	d107      	bne.n	800d974 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d964:	f107 0314 	add.w	r3, r7, #20
 800d968:	4618      	mov	r0, r3
 800d96a:	f7fe ff41 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	637b      	str	r3, [r7, #52]	@ 0x34
 800d972:	e047      	b.n	800da04 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800d974:	4b61      	ldr	r3, [pc, #388]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d97c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d980:	d10b      	bne.n	800d99a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800d982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d988:	d107      	bne.n	800d99a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d98a:	f107 0308 	add.w	r3, r7, #8
 800d98e:	4618      	mov	r0, r3
 800d990:	f7ff f89a 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	637b      	str	r3, [r7, #52]	@ 0x34
 800d998:	e034      	b.n	800da04 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800d99a:	4b58      	ldr	r3, [pc, #352]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	f003 0302 	and.w	r3, r3, #2
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d10d      	bne.n	800d9c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800d9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d9ac:	d109      	bne.n	800d9c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800d9ae:	4b53      	ldr	r3, [pc, #332]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	08db      	lsrs	r3, r3, #3
 800d9b4:	f003 0303 	and.w	r3, r3, #3
 800d9b8:	4a51      	ldr	r2, [pc, #324]	@ (800db00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800d9ba:	fa22 f303 	lsr.w	r3, r2, r3
 800d9be:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9c0:	e020      	b.n	800da04 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800d9c2:	4b4e      	ldr	r3, [pc, #312]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d9ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d9ce:	d106      	bne.n	800d9de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800d9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d9d6:	d102      	bne.n	800d9de <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 800d9d8:	4b4a      	ldr	r3, [pc, #296]	@ (800db04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800d9da:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9dc:	e012      	b.n	800da04 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800d9de:	4b47      	ldr	r3, [pc, #284]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800d9e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800d9e4:	f003 0302 	and.w	r3, r3, #2
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d107      	bne.n	800d9fc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800d9ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ee:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800d9f2:	d103      	bne.n	800d9fc <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 800d9f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d9f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9fa:	e003      	b.n	800da04 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800da00:	f001 bd19 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800da04:	f001 bd17 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800da08:	4b3c      	ldr	r3, [pc, #240]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800da0e:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800da12:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800da14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da16:	2b00      	cmp	r3, #0
 800da18:	d104      	bne.n	800da24 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800da1a:	f7fc fdb1 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800da1e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800da20:	f001 bd09 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800da24:	4b35      	ldr	r3, [pc, #212]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800da30:	d10b      	bne.n	800da4a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 800da32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da38:	d107      	bne.n	800da4a <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800da3a:	f107 0314 	add.w	r3, r7, #20
 800da3e:	4618      	mov	r0, r3
 800da40:	f7fe fed6 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	637b      	str	r3, [r7, #52]	@ 0x34
 800da48:	e047      	b.n	800dada <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800da4a:	4b2c      	ldr	r3, [pc, #176]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800da52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800da56:	d10b      	bne.n	800da70 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 800da58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800da5e:	d107      	bne.n	800da70 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800da60:	f107 0308 	add.w	r3, r7, #8
 800da64:	4618      	mov	r0, r3
 800da66:	f7ff f82f 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	637b      	str	r3, [r7, #52]	@ 0x34
 800da6e:	e034      	b.n	800dada <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800da70:	4b22      	ldr	r3, [pc, #136]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	f003 0302 	and.w	r3, r3, #2
 800da78:	2b02      	cmp	r3, #2
 800da7a:	d10d      	bne.n	800da98 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800da7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da7e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800da82:	d109      	bne.n	800da98 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800da84:	4b1d      	ldr	r3, [pc, #116]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	08db      	lsrs	r3, r3, #3
 800da8a:	f003 0303 	and.w	r3, r3, #3
 800da8e:	4a1c      	ldr	r2, [pc, #112]	@ (800db00 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800da90:	fa22 f303 	lsr.w	r3, r2, r3
 800da94:	637b      	str	r3, [r7, #52]	@ 0x34
 800da96:	e020      	b.n	800dada <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800da98:	4b18      	ldr	r3, [pc, #96]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800daa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800daa4:	d106      	bne.n	800dab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800daa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800daac:	d102      	bne.n	800dab4 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800daae:	4b15      	ldr	r3, [pc, #84]	@ (800db04 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800dab0:	637b      	str	r3, [r7, #52]	@ 0x34
 800dab2:	e012      	b.n	800dada <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800dab4:	4b11      	ldr	r3, [pc, #68]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800dab6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800daba:	f003 0302 	and.w	r3, r3, #2
 800dabe:	2b02      	cmp	r3, #2
 800dac0:	d107      	bne.n	800dad2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800dac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dac4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800dac8:	d103      	bne.n	800dad2 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800daca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dace:	637b      	str	r3, [r7, #52]	@ 0x34
 800dad0:	e003      	b.n	800dada <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800dad2:	2300      	movs	r3, #0
 800dad4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dad6:	f001 bcae 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dada:	f001 bcac 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800dade:	4b07      	ldr	r3, [pc, #28]	@ (800dafc <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800dae0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800dae4:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800dae8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800daea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daec:	2b00      	cmp	r3, #0
 800daee:	d10b      	bne.n	800db08 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800daf0:	f7fc fd46 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800daf4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800daf6:	f001 bc9e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dafa:	bf00      	nop
 800dafc:	44020c00 	.word	0x44020c00
 800db00:	03d09000 	.word	0x03d09000
 800db04:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800db08:	4ba0      	ldr	r3, [pc, #640]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db14:	d10b      	bne.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800db16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800db1c:	d107      	bne.n	800db2e <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db1e:	f107 0314 	add.w	r3, r7, #20
 800db22:	4618      	mov	r0, r3
 800db24:	f7fe fe64 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800db28:	69bb      	ldr	r3, [r7, #24]
 800db2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800db2c:	e047      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800db2e:	4b97      	ldr	r3, [pc, #604]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db30:	681b      	ldr	r3, [r3, #0]
 800db32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db3a:	d10b      	bne.n	800db54 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 800db3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db3e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800db42:	d107      	bne.n	800db54 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db44:	f107 0308 	add.w	r3, r7, #8
 800db48:	4618      	mov	r0, r3
 800db4a:	f7fe ffbd 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	637b      	str	r3, [r7, #52]	@ 0x34
 800db52:	e034      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800db54:	4b8d      	ldr	r3, [pc, #564]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	f003 0302 	and.w	r3, r3, #2
 800db5c:	2b02      	cmp	r3, #2
 800db5e:	d10d      	bne.n	800db7c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 800db60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db62:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800db66:	d109      	bne.n	800db7c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800db68:	4b88      	ldr	r3, [pc, #544]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	08db      	lsrs	r3, r3, #3
 800db6e:	f003 0303 	and.w	r3, r3, #3
 800db72:	4a87      	ldr	r2, [pc, #540]	@ (800dd90 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800db74:	fa22 f303 	lsr.w	r3, r2, r3
 800db78:	637b      	str	r3, [r7, #52]	@ 0x34
 800db7a:	e020      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800db7c:	4b83      	ldr	r3, [pc, #524]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800db84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db88:	d106      	bne.n	800db98 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800db8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800db90:	d102      	bne.n	800db98 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800db92:	4b80      	ldr	r3, [pc, #512]	@ (800dd94 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800db94:	637b      	str	r3, [r7, #52]	@ 0x34
 800db96:	e012      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800db98:	4b7c      	ldr	r3, [pc, #496]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800db9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800db9e:	f003 0302 	and.w	r3, r3, #2
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d107      	bne.n	800dbb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800dba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dba8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800dbac:	d103      	bne.n	800dbb6 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800dbae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dbb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dbb4:	e003      	b.n	800dbbe <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dbba:	f001 bc3c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dbbe:	f001 bc3a 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800dbc2:	4b72      	ldr	r3, [pc, #456]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dbc4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800dbc8:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800dbcc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800dbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d104      	bne.n	800dbde <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800dbd4:	f7fc fcd4 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800dbd8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800dbda:	f001 bc2c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800dbde:	4b6b      	ldr	r3, [pc, #428]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dbe6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dbea:	d10b      	bne.n	800dc04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800dbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dbf2:	d107      	bne.n	800dc04 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dbf4:	f107 0314 	add.w	r3, r7, #20
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f7fe fdf9 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dbfe:	69bb      	ldr	r3, [r7, #24]
 800dc00:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc02:	e047      	b.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800dc04:	4b61      	ldr	r3, [pc, #388]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dc0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dc10:	d10b      	bne.n	800dc2a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 800dc12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dc18:	d107      	bne.n	800dc2a <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dc1a:	f107 0308 	add.w	r3, r7, #8
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7fe ff52 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc28:	e034      	b.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800dc2a:	4b58      	ldr	r3, [pc, #352]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	f003 0302 	and.w	r3, r3, #2
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d10d      	bne.n	800dc52 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 800dc36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc38:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dc3c:	d109      	bne.n	800dc52 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dc3e:	4b53      	ldr	r3, [pc, #332]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	08db      	lsrs	r3, r3, #3
 800dc44:	f003 0303 	and.w	r3, r3, #3
 800dc48:	4a51      	ldr	r2, [pc, #324]	@ (800dd90 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800dc4a:	fa22 f303 	lsr.w	r3, r2, r3
 800dc4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc50:	e020      	b.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800dc52:	4b4e      	ldr	r3, [pc, #312]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dc5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc5e:	d106      	bne.n	800dc6e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 800dc60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dc66:	d102      	bne.n	800dc6e <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 800dc68:	4b4a      	ldr	r3, [pc, #296]	@ (800dd94 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800dc6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc6c:	e012      	b.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800dc6e:	4b47      	ldr	r3, [pc, #284]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dc74:	f003 0302 	and.w	r3, r3, #2
 800dc78:	2b02      	cmp	r3, #2
 800dc7a:	d107      	bne.n	800dc8c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800dc7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800dc82:	d103      	bne.n	800dc8c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 800dc84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc88:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc8a:	e003      	b.n	800dc94 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dc90:	f001 bbd1 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dc94:	f001 bbcf 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800dc98:	4b3c      	ldr	r3, [pc, #240]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dc9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800dc9e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800dca2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800dca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d104      	bne.n	800dcb4 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800dcaa:	f7fc fc69 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800dcae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800dcb0:	f001 bbc1 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800dcb4:	4b35      	ldr	r3, [pc, #212]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dcbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcc0:	d10b      	bne.n	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 800dcc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcc8:	d107      	bne.n	800dcda <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcca:	f107 0314 	add.w	r3, r7, #20
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f7fe fd8e 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800dcd4:	69bb      	ldr	r3, [r7, #24]
 800dcd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcd8:	e047      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800dcda:	4b2c      	ldr	r3, [pc, #176]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dce2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dce6:	d10b      	bne.n	800dd00 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 800dce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dcee:	d107      	bne.n	800dd00 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dcf0:	f107 0308 	add.w	r3, r7, #8
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	f7fe fee7 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	637b      	str	r3, [r7, #52]	@ 0x34
 800dcfe:	e034      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800dd00:	4b22      	ldr	r3, [pc, #136]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f003 0302 	and.w	r3, r3, #2
 800dd08:	2b02      	cmp	r3, #2
 800dd0a:	d10d      	bne.n	800dd28 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800dd0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd0e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dd12:	d109      	bne.n	800dd28 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dd14:	4b1d      	ldr	r3, [pc, #116]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	08db      	lsrs	r3, r3, #3
 800dd1a:	f003 0303 	and.w	r3, r3, #3
 800dd1e:	4a1c      	ldr	r2, [pc, #112]	@ (800dd90 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 800dd20:	fa22 f303 	lsr.w	r3, r2, r3
 800dd24:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd26:	e020      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800dd28:	4b18      	ldr	r3, [pc, #96]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dd30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd34:	d106      	bne.n	800dd44 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 800dd36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dd3c:	d102      	bne.n	800dd44 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 800dd3e:	4b15      	ldr	r3, [pc, #84]	@ (800dd94 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 800dd40:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd42:	e012      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800dd44:	4b11      	ldr	r3, [pc, #68]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dd46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dd4a:	f003 0302 	and.w	r3, r3, #2
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	d107      	bne.n	800dd62 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 800dd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd54:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800dd58:	d103      	bne.n	800dd62 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 800dd5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd5e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd60:	e003      	b.n	800dd6a <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 800dd62:	2300      	movs	r3, #0
 800dd64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dd66:	f001 bb66 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dd6a:	f001 bb64 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800dd6e:	4b07      	ldr	r3, [pc, #28]	@ (800dd8c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800dd70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800dd74:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800dd78:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800dd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d10b      	bne.n	800dd98 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800dd80:	f7fc fbfe 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800dd84:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800dd86:	f001 bb56 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dd8a:	bf00      	nop
 800dd8c:	44020c00 	.word	0x44020c00
 800dd90:	03d09000 	.word	0x03d09000
 800dd94:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800dd98:	4ba1      	ldr	r3, [pc, #644]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dda0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dda4:	d10b      	bne.n	800ddbe <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 800dda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ddac:	d107      	bne.n	800ddbe <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ddae:	f107 0314 	add.w	r3, r7, #20
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7fe fd1c 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ddb8:	69bb      	ldr	r3, [r7, #24]
 800ddba:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddbc:	e047      	b.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800ddbe:	4b98      	ldr	r3, [pc, #608]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ddc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ddca:	d10b      	bne.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800ddcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddd2:	d107      	bne.n	800dde4 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ddd4:	f107 0308 	add.w	r3, r7, #8
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f7fe fe75 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	637b      	str	r3, [r7, #52]	@ 0x34
 800dde2:	e034      	b.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800dde4:	4b8e      	ldr	r3, [pc, #568]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	f003 0302 	and.w	r3, r3, #2
 800ddec:	2b02      	cmp	r3, #2
 800ddee:	d10d      	bne.n	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 800ddf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800ddf6:	d109      	bne.n	800de0c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ddf8:	4b89      	ldr	r3, [pc, #548]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	08db      	lsrs	r3, r3, #3
 800ddfe:	f003 0303 	and.w	r3, r3, #3
 800de02:	4a88      	ldr	r2, [pc, #544]	@ (800e024 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800de04:	fa22 f303 	lsr.w	r3, r2, r3
 800de08:	637b      	str	r3, [r7, #52]	@ 0x34
 800de0a:	e020      	b.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800de0c:	4b84      	ldr	r3, [pc, #528]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800de14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de18:	d106      	bne.n	800de28 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 800de1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de20:	d102      	bne.n	800de28 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 800de22:	4b81      	ldr	r3, [pc, #516]	@ (800e028 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800de24:	637b      	str	r3, [r7, #52]	@ 0x34
 800de26:	e012      	b.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800de28:	4b7d      	ldr	r3, [pc, #500]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800de2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800de2e:	f003 0302 	and.w	r3, r3, #2
 800de32:	2b02      	cmp	r3, #2
 800de34:	d107      	bne.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 800de36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de38:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800de3c:	d103      	bne.n	800de46 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800de3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800de42:	637b      	str	r3, [r7, #52]	@ 0x34
 800de44:	e003      	b.n	800de4e <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 800de46:	2300      	movs	r3, #0
 800de48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800de4a:	f001 baf4 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800de4e:	f001 baf2 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800de52:	4b73      	ldr	r3, [pc, #460]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800de54:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800de58:	f003 0307 	and.w	r3, r3, #7
 800de5c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800de5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de60:	2b00      	cmp	r3, #0
 800de62:	d104      	bne.n	800de6e <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800de64:	f7fc fb8c 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800de68:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800de6a:	f001 bae4 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800de6e:	4b6c      	ldr	r3, [pc, #432]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800de76:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de7a:	d10a      	bne.n	800de92 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800de7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de7e:	2b01      	cmp	r3, #1
 800de80:	d107      	bne.n	800de92 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de82:	f107 0314 	add.w	r3, r7, #20
 800de86:	4618      	mov	r0, r3
 800de88:	f7fe fcb2 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800de8c:	69bb      	ldr	r3, [r7, #24]
 800de8e:	637b      	str	r3, [r7, #52]	@ 0x34
 800de90:	e043      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800de92:	4b63      	ldr	r3, [pc, #396]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800de9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de9e:	d10a      	bne.n	800deb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800dea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dea2:	2b02      	cmp	r3, #2
 800dea4:	d107      	bne.n	800deb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dea6:	f107 0308 	add.w	r3, r7, #8
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fe fe0c 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	637b      	str	r3, [r7, #52]	@ 0x34
 800deb4:	e031      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800deb6:	4b5a      	ldr	r3, [pc, #360]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	f003 0302 	and.w	r3, r3, #2
 800debe:	2b02      	cmp	r3, #2
 800dec0:	d10c      	bne.n	800dedc <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800dec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dec4:	2b03      	cmp	r3, #3
 800dec6:	d109      	bne.n	800dedc <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800dec8:	4b55      	ldr	r3, [pc, #340]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	08db      	lsrs	r3, r3, #3
 800dece:	f003 0303 	and.w	r3, r3, #3
 800ded2:	4a54      	ldr	r2, [pc, #336]	@ (800e024 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800ded4:	fa22 f303 	lsr.w	r3, r2, r3
 800ded8:	637b      	str	r3, [r7, #52]	@ 0x34
 800deda:	e01e      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800dedc:	4b50      	ldr	r3, [pc, #320]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dee8:	d105      	bne.n	800def6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800deea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deec:	2b04      	cmp	r3, #4
 800deee:	d102      	bne.n	800def6 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 800def0:	4b4d      	ldr	r3, [pc, #308]	@ (800e028 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800def2:	637b      	str	r3, [r7, #52]	@ 0x34
 800def4:	e011      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800def6:	4b4a      	ldr	r3, [pc, #296]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800def8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800defc:	f003 0302 	and.w	r3, r3, #2
 800df00:	2b02      	cmp	r3, #2
 800df02:	d106      	bne.n	800df12 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 800df04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df06:	2b05      	cmp	r3, #5
 800df08:	d103      	bne.n	800df12 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800df0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800df0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800df10:	e003      	b.n	800df1a <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 800df12:	2300      	movs	r3, #0
 800df14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800df16:	f001 ba8e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800df1a:	f001 ba8c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800df1e:	4b40      	ldr	r3, [pc, #256]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800df20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800df24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800df28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800df2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d104      	bne.n	800df3a <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800df30:	f7fc fb26 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800df34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800df36:	f001 ba7e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800df3a:	4b39      	ldr	r3, [pc, #228]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800df42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df46:	d10a      	bne.n	800df5e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 800df48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df4a:	2b10      	cmp	r3, #16
 800df4c:	d107      	bne.n	800df5e <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800df4e:	f107 0314 	add.w	r3, r7, #20
 800df52:	4618      	mov	r0, r3
 800df54:	f7fe fc4c 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800df58:	69bb      	ldr	r3, [r7, #24]
 800df5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800df5c:	e043      	b.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800df5e:	4b30      	ldr	r3, [pc, #192]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800df66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df6a:	d10a      	bne.n	800df82 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 800df6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df6e:	2b20      	cmp	r3, #32
 800df70:	d107      	bne.n	800df82 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df72:	f107 0308 	add.w	r3, r7, #8
 800df76:	4618      	mov	r0, r3
 800df78:	f7fe fda6 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800df80:	e031      	b.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800df82:	4b27      	ldr	r3, [pc, #156]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	f003 0302 	and.w	r3, r3, #2
 800df8a:	2b02      	cmp	r3, #2
 800df8c:	d10c      	bne.n	800dfa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800df8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df90:	2b30      	cmp	r3, #48	@ 0x30
 800df92:	d109      	bne.n	800dfa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800df94:	4b22      	ldr	r3, [pc, #136]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	08db      	lsrs	r3, r3, #3
 800df9a:	f003 0303 	and.w	r3, r3, #3
 800df9e:	4a21      	ldr	r2, [pc, #132]	@ (800e024 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800dfa0:	fa22 f303 	lsr.w	r3, r2, r3
 800dfa4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfa6:	e01e      	b.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800dfa8:	4b1d      	ldr	r3, [pc, #116]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dfb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dfb4:	d105      	bne.n	800dfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 800dfb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfb8:	2b40      	cmp	r3, #64	@ 0x40
 800dfba:	d102      	bne.n	800dfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800dfbc:	4b1a      	ldr	r3, [pc, #104]	@ (800e028 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800dfbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfc0:	e011      	b.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800dfc2:	4b17      	ldr	r3, [pc, #92]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dfc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800dfc8:	f003 0302 	and.w	r3, r3, #2
 800dfcc:	2b02      	cmp	r3, #2
 800dfce:	d106      	bne.n	800dfde <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 800dfd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfd2:	2b50      	cmp	r3, #80	@ 0x50
 800dfd4:	d103      	bne.n	800dfde <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 800dfd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dfda:	637b      	str	r3, [r7, #52]	@ 0x34
 800dfdc:	e003      	b.n	800dfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800dfde:	2300      	movs	r3, #0
 800dfe0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800dfe2:	f001 ba28 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800dfe6:	f001 ba26 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800dfea:	4b0d      	ldr	r3, [pc, #52]	@ (800e020 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800dfec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800dff0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800dff4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800dff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d104      	bne.n	800e006 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800dffc:	f7fc faec 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e000:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800e002:	f001 ba18 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800e006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e008:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e00c:	d10e      	bne.n	800e02c <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e00e:	f107 0314 	add.w	r3, r7, #20
 800e012:	4618      	mov	r0, r3
 800e014:	f7fe fbec 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e018:	69bb      	ldr	r3, [r7, #24]
 800e01a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e01c:	f001 ba0b 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e020:	44020c00 	.word	0x44020c00
 800e024:	03d09000 	.word	0x03d09000
 800e028:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800e02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e02e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e032:	d108      	bne.n	800e046 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e034:	f107 0308 	add.w	r3, r7, #8
 800e038:	4618      	mov	r0, r3
 800e03a:	f7fe fd45 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e042:	f001 b9f8 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800e046:	4ba4      	ldr	r3, [pc, #656]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f003 0302 	and.w	r3, r3, #2
 800e04e:	2b02      	cmp	r3, #2
 800e050:	d10d      	bne.n	800e06e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800e052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e054:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e058:	d109      	bne.n	800e06e <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e05a:	4b9f      	ldr	r3, [pc, #636]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	08db      	lsrs	r3, r3, #3
 800e060:	f003 0303 	and.w	r3, r3, #3
 800e064:	4a9d      	ldr	r2, [pc, #628]	@ (800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800e066:	fa22 f303 	lsr.w	r3, r2, r3
 800e06a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e06c:	e020      	b.n	800e0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800e06e:	4b9a      	ldr	r3, [pc, #616]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e076:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e07a:	d106      	bne.n	800e08a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800e07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e082:	d102      	bne.n	800e08a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 800e084:	4b96      	ldr	r3, [pc, #600]	@ (800e2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800e086:	637b      	str	r3, [r7, #52]	@ 0x34
 800e088:	e012      	b.n	800e0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800e08a:	4b93      	ldr	r3, [pc, #588]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e08c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e090:	f003 0302 	and.w	r3, r3, #2
 800e094:	2b02      	cmp	r3, #2
 800e096:	d107      	bne.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 800e098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e09a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e09e:	d103      	bne.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800e0a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e0a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800e0a6:	e003      	b.n	800e0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e0ac:	f001 b9c3 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e0b0:	f001 b9c1 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800e0b4:	4b88      	ldr	r3, [pc, #544]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e0b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e0ba:	f003 0307 	and.w	r3, r3, #7
 800e0be:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800e0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d104      	bne.n	800e0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800e0c6:	f7fc fa3f 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800e0ca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800e0cc:	f001 b9b3 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800e0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d2:	2b01      	cmp	r3, #1
 800e0d4:	d104      	bne.n	800e0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 800e0d6:	f7fc f90b 	bl	800a2f0 <HAL_RCC_GetSysClockFreq>
 800e0da:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800e0dc:	f001 b9ab 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800e0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e2:	2b02      	cmp	r3, #2
 800e0e4:	d108      	bne.n	800e0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0e6:	f107 0314 	add.w	r3, r7, #20
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	f7fe fb80 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e0f0:	69fb      	ldr	r3, [r7, #28]
 800e0f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e0f4:	f001 b99f 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800e0f8:	4b77      	ldr	r3, [pc, #476]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e100:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e104:	d105      	bne.n	800e112 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 800e106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e108:	2b03      	cmp	r3, #3
 800e10a:	d102      	bne.n	800e112 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800e10c:	4b75      	ldr	r3, [pc, #468]	@ (800e2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800e10e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e110:	e023      	b.n	800e15a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800e112:	4b71      	ldr	r3, [pc, #452]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	f003 0302 	and.w	r3, r3, #2
 800e11a:	2b02      	cmp	r3, #2
 800e11c:	d10c      	bne.n	800e138 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 800e11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e120:	2b04      	cmp	r3, #4
 800e122:	d109      	bne.n	800e138 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e124:	4b6c      	ldr	r3, [pc, #432]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	08db      	lsrs	r3, r3, #3
 800e12a:	f003 0303 	and.w	r3, r3, #3
 800e12e:	4a6b      	ldr	r2, [pc, #428]	@ (800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800e130:	fa22 f303 	lsr.w	r3, r2, r3
 800e134:	637b      	str	r3, [r7, #52]	@ 0x34
 800e136:	e010      	b.n	800e15a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800e138:	4b67      	ldr	r3, [pc, #412]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e144:	d105      	bne.n	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 800e146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e148:	2b05      	cmp	r3, #5
 800e14a:	d102      	bne.n	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 800e14c:	4b64      	ldr	r3, [pc, #400]	@ (800e2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800e14e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e150:	e003      	b.n	800e15a <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800e152:	2300      	movs	r3, #0
 800e154:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e156:	f001 b96e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e15a:	f001 b96c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800e15e:	4b5e      	ldr	r3, [pc, #376]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e160:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e164:	f003 0308 	and.w	r3, r3, #8
 800e168:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800e16a:	4b5b      	ldr	r3, [pc, #364]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e16c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e170:	f003 0302 	and.w	r3, r3, #2
 800e174:	2b02      	cmp	r3, #2
 800e176:	d106      	bne.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 800e178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d103      	bne.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800e17e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e182:	637b      	str	r3, [r7, #52]	@ 0x34
 800e184:	e012      	b.n	800e1ac <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800e186:	4b54      	ldr	r3, [pc, #336]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e188:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e18c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e190:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e194:	d106      	bne.n	800e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 800e196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e198:	2b08      	cmp	r3, #8
 800e19a:	d103      	bne.n	800e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800e19c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e1a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1a2:	e003      	b.n	800e1ac <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800e1a8:	f001 b945 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e1ac:	f001 b943 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e1b0:	4b49      	ldr	r3, [pc, #292]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e1b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e1b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e1ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800e1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d104      	bne.n	800e1cc <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800e1c2:	f7fc f9dd 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800e1c6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800e1c8:	f001 b935 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800e1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e1d2:	d108      	bne.n	800e1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e1d4:	f107 0308 	add.w	r3, r7, #8
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7fe fc75 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e1de:	693b      	ldr	r3, [r7, #16]
 800e1e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e1e2:	f001 b928 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800e1e6:	4b3c      	ldr	r3, [pc, #240]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	f003 0302 	and.w	r3, r3, #2
 800e1ee:	2b02      	cmp	r3, #2
 800e1f0:	d10d      	bne.n	800e20e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 800e1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e1f8:	d109      	bne.n	800e20e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e1fa:	4b37      	ldr	r3, [pc, #220]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	08db      	lsrs	r3, r3, #3
 800e200:	f003 0303 	and.w	r3, r3, #3
 800e204:	4a35      	ldr	r2, [pc, #212]	@ (800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800e206:	fa22 f303 	lsr.w	r3, r2, r3
 800e20a:	637b      	str	r3, [r7, #52]	@ 0x34
 800e20c:	e011      	b.n	800e232 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800e20e:	4b32      	ldr	r3, [pc, #200]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e216:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e21a:	d106      	bne.n	800e22a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 800e21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e21e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e222:	d102      	bne.n	800e22a <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 800e224:	4b2e      	ldr	r3, [pc, #184]	@ (800e2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800e226:	637b      	str	r3, [r7, #52]	@ 0x34
 800e228:	e003      	b.n	800e232 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 800e22a:	2300      	movs	r3, #0
 800e22c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e22e:	f001 b902 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e232:	f001 b900 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e236:	4b28      	ldr	r3, [pc, #160]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e238:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e23c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800e240:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800e242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e244:	2b00      	cmp	r3, #0
 800e246:	d104      	bne.n	800e252 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800e248:	f7fc f99a 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800e24c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800e24e:	f001 b8f2 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800e252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e254:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e258:	d108      	bne.n	800e26c <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e25a:	f107 0308 	add.w	r3, r7, #8
 800e25e:	4618      	mov	r0, r3
 800e260:	f7fe fc32 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e268:	f001 b8e5 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800e26c:	4b1a      	ldr	r3, [pc, #104]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	f003 0302 	and.w	r3, r3, #2
 800e274:	2b02      	cmp	r3, #2
 800e276:	d10d      	bne.n	800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 800e278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e27a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800e27e:	d109      	bne.n	800e294 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e280:	4b15      	ldr	r3, [pc, #84]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	08db      	lsrs	r3, r3, #3
 800e286:	f003 0303 	and.w	r3, r3, #3
 800e28a:	4a14      	ldr	r2, [pc, #80]	@ (800e2dc <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800e28c:	fa22 f303 	lsr.w	r3, r2, r3
 800e290:	637b      	str	r3, [r7, #52]	@ 0x34
 800e292:	e011      	b.n	800e2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800e294:	4b10      	ldr	r3, [pc, #64]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e29c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2a0:	d106      	bne.n	800e2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800e2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2a4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800e2a8:	d102      	bne.n	800e2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 800e2aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800e2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2ae:	e003      	b.n	800e2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e2b4:	f001 b8bf 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e2b8:	f001 b8bd 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e2bc:	4b06      	ldr	r3, [pc, #24]	@ (800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800e2be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e2c2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800e2c6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800e2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d10c      	bne.n	800e2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800e2ce:	f7fc f983 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e2d2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800e2d4:	f001 b8af 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e2d8:	44020c00 	.word	0x44020c00
 800e2dc:	03d09000 	.word	0x03d09000
 800e2e0:	003d0900 	.word	0x003d0900
 800e2e4:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800e2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2ee:	d108      	bne.n	800e302 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e2f0:	f107 0308 	add.w	r3, r7, #8
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f7fe fbe7 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e2fa:	693b      	ldr	r3, [r7, #16]
 800e2fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e2fe:	f001 b89a 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800e302:	4b9f      	ldr	r3, [pc, #636]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f003 0302 	and.w	r3, r3, #2
 800e30a:	2b02      	cmp	r3, #2
 800e30c:	d10d      	bne.n	800e32a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 800e30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e310:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e314:	d109      	bne.n	800e32a <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e316:	4b9a      	ldr	r3, [pc, #616]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	08db      	lsrs	r3, r3, #3
 800e31c:	f003 0303 	and.w	r3, r3, #3
 800e320:	4a98      	ldr	r2, [pc, #608]	@ (800e584 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e322:	fa22 f303 	lsr.w	r3, r2, r3
 800e326:	637b      	str	r3, [r7, #52]	@ 0x34
 800e328:	e011      	b.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800e32a:	4b95      	ldr	r3, [pc, #596]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e332:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e336:	d106      	bne.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 800e338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e33a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e33e:	d102      	bne.n	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800e340:	4b91      	ldr	r3, [pc, #580]	@ (800e588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800e342:	637b      	str	r3, [r7, #52]	@ 0x34
 800e344:	e003      	b.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 800e346:	2300      	movs	r3, #0
 800e348:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e34a:	f001 b874 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e34e:	f001 b872 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800e352:	4b8b      	ldr	r3, [pc, #556]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e354:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e358:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800e35c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800e35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e360:	2b00      	cmp	r3, #0
 800e362:	d104      	bne.n	800e36e <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800e364:	f7fc f938 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e368:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800e36a:	f001 b864 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800e36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e370:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e374:	d108      	bne.n	800e388 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e376:	f107 0308 	add.w	r3, r7, #8
 800e37a:	4618      	mov	r0, r3
 800e37c:	f7fe fba4 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e384:	f001 b857 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800e388:	4b7d      	ldr	r3, [pc, #500]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	f003 0302 	and.w	r3, r3, #2
 800e390:	2b02      	cmp	r3, #2
 800e392:	d10d      	bne.n	800e3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 800e394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e396:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e39a:	d109      	bne.n	800e3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e39c:	4b78      	ldr	r3, [pc, #480]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	08db      	lsrs	r3, r3, #3
 800e3a2:	f003 0303 	and.w	r3, r3, #3
 800e3a6:	4a77      	ldr	r2, [pc, #476]	@ (800e584 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e3a8:	fa22 f303 	lsr.w	r3, r2, r3
 800e3ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3ae:	e011      	b.n	800e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800e3b0:	4b73      	ldr	r3, [pc, #460]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e3b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3bc:	d106      	bne.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800e3be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3c0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e3c4:	d102      	bne.n	800e3cc <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 800e3c6:	4b70      	ldr	r3, [pc, #448]	@ (800e588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800e3c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800e3ca:	e003      	b.n	800e3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e3d0:	f001 b831 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e3d4:	f001 b82f 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800e3d8:	4b69      	ldr	r3, [pc, #420]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e3da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e3de:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800e3e2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800e3e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d104      	bne.n	800e3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800e3ea:	f7fc f8c9 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800e3ee:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800e3f0:	f001 b821 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800e3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e3fa:	d108      	bne.n	800e40e <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e3fc:	f107 0308 	add.w	r3, r7, #8
 800e400:	4618      	mov	r0, r3
 800e402:	f7fe fb61 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e406:	693b      	ldr	r3, [r7, #16]
 800e408:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e40a:	f001 b814 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800e40e:	4b5c      	ldr	r3, [pc, #368]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f003 0302 	and.w	r3, r3, #2
 800e416:	2b02      	cmp	r3, #2
 800e418:	d10e      	bne.n	800e438 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 800e41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e41c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e420:	d10a      	bne.n	800e438 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e422:	4b57      	ldr	r3, [pc, #348]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	08db      	lsrs	r3, r3, #3
 800e428:	f003 0303 	and.w	r3, r3, #3
 800e42c:	4a55      	ldr	r2, [pc, #340]	@ (800e584 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e42e:	fa22 f303 	lsr.w	r3, r2, r3
 800e432:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e434:	f000 bfff 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800e438:	2300      	movs	r3, #0
 800e43a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800e43c:	f000 bffb 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e440:	4b4f      	ldr	r3, [pc, #316]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e442:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e446:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e44a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e44e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e452:	d056      	beq.n	800e502 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 800e454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e456:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800e45a:	f200 808b 	bhi.w	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e464:	d03e      	beq.n	800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 800e466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e468:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e46c:	f200 8082 	bhi.w	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e472:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e476:	d027      	beq.n	800e4c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 800e478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e47a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e47e:	d879      	bhi.n	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e482:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e486:	d017      	beq.n	800e4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 800e488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e48a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e48e:	d871      	bhi.n	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800e490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e492:	2b00      	cmp	r3, #0
 800e494:	d004      	beq.n	800e4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 800e496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e498:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e49c:	d004      	beq.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800e49e:	e069      	b.n	800e574 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e4a0:	f7fc f89a 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e4a4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e4a6:	e068      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e4a8:	f107 0314 	add.w	r3, r7, #20
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7fe f99f 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e4b2:	697b      	ldr	r3, [r7, #20]
 800e4b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4b6:	e060      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e4b8:	f107 0308 	add.w	r3, r7, #8
 800e4bc:	4618      	mov	r0, r3
 800e4be:	f7fe fb03 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e4c2:	693b      	ldr	r3, [r7, #16]
 800e4c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4c6:	e058      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e4c8:	4b2d      	ldr	r3, [pc, #180]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e4ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e4ce:	f003 0302 	and.w	r3, r3, #2
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d103      	bne.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 800e4d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e4da:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e4dc:	e04d      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e4e2:	e04a      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e4e4:	4b26      	ldr	r3, [pc, #152]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e4e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e4ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e4ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e4f2:	d103      	bne.n	800e4fc <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 800e4f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e4f8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e4fa:	e03e      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e500:	e03b      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e502:	4b1f      	ldr	r3, [pc, #124]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e504:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e508:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e50c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e50e:	4b1c      	ldr	r3, [pc, #112]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f003 0302 	and.w	r3, r3, #2
 800e516:	2b02      	cmp	r3, #2
 800e518:	d10c      	bne.n	800e534 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 800e51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d109      	bne.n	800e534 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e520:	4b17      	ldr	r3, [pc, #92]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	08db      	lsrs	r3, r3, #3
 800e526:	f003 0303 	and.w	r3, r3, #3
 800e52a:	4a16      	ldr	r2, [pc, #88]	@ (800e584 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800e52c:	fa22 f303 	lsr.w	r3, r2, r3
 800e530:	637b      	str	r3, [r7, #52]	@ 0x34
 800e532:	e01e      	b.n	800e572 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e534:	4b12      	ldr	r3, [pc, #72]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e53c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e540:	d106      	bne.n	800e550 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800e542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e544:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e548:	d102      	bne.n	800e550 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e54a:	4b0f      	ldr	r3, [pc, #60]	@ (800e588 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800e54c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e54e:	e010      	b.n	800e572 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e550:	4b0b      	ldr	r3, [pc, #44]	@ (800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e55c:	d106      	bne.n	800e56c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800e55e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e560:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e564:	d102      	bne.n	800e56c <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e566:	4b09      	ldr	r3, [pc, #36]	@ (800e58c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 800e568:	637b      	str	r3, [r7, #52]	@ 0x34
 800e56a:	e002      	b.n	800e572 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e56c:	2300      	movs	r3, #0
 800e56e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e570:	e003      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800e572:	e002      	b.n	800e57a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 800e574:	2300      	movs	r3, #0
 800e576:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e578:	bf00      	nop
          }
        }
        break;
 800e57a:	f000 bf5c 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e57e:	bf00      	nop
 800e580:	44020c00 	.word	0x44020c00
 800e584:	03d09000 	.word	0x03d09000
 800e588:	003d0900 	.word	0x003d0900
 800e58c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e590:	4b9e      	ldr	r3, [pc, #632]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e592:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e596:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e59a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e59e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800e5a2:	d056      	beq.n	800e652 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 800e5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5a6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800e5aa:	f200 808b 	bhi.w	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e5b4:	d03e      	beq.n	800e634 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 800e5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e5bc:	f200 8082 	bhi.w	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e5c6:	d027      	beq.n	800e618 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 800e5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e5ce:	d879      	bhi.n	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e5d6:	d017      	beq.n	800e608 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 800e5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e5de:	d871      	bhi.n	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800e5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d004      	beq.n	800e5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 800e5e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e5ec:	d004      	beq.n	800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 800e5ee:	e069      	b.n	800e6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800e5f0:	f7fb ffc6 	bl	800a580 <HAL_RCC_GetPCLK1Freq>
 800e5f4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e5f6:	e068      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5f8:	f107 0314 	add.w	r3, r7, #20
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f7fe f8f7 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e602:	697b      	ldr	r3, [r7, #20]
 800e604:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e606:	e060      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e608:	f107 0308 	add.w	r3, r7, #8
 800e60c:	4618      	mov	r0, r3
 800e60e:	f7fe fa5b 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e612:	693b      	ldr	r3, [r7, #16]
 800e614:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e616:	e058      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e618:	4b7c      	ldr	r3, [pc, #496]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e61a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e61e:	f003 0302 	and.w	r3, r3, #2
 800e622:	2b02      	cmp	r3, #2
 800e624:	d103      	bne.n	800e62e <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 800e626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e62a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e62c:	e04d      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800e62e:	2300      	movs	r3, #0
 800e630:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e632:	e04a      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e634:	4b75      	ldr	r3, [pc, #468]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e636:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e63a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e63e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e642:	d103      	bne.n	800e64c <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 800e644:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e648:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e64a:	e03e      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800e64c:	2300      	movs	r3, #0
 800e64e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e650:	e03b      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e652:	4b6e      	ldr	r3, [pc, #440]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e654:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e658:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e65c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e65e:	4b6b      	ldr	r3, [pc, #428]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	f003 0302 	and.w	r3, r3, #2
 800e666:	2b02      	cmp	r3, #2
 800e668:	d10c      	bne.n	800e684 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 800e66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d109      	bne.n	800e684 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e670:	4b66      	ldr	r3, [pc, #408]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	08db      	lsrs	r3, r3, #3
 800e676:	f003 0303 	and.w	r3, r3, #3
 800e67a:	4a65      	ldr	r2, [pc, #404]	@ (800e810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800e67c:	fa22 f303 	lsr.w	r3, r2, r3
 800e680:	637b      	str	r3, [r7, #52]	@ 0x34
 800e682:	e01e      	b.n	800e6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e684:	4b61      	ldr	r3, [pc, #388]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e68c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e690:	d106      	bne.n	800e6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800e692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e698:	d102      	bne.n	800e6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e69a:	4b5e      	ldr	r3, [pc, #376]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800e69c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e69e:	e010      	b.n	800e6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e6a0:	4b5a      	ldr	r3, [pc, #360]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e6ac:	d106      	bne.n	800e6bc <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800e6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e6b4:	d102      	bne.n	800e6bc <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e6b6:	4b58      	ldr	r3, [pc, #352]	@ (800e818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800e6b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800e6ba:	e002      	b.n	800e6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e6c0:	e003      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800e6c2:	e002      	b.n	800e6ca <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 800e6c4:	2300      	movs	r3, #0
 800e6c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e6c8:	bf00      	nop
          }
        }
        break;
 800e6ca:	f000 beb4 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800e6ce:	4b4f      	ldr	r3, [pc, #316]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e6d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e6d4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e6d8:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e6e0:	d056      	beq.n	800e790 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 800e6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e6e8:	f200 808b 	bhi.w	800e802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e6f2:	d03e      	beq.n	800e772 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 800e6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e6fa:	f200 8082 	bhi.w	800e802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e700:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e704:	d027      	beq.n	800e756 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 800e706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e708:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e70c:	d879      	bhi.n	800e802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e710:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e714:	d017      	beq.n	800e746 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 800e716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e718:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e71c:	d871      	bhi.n	800e802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 800e71e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e720:	2b00      	cmp	r3, #0
 800e722:	d004      	beq.n	800e72e <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 800e724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e72a:	d004      	beq.n	800e736 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 800e72c:	e069      	b.n	800e802 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e72e:	f7fb ff53 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e732:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e734:	e068      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e736:	f107 0314 	add.w	r3, r7, #20
 800e73a:	4618      	mov	r0, r3
 800e73c:	f7fe f858 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e740:	697b      	ldr	r3, [r7, #20]
 800e742:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e744:	e060      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e746:	f107 0308 	add.w	r3, r7, #8
 800e74a:	4618      	mov	r0, r3
 800e74c:	f7fe f9bc 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e750:	693b      	ldr	r3, [r7, #16]
 800e752:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e754:	e058      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e756:	4b2d      	ldr	r3, [pc, #180]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e75c:	f003 0302 	and.w	r3, r3, #2
 800e760:	2b02      	cmp	r3, #2
 800e762:	d103      	bne.n	800e76c <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 800e764:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e768:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e76a:	e04d      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800e76c:	2300      	movs	r3, #0
 800e76e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e770:	e04a      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e772:	4b26      	ldr	r3, [pc, #152]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e77c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e780:	d103      	bne.n	800e78a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800e782:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e786:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e788:	e03e      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 800e78a:	2300      	movs	r3, #0
 800e78c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e78e:	e03b      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e790:	4b1e      	ldr	r3, [pc, #120]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e792:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e796:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e79a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e79c:	4b1b      	ldr	r3, [pc, #108]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	f003 0302 	and.w	r3, r3, #2
 800e7a4:	2b02      	cmp	r3, #2
 800e7a6:	d10c      	bne.n	800e7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 800e7a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d109      	bne.n	800e7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e7ae:	4b17      	ldr	r3, [pc, #92]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	08db      	lsrs	r3, r3, #3
 800e7b4:	f003 0303 	and.w	r3, r3, #3
 800e7b8:	4a15      	ldr	r2, [pc, #84]	@ (800e810 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 800e7ba:	fa22 f303 	lsr.w	r3, r2, r3
 800e7be:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7c0:	e01e      	b.n	800e800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e7c2:	4b12      	ldr	r3, [pc, #72]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e7ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e7ce:	d106      	bne.n	800e7de <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800e7d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7d6:	d102      	bne.n	800e7de <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e7d8:	4b0e      	ldr	r3, [pc, #56]	@ (800e814 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 800e7da:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7dc:	e010      	b.n	800e800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e7de:	4b0b      	ldr	r3, [pc, #44]	@ (800e80c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e7ea:	d106      	bne.n	800e7fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 800e7ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e7f2:	d102      	bne.n	800e7fa <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e7f4:	4b08      	ldr	r3, [pc, #32]	@ (800e818 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 800e7f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800e7f8:	e002      	b.n	800e800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e7fe:	e003      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 800e800:	e002      	b.n	800e808 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 800e802:	2300      	movs	r3, #0
 800e804:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e806:	bf00      	nop
          }
        }
        break;
 800e808:	f000 be15 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800e80c:	44020c00 	.word	0x44020c00
 800e810:	03d09000 	.word	0x03d09000
 800e814:	003d0900 	.word	0x003d0900
 800e818:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800e81c:	4b9e      	ldr	r3, [pc, #632]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e81e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e822:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800e826:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e82a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e82e:	d056      	beq.n	800e8de <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 800e830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e832:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e836:	f200 808b 	bhi.w	800e950 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e83c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e840:	d03e      	beq.n	800e8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800e842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e848:	f200 8082 	bhi.w	800e950 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e84e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e852:	d027      	beq.n	800e8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 800e854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e856:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e85a:	d879      	bhi.n	800e950 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e85e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e862:	d017      	beq.n	800e894 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 800e864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e866:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e86a:	d871      	bhi.n	800e950 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 800e86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d004      	beq.n	800e87c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800e872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e874:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e878:	d004      	beq.n	800e884 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800e87a:	e069      	b.n	800e950 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e87c:	f7fb feac 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e880:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e882:	e068      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e884:	f107 0314 	add.w	r3, r7, #20
 800e888:	4618      	mov	r0, r3
 800e88a:	f7fd ffb1 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e892:	e060      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e894:	f107 0308 	add.w	r3, r7, #8
 800e898:	4618      	mov	r0, r3
 800e89a:	f7fe f915 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8a2:	e058      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e8a4:	4b7c      	ldr	r3, [pc, #496]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e8a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e8aa:	f003 0302 	and.w	r3, r3, #2
 800e8ae:	2b02      	cmp	r3, #2
 800e8b0:	d103      	bne.n	800e8ba <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800e8b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e8b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e8b8:	e04d      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8be:	e04a      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e8c0:	4b75      	ldr	r3, [pc, #468]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e8c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e8c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e8ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e8ce:	d103      	bne.n	800e8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800e8d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800e8d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e8d6:	e03e      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e8dc:	e03b      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e8de:	4b6e      	ldr	r3, [pc, #440]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e8e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800e8e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800e8e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e8ea:	4b6b      	ldr	r3, [pc, #428]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f003 0302 	and.w	r3, r3, #2
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d10c      	bne.n	800e910 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 800e8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d109      	bne.n	800e910 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800e8fc:	4b66      	ldr	r3, [pc, #408]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	08db      	lsrs	r3, r3, #3
 800e902:	f003 0303 	and.w	r3, r3, #3
 800e906:	4a65      	ldr	r2, [pc, #404]	@ (800ea9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800e908:	fa22 f303 	lsr.w	r3, r2, r3
 800e90c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e90e:	e01e      	b.n	800e94e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e910:	4b61      	ldr	r3, [pc, #388]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e91c:	d106      	bne.n	800e92c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 800e91e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e924:	d102      	bne.n	800e92c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800e926:	4b5e      	ldr	r3, [pc, #376]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800e928:	637b      	str	r3, [r7, #52]	@ 0x34
 800e92a:	e010      	b.n	800e94e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e92c:	4b5a      	ldr	r3, [pc, #360]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e934:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e938:	d106      	bne.n	800e948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 800e93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e93c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e940:	d102      	bne.n	800e948 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800e942:	4b58      	ldr	r3, [pc, #352]	@ (800eaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800e944:	637b      	str	r3, [r7, #52]	@ 0x34
 800e946:	e002      	b.n	800e94e <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800e948:	2300      	movs	r3, #0
 800e94a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800e94c:	e003      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800e94e:	e002      	b.n	800e956 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800e950:	2300      	movs	r3, #0
 800e952:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e954:	bf00      	nop
          }
        }
        break;
 800e956:	f000 bd6e 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800e95a:	4b4f      	ldr	r3, [pc, #316]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e95c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e960:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800e964:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800e966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e968:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e96c:	d056      	beq.n	800ea1c <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800e96e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e970:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e974:	f200 808b 	bhi.w	800ea8e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e97a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e97e:	d03e      	beq.n	800e9fe <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800e980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e982:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e986:	f200 8082 	bhi.w	800ea8e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e98c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e990:	d027      	beq.n	800e9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800e992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e994:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e998:	d879      	bhi.n	800ea8e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e99c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e9a0:	d017      	beq.n	800e9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800e9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e9a8:	d871      	bhi.n	800ea8e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800e9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d004      	beq.n	800e9ba <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800e9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e9b6:	d004      	beq.n	800e9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 800e9b8:	e069      	b.n	800ea8e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800e9ba:	f7fb fe0d 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800e9be:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800e9c0:	e068      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e9c2:	f107 0314 	add.w	r3, r7, #20
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	f7fd ff12 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800e9cc:	697b      	ldr	r3, [r7, #20]
 800e9ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e9d0:	e060      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e9d2:	f107 0308 	add.w	r3, r7, #8
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f7fe f876 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e9e0:	e058      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e9e2:	4b2d      	ldr	r3, [pc, #180]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800e9e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800e9e8:	f003 0302 	and.w	r3, r3, #2
 800e9ec:	2b02      	cmp	r3, #2
 800e9ee:	d103      	bne.n	800e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 800e9f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e9f4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800e9f6:	e04d      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800e9fc:	e04a      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800e9fe:	4b26      	ldr	r3, [pc, #152]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ea04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ea08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ea0c:	d103      	bne.n	800ea16 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800ea0e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ea12:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800ea14:	e03e      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 800ea16:	2300      	movs	r3, #0
 800ea18:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea1a:	e03b      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ea1c:	4b1e      	ldr	r3, [pc, #120]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ea22:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ea26:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ea28:	4b1b      	ldr	r3, [pc, #108]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	f003 0302 	and.w	r3, r3, #2
 800ea30:	2b02      	cmp	r3, #2
 800ea32:	d10c      	bne.n	800ea4e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 800ea34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d109      	bne.n	800ea4e <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ea3a:	4b17      	ldr	r3, [pc, #92]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	08db      	lsrs	r3, r3, #3
 800ea40:	f003 0303 	and.w	r3, r3, #3
 800ea44:	4a15      	ldr	r2, [pc, #84]	@ (800ea9c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 800ea46:	fa22 f303 	lsr.w	r3, r2, r3
 800ea4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea4c:	e01e      	b.n	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ea4e:	4b12      	ldr	r3, [pc, #72]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ea56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ea5a:	d106      	bne.n	800ea6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 800ea5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea62:	d102      	bne.n	800ea6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ea64:	4b0e      	ldr	r3, [pc, #56]	@ (800eaa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 800ea66:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea68:	e010      	b.n	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ea6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ea98 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ea72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ea76:	d106      	bne.n	800ea86 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 800ea78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea7e:	d102      	bne.n	800ea86 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ea80:	4b08      	ldr	r3, [pc, #32]	@ (800eaa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800ea82:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea84:	e002      	b.n	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ea86:	2300      	movs	r3, #0
 800ea88:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ea8a:	e003      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800ea8c:	e002      	b.n	800ea94 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800ea8e:	2300      	movs	r3, #0
 800ea90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ea92:	bf00      	nop
          }
        }
        break;
 800ea94:	f000 bccf 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ea98:	44020c00 	.word	0x44020c00
 800ea9c:	03d09000 	.word	0x03d09000
 800eaa0:	003d0900 	.word	0x003d0900
 800eaa4:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800eaa8:	4b9e      	ldr	r3, [pc, #632]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eaaa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800eaae:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800eab2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800eab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eab6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eaba:	d056      	beq.n	800eb6a <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800eabc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eabe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eac2:	f200 808b 	bhi.w	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800eac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eac8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eacc:	d03e      	beq.n	800eb4c <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800eace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ead0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ead4:	f200 8082 	bhi.w	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800ead8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eada:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eade:	d027      	beq.n	800eb30 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 800eae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eae2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eae6:	d879      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800eae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eaee:	d017      	beq.n	800eb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 800eaf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eaf6:	d871      	bhi.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 800eaf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d004      	beq.n	800eb08 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800eafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eb00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb04:	d004      	beq.n	800eb10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 800eb06:	e069      	b.n	800ebdc <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800eb08:	f7fb fd66 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800eb0c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800eb0e:	e068      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb10:	f107 0314 	add.w	r3, r7, #20
 800eb14:	4618      	mov	r0, r3
 800eb16:	f7fd fe6b 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800eb1a:	697b      	ldr	r3, [r7, #20]
 800eb1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb1e:	e060      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb20:	f107 0308 	add.w	r3, r7, #8
 800eb24:	4618      	mov	r0, r3
 800eb26:	f7fd ffcf 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800eb2a:	693b      	ldr	r3, [r7, #16]
 800eb2c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb2e:	e058      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800eb30:	4b7c      	ldr	r3, [pc, #496]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb36:	f003 0302 	and.w	r3, r3, #2
 800eb3a:	2b02      	cmp	r3, #2
 800eb3c:	d103      	bne.n	800eb46 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800eb3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800eb42:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800eb44:	e04d      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800eb46:	2300      	movs	r3, #0
 800eb48:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb4a:	e04a      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800eb4c:	4b75      	ldr	r3, [pc, #468]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800eb52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800eb56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800eb5a:	d103      	bne.n	800eb64 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 800eb5c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800eb60:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800eb62:	e03e      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 800eb64:	2300      	movs	r3, #0
 800eb66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eb68:	e03b      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800eb6a:	4b6e      	ldr	r3, [pc, #440]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800eb70:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800eb74:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800eb76:	4b6b      	ldr	r3, [pc, #428]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f003 0302 	and.w	r3, r3, #2
 800eb7e:	2b02      	cmp	r3, #2
 800eb80:	d10c      	bne.n	800eb9c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800eb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d109      	bne.n	800eb9c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800eb88:	4b66      	ldr	r3, [pc, #408]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	08db      	lsrs	r3, r3, #3
 800eb8e:	f003 0303 	and.w	r3, r3, #3
 800eb92:	4a65      	ldr	r2, [pc, #404]	@ (800ed28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800eb94:	fa22 f303 	lsr.w	r3, r2, r3
 800eb98:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb9a:	e01e      	b.n	800ebda <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800eb9c:	4b61      	ldr	r3, [pc, #388]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eba8:	d106      	bne.n	800ebb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800ebaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ebb0:	d102      	bne.n	800ebb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ebb2:	4b5e      	ldr	r3, [pc, #376]	@ (800ed2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800ebb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebb6:	e010      	b.n	800ebda <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ebb8:	4b5a      	ldr	r3, [pc, #360]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ebc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebc4:	d106      	bne.n	800ebd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 800ebc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ebcc:	d102      	bne.n	800ebd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ebce:	4b58      	ldr	r3, [pc, #352]	@ (800ed30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800ebd0:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebd2:	e002      	b.n	800ebda <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ebd8:	e003      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800ebda:	e002      	b.n	800ebe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800ebdc:	2300      	movs	r3, #0
 800ebde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ebe0:	bf00      	nop
          }
        }
        break;
 800ebe2:	f000 bc28 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ebe6:	4b4f      	ldr	r3, [pc, #316]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ebe8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ebec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ebf0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800ebf2:	4b4c      	ldr	r3, [pc, #304]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ebfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ebfe:	d106      	bne.n	800ec0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 800ec00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d103      	bne.n	800ec0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 800ec06:	4b4a      	ldr	r3, [pc, #296]	@ (800ed30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800ec08:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800ec0a:	f000 bc14 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800ec0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ec14:	d108      	bne.n	800ec28 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ec16:	f107 0320 	add.w	r3, r7, #32
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f7fd fc7c 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ec20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ec24:	f000 bc07 	b.w	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800ec28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec2e:	d107      	bne.n	800ec40 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec30:	f107 0314 	add.w	r3, r7, #20
 800ec34:	4618      	mov	r0, r3
 800ec36:	f7fd fddb 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ec3a:	69bb      	ldr	r3, [r7, #24]
 800ec3c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ec3e:	e3fa      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800ec40:	2300      	movs	r3, #0
 800ec42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ec44:	e3f7      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800ec46:	4b37      	ldr	r3, [pc, #220]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ec48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ec4c:	f003 0307 	and.w	r3, r3, #7
 800ec50:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800ec52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec54:	2b04      	cmp	r3, #4
 800ec56:	d861      	bhi.n	800ed1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 800ec58:	a201      	add	r2, pc, #4	@ (adr r2, 800ec60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 800ec5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec5e:	bf00      	nop
 800ec60:	0800ec75 	.word	0x0800ec75
 800ec64:	0800ec85 	.word	0x0800ec85
 800ec68:	0800ec95 	.word	0x0800ec95
 800ec6c:	0800eca5 	.word	0x0800eca5
 800ec70:	0800ecab 	.word	0x0800ecab
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ec74:	f107 0320 	add.w	r3, r7, #32
 800ec78:	4618      	mov	r0, r3
 800ec7a:	f7fd fc4d 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800ec7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec80:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ec82:	e04e      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec84:	f107 0314 	add.w	r3, r7, #20
 800ec88:	4618      	mov	r0, r3
 800ec8a:	f7fd fdb1 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ec92:	e046      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec94:	f107 0308 	add.w	r3, r7, #8
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7fd ff15 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800ec9e:	68bb      	ldr	r3, [r7, #8]
 800eca0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eca2:	e03e      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800eca4:	4b23      	ldr	r3, [pc, #140]	@ (800ed34 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 800eca6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eca8:	e03b      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ecaa:	4b1e      	ldr	r3, [pc, #120]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ecac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ecb0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ecb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ecb6:	4b1b      	ldr	r3, [pc, #108]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f003 0302 	and.w	r3, r3, #2
 800ecbe:	2b02      	cmp	r3, #2
 800ecc0:	d10c      	bne.n	800ecdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 800ecc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d109      	bne.n	800ecdc <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ecc8:	4b16      	ldr	r3, [pc, #88]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	08db      	lsrs	r3, r3, #3
 800ecce:	f003 0303 	and.w	r3, r3, #3
 800ecd2:	4a15      	ldr	r2, [pc, #84]	@ (800ed28 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 800ecd4:	fa22 f303 	lsr.w	r3, r2, r3
 800ecd8:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecda:	e01e      	b.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ecdc:	4b11      	ldr	r3, [pc, #68]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ece4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ece8:	d106      	bne.n	800ecf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800ecea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ecec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecf0:	d102      	bne.n	800ecf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ecf2:	4b0e      	ldr	r3, [pc, #56]	@ (800ed2c <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 800ecf4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ecf6:	e010      	b.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ecf8:	4b0a      	ldr	r3, [pc, #40]	@ (800ed24 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ed00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ed04:	d106      	bne.n	800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 800ed06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ed0c:	d102      	bne.n	800ed14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ed0e:	4b08      	ldr	r3, [pc, #32]	@ (800ed30 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800ed10:	637b      	str	r3, [r7, #52]	@ 0x34
 800ed12:	e002      	b.n	800ed1a <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ed14:	2300      	movs	r3, #0
 800ed16:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ed18:	e003      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 800ed1a:	e002      	b.n	800ed22 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ed20:	bf00      	nop
          }
        }
        break;
 800ed22:	e388      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800ed24:	44020c00 	.word	0x44020c00
 800ed28:	03d09000 	.word	0x03d09000
 800ed2c:	003d0900 	.word	0x003d0900
 800ed30:	017d7840 	.word	0x017d7840
 800ed34:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800ed38:	4ba9      	ldr	r3, [pc, #676]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ed3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ed3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ed42:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800ed44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed46:	2b20      	cmp	r3, #32
 800ed48:	f200 809a 	bhi.w	800ee80 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 800ed4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ed54 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 800ed4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed52:	bf00      	nop
 800ed54:	0800edd9 	.word	0x0800edd9
 800ed58:	0800ee81 	.word	0x0800ee81
 800ed5c:	0800ee81 	.word	0x0800ee81
 800ed60:	0800ee81 	.word	0x0800ee81
 800ed64:	0800ee81 	.word	0x0800ee81
 800ed68:	0800ee81 	.word	0x0800ee81
 800ed6c:	0800ee81 	.word	0x0800ee81
 800ed70:	0800ee81 	.word	0x0800ee81
 800ed74:	0800ede9 	.word	0x0800ede9
 800ed78:	0800ee81 	.word	0x0800ee81
 800ed7c:	0800ee81 	.word	0x0800ee81
 800ed80:	0800ee81 	.word	0x0800ee81
 800ed84:	0800ee81 	.word	0x0800ee81
 800ed88:	0800ee81 	.word	0x0800ee81
 800ed8c:	0800ee81 	.word	0x0800ee81
 800ed90:	0800ee81 	.word	0x0800ee81
 800ed94:	0800edf9 	.word	0x0800edf9
 800ed98:	0800ee81 	.word	0x0800ee81
 800ed9c:	0800ee81 	.word	0x0800ee81
 800eda0:	0800ee81 	.word	0x0800ee81
 800eda4:	0800ee81 	.word	0x0800ee81
 800eda8:	0800ee81 	.word	0x0800ee81
 800edac:	0800ee81 	.word	0x0800ee81
 800edb0:	0800ee81 	.word	0x0800ee81
 800edb4:	0800ee09 	.word	0x0800ee09
 800edb8:	0800ee81 	.word	0x0800ee81
 800edbc:	0800ee81 	.word	0x0800ee81
 800edc0:	0800ee81 	.word	0x0800ee81
 800edc4:	0800ee81 	.word	0x0800ee81
 800edc8:	0800ee81 	.word	0x0800ee81
 800edcc:	0800ee81 	.word	0x0800ee81
 800edd0:	0800ee81 	.word	0x0800ee81
 800edd4:	0800ee0f 	.word	0x0800ee0f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800edd8:	f107 0320 	add.w	r3, r7, #32
 800eddc:	4618      	mov	r0, r3
 800edde:	f7fd fb9b 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800ede2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ede6:	e04e      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ede8:	f107 0314 	add.w	r3, r7, #20
 800edec:	4618      	mov	r0, r3
 800edee:	f7fd fcff 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800edf2:	697b      	ldr	r3, [r7, #20]
 800edf4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800edf6:	e046      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800edf8:	f107 0308 	add.w	r3, r7, #8
 800edfc:	4618      	mov	r0, r3
 800edfe:	f7fd fe63 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800ee02:	68bb      	ldr	r3, [r7, #8]
 800ee04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ee06:	e03e      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800ee08:	4b76      	ldr	r3, [pc, #472]	@ (800efe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800ee0a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ee0c:	e03b      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ee0e:	4b74      	ldr	r3, [pc, #464]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ee14:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ee18:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ee1a:	4b71      	ldr	r3, [pc, #452]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f003 0302 	and.w	r3, r3, #2
 800ee22:	2b02      	cmp	r3, #2
 800ee24:	d10c      	bne.n	800ee40 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 800ee26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d109      	bne.n	800ee40 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ee2c:	4b6c      	ldr	r3, [pc, #432]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	08db      	lsrs	r3, r3, #3
 800ee32:	f003 0303 	and.w	r3, r3, #3
 800ee36:	4a6c      	ldr	r2, [pc, #432]	@ (800efe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800ee38:	fa22 f303 	lsr.w	r3, r2, r3
 800ee3c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee3e:	e01e      	b.n	800ee7e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ee40:	4b67      	ldr	r3, [pc, #412]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ee48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee4c:	d106      	bne.n	800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800ee4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee54:	d102      	bne.n	800ee5c <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ee56:	4b65      	ldr	r3, [pc, #404]	@ (800efec <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800ee58:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee5a:	e010      	b.n	800ee7e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ee5c:	4b60      	ldr	r3, [pc, #384]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee5e:	681b      	ldr	r3, [r3, #0]
 800ee60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ee64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee68:	d106      	bne.n	800ee78 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 800ee6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ee70:	d102      	bne.n	800ee78 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ee72:	4b5f      	ldr	r3, [pc, #380]	@ (800eff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800ee74:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee76:	e002      	b.n	800ee7e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ee7c:	e003      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800ee7e:	e002      	b.n	800ee86 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800ee80:	2300      	movs	r3, #0
 800ee82:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ee84:	bf00      	nop
          }
        }
        break;
 800ee86:	e2d6      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800ee88:	4b55      	ldr	r3, [pc, #340]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ee8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ee8e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800ee92:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800ee94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ee9a:	d031      	beq.n	800ef00 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800ee9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eea2:	d866      	bhi.n	800ef72 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800eea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea6:	2bc0      	cmp	r3, #192	@ 0xc0
 800eea8:	d027      	beq.n	800eefa <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800eeaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeac:	2bc0      	cmp	r3, #192	@ 0xc0
 800eeae:	d860      	bhi.n	800ef72 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800eeb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeb2:	2b80      	cmp	r3, #128	@ 0x80
 800eeb4:	d019      	beq.n	800eeea <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 800eeb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeb8:	2b80      	cmp	r3, #128	@ 0x80
 800eeba:	d85a      	bhi.n	800ef72 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800eebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d003      	beq.n	800eeca <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800eec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eec4:	2b40      	cmp	r3, #64	@ 0x40
 800eec6:	d008      	beq.n	800eeda <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 800eec8:	e053      	b.n	800ef72 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800eeca:	f107 0320 	add.w	r3, r7, #32
 800eece:	4618      	mov	r0, r3
 800eed0:	f7fd fb22 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800eed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eed6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eed8:	e04e      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eeda:	f107 0314 	add.w	r3, r7, #20
 800eede:	4618      	mov	r0, r3
 800eee0:	f7fd fc86 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800eee4:	697b      	ldr	r3, [r7, #20]
 800eee6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eee8:	e046      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eeea:	f107 0308 	add.w	r3, r7, #8
 800eeee:	4618      	mov	r0, r3
 800eef0:	f7fd fdea 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800eef4:	68bb      	ldr	r3, [r7, #8]
 800eef6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eef8:	e03e      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800eefa:	4b3a      	ldr	r3, [pc, #232]	@ (800efe4 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800eefc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800eefe:	e03b      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ef00:	4b37      	ldr	r3, [pc, #220]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ef06:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800ef0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ef0c:	4b34      	ldr	r3, [pc, #208]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f003 0302 	and.w	r3, r3, #2
 800ef14:	2b02      	cmp	r3, #2
 800ef16:	d10c      	bne.n	800ef32 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 800ef18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d109      	bne.n	800ef32 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ef1e:	4b30      	ldr	r3, [pc, #192]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	08db      	lsrs	r3, r3, #3
 800ef24:	f003 0303 	and.w	r3, r3, #3
 800ef28:	4a2f      	ldr	r2, [pc, #188]	@ (800efe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 800ef2a:	fa22 f303 	lsr.w	r3, r2, r3
 800ef2e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef30:	e01e      	b.n	800ef70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ef32:	4b2b      	ldr	r3, [pc, #172]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ef3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef3e:	d106      	bne.n	800ef4e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800ef40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef46:	d102      	bne.n	800ef4e <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ef48:	4b28      	ldr	r3, [pc, #160]	@ (800efec <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 800ef4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef4c:	e010      	b.n	800ef70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ef4e:	4b24      	ldr	r3, [pc, #144]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ef56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef5a:	d106      	bne.n	800ef6a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 800ef5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ef62:	d102      	bne.n	800ef6a <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ef64:	4b22      	ldr	r3, [pc, #136]	@ (800eff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 800ef66:	637b      	str	r3, [r7, #52]	@ 0x34
 800ef68:	e002      	b.n	800ef70 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ef6e:	e003      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800ef70:	e002      	b.n	800ef78 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800ef72:	2300      	movs	r3, #0
 800ef74:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ef76:	bf00      	nop
          }
        }
        break;
 800ef78:	e25d      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800ef7a:	4b19      	ldr	r3, [pc, #100]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef80:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800ef84:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800ef86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d103      	bne.n	800ef94 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800ef8c:	f7fb fb0e 	bl	800a5ac <HAL_RCC_GetPCLK2Freq>
 800ef90:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ef92:	e250      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800ef94:	4b12      	ldr	r3, [pc, #72]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ef9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800efa0:	d10b      	bne.n	800efba <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800efa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800efa8:	d107      	bne.n	800efba <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800efaa:	f107 0314 	add.w	r3, r7, #20
 800efae:	4618      	mov	r0, r3
 800efb0:	f7fd fc1e 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800efb4:	69bb      	ldr	r3, [r7, #24]
 800efb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800efb8:	e04f      	b.n	800f05a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800efba:	4b09      	ldr	r3, [pc, #36]	@ (800efe0 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800efc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800efc6:	d115      	bne.n	800eff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 800efc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800efce:	d111      	bne.n	800eff4 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800efd0:	f107 0308 	add.w	r3, r7, #8
 800efd4:	4618      	mov	r0, r3
 800efd6:	f7fd fd77 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	637b      	str	r3, [r7, #52]	@ 0x34
 800efde:	e03c      	b.n	800f05a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800efe0:	44020c00 	.word	0x44020c00
 800efe4:	00bb8000 	.word	0x00bb8000
 800efe8:	03d09000 	.word	0x03d09000
 800efec:	003d0900 	.word	0x003d0900
 800eff0:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800eff4:	4b94      	ldr	r3, [pc, #592]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f003 0302 	and.w	r3, r3, #2
 800effc:	2b02      	cmp	r3, #2
 800effe:	d10d      	bne.n	800f01c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 800f000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f002:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f006:	d109      	bne.n	800f01c <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f008:	4b8f      	ldr	r3, [pc, #572]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	08db      	lsrs	r3, r3, #3
 800f00e:	f003 0303 	and.w	r3, r3, #3
 800f012:	4a8e      	ldr	r2, [pc, #568]	@ (800f24c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800f014:	fa22 f303 	lsr.w	r3, r2, r3
 800f018:	637b      	str	r3, [r7, #52]	@ 0x34
 800f01a:	e01e      	b.n	800f05a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800f01c:	4b8a      	ldr	r3, [pc, #552]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f028:	d106      	bne.n	800f038 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 800f02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f02c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f030:	d102      	bne.n	800f038 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800f032:	4b87      	ldr	r3, [pc, #540]	@ (800f250 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800f034:	637b      	str	r3, [r7, #52]	@ 0x34
 800f036:	e010      	b.n	800f05a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800f038:	4b83      	ldr	r3, [pc, #524]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f040:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f044:	d106      	bne.n	800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 800f046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f048:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800f04c:	d102      	bne.n	800f054 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800f04e:	4b81      	ldr	r3, [pc, #516]	@ (800f254 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800f050:	637b      	str	r3, [r7, #52]	@ 0x34
 800f052:	e002      	b.n	800f05a <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 800f054:	2300      	movs	r3, #0
 800f056:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f058:	e1ed      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f05a:	e1ec      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800f05c:	4b7a      	ldr	r3, [pc, #488]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f05e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f062:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f066:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800f068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d103      	bne.n	800f076 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800f06e:	f7fb fab3 	bl	800a5d8 <HAL_RCC_GetPCLK3Freq>
 800f072:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800f074:	e1df      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800f076:	4b74      	ldr	r3, [pc, #464]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f07e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f082:	d10b      	bne.n	800f09c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 800f084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f08a:	d107      	bne.n	800f09c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f08c:	f107 0314 	add.w	r3, r7, #20
 800f090:	4618      	mov	r0, r3
 800f092:	f7fd fbad 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f096:	69bb      	ldr	r3, [r7, #24]
 800f098:	637b      	str	r3, [r7, #52]	@ 0x34
 800f09a:	e045      	b.n	800f128 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800f09c:	4b6a      	ldr	r3, [pc, #424]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f0a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f0a8:	d10b      	bne.n	800f0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800f0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f0b0:	d107      	bne.n	800f0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f0b2:	f107 0308 	add.w	r3, r7, #8
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f7fd fd06 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0c0:	e032      	b.n	800f128 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800f0c2:	4b61      	ldr	r3, [pc, #388]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	f003 0302 	and.w	r3, r3, #2
 800f0ca:	2b02      	cmp	r3, #2
 800f0cc:	d10d      	bne.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800f0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f0d4:	d109      	bne.n	800f0ea <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f0d6:	4b5c      	ldr	r3, [pc, #368]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	08db      	lsrs	r3, r3, #3
 800f0dc:	f003 0303 	and.w	r3, r3, #3
 800f0e0:	4a5a      	ldr	r2, [pc, #360]	@ (800f24c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800f0e2:	fa22 f303 	lsr.w	r3, r2, r3
 800f0e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f0e8:	e01e      	b.n	800f128 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800f0ea:	4b57      	ldr	r3, [pc, #348]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f0f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f0f6:	d106      	bne.n	800f106 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 800f0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f0fe:	d102      	bne.n	800f106 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 800f100:	4b53      	ldr	r3, [pc, #332]	@ (800f250 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800f102:	637b      	str	r3, [r7, #52]	@ 0x34
 800f104:	e010      	b.n	800f128 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800f106:	4b50      	ldr	r3, [pc, #320]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f10e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f112:	d106      	bne.n	800f122 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 800f114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f116:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800f11a:	d102      	bne.n	800f122 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 800f11c:	4b4d      	ldr	r3, [pc, #308]	@ (800f254 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800f11e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f120:	e002      	b.n	800f128 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 800f122:	2300      	movs	r3, #0
 800f124:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f126:	e186      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f128:	e185      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800f12a:	4b47      	ldr	r3, [pc, #284]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f12c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f130:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800f134:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800f136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d103      	bne.n	800f144 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800f13c:	f7fb fa36 	bl	800a5ac <HAL_RCC_GetPCLK2Freq>
 800f140:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800f142:	e178      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800f144:	4b40      	ldr	r3, [pc, #256]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f14c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f150:	d10b      	bne.n	800f16a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800f152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f158:	d107      	bne.n	800f16a <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f15a:	f107 0314 	add.w	r3, r7, #20
 800f15e:	4618      	mov	r0, r3
 800f160:	f7fd fb46 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	637b      	str	r3, [r7, #52]	@ 0x34
 800f168:	e045      	b.n	800f1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800f16a:	4b37      	ldr	r3, [pc, #220]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f172:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f176:	d10b      	bne.n	800f190 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 800f178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f17a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f17e:	d107      	bne.n	800f190 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f180:	f107 0308 	add.w	r3, r7, #8
 800f184:	4618      	mov	r0, r3
 800f186:	f7fd fc9f 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	637b      	str	r3, [r7, #52]	@ 0x34
 800f18e:	e032      	b.n	800f1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800f190:	4b2d      	ldr	r3, [pc, #180]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	f003 0302 	and.w	r3, r3, #2
 800f198:	2b02      	cmp	r3, #2
 800f19a:	d10d      	bne.n	800f1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800f19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f19e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800f1a2:	d109      	bne.n	800f1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f1a4:	4b28      	ldr	r3, [pc, #160]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	08db      	lsrs	r3, r3, #3
 800f1aa:	f003 0303 	and.w	r3, r3, #3
 800f1ae:	4a27      	ldr	r2, [pc, #156]	@ (800f24c <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800f1b0:	fa22 f303 	lsr.w	r3, r2, r3
 800f1b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1b6:	e01e      	b.n	800f1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800f1b8:	4b23      	ldr	r3, [pc, #140]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f1c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1c4:	d106      	bne.n	800f1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 800f1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f1cc:	d102      	bne.n	800f1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800f1ce:	4b20      	ldr	r3, [pc, #128]	@ (800f250 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 800f1d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1d2:	e010      	b.n	800f1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800f1d4:	4b1c      	ldr	r3, [pc, #112]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f1dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f1e0:	d106      	bne.n	800f1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 800f1e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f1e4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800f1e8:	d102      	bne.n	800f1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800f1ea:	4b1a      	ldr	r3, [pc, #104]	@ (800f254 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800f1ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800f1ee:	e002      	b.n	800f1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f1f4:	e11f      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f1f6:	e11e      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800f1f8:	4b13      	ldr	r3, [pc, #76]	@ (800f248 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800f1fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f1fe:	f003 0303 	and.w	r3, r3, #3
 800f202:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800f204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f206:	2b03      	cmp	r3, #3
 800f208:	d85f      	bhi.n	800f2ca <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800f20a:	a201      	add	r2, pc, #4	@ (adr r2, 800f210 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800f20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f210:	0800f221 	.word	0x0800f221
 800f214:	0800f229 	.word	0x0800f229
 800f218:	0800f239 	.word	0x0800f239
 800f21c:	0800f259 	.word	0x0800f259
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800f220:	f7fb f992 	bl	800a548 <HAL_RCC_GetHCLKFreq>
 800f224:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800f226:	e053      	b.n	800f2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f228:	f107 0320 	add.w	r3, r7, #32
 800f22c:	4618      	mov	r0, r3
 800f22e:	f7fd f973 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800f232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f234:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f236:	e04b      	b.n	800f2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f238:	f107 0314 	add.w	r3, r7, #20
 800f23c:	4618      	mov	r0, r3
 800f23e:	f7fd fad7 	bl	800c7f0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800f242:	69fb      	ldr	r3, [r7, #28]
 800f244:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f246:	e043      	b.n	800f2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800f248:	44020c00 	.word	0x44020c00
 800f24c:	03d09000 	.word	0x03d09000
 800f250:	003d0900 	.word	0x003d0900
 800f254:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f258:	4b79      	ldr	r3, [pc, #484]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f25a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f25e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800f262:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f264:	4b76      	ldr	r3, [pc, #472]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f266:	681b      	ldr	r3, [r3, #0]
 800f268:	f003 0302 	and.w	r3, r3, #2
 800f26c:	2b02      	cmp	r3, #2
 800f26e:	d10c      	bne.n	800f28a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800f270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f272:	2b00      	cmp	r3, #0
 800f274:	d109      	bne.n	800f28a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800f276:	4b72      	ldr	r3, [pc, #456]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	08db      	lsrs	r3, r3, #3
 800f27c:	f003 0303 	and.w	r3, r3, #3
 800f280:	4a70      	ldr	r2, [pc, #448]	@ (800f444 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800f282:	fa22 f303 	lsr.w	r3, r2, r3
 800f286:	637b      	str	r3, [r7, #52]	@ 0x34
 800f288:	e01e      	b.n	800f2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f28a:	4b6d      	ldr	r3, [pc, #436]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f292:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f296:	d106      	bne.n	800f2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 800f298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f29a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f29e:	d102      	bne.n	800f2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800f2a0:	4b69      	ldr	r3, [pc, #420]	@ (800f448 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800f2a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2a4:	e010      	b.n	800f2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f2a6:	4b66      	ldr	r3, [pc, #408]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f2ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f2b2:	d106      	bne.n	800f2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 800f2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f2ba:	d102      	bne.n	800f2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800f2bc:	4b63      	ldr	r3, [pc, #396]	@ (800f44c <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800f2be:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2c0:	e002      	b.n	800f2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800f2c6:	e003      	b.n	800f2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 800f2c8:	e002      	b.n	800f2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800f2ce:	bf00      	nop
          }
        }
        break;
 800f2d0:	e0b1      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800f2d2:	4b5b      	ldr	r3, [pc, #364]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f2d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f2d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f2dc:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800f2de:	4b58      	ldr	r3, [pc, #352]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f2e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f2e4:	f003 0302 	and.w	r3, r3, #2
 800f2e8:	2b02      	cmp	r3, #2
 800f2ea:	d106      	bne.n	800f2fa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800f2ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d103      	bne.n	800f2fa <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 800f2f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f2f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800f2f8:	e01f      	b.n	800f33a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800f2fa:	4b51      	ldr	r3, [pc, #324]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f2fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f304:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f308:	d106      	bne.n	800f318 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 800f30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f30c:	2b40      	cmp	r3, #64	@ 0x40
 800f30e:	d103      	bne.n	800f318 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 800f310:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800f314:	637b      	str	r3, [r7, #52]	@ 0x34
 800f316:	e010      	b.n	800f33a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800f318:	4b49      	ldr	r3, [pc, #292]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f324:	d106      	bne.n	800f334 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 800f326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f328:	2b80      	cmp	r3, #128	@ 0x80
 800f32a:	d103      	bne.n	800f334 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 800f32c:	f248 0312 	movw	r3, #32786	@ 0x8012
 800f330:	637b      	str	r3, [r7, #52]	@ 0x34
 800f332:	e002      	b.n	800f33a <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800f334:	2300      	movs	r3, #0
 800f336:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800f338:	e07d      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f33a:	e07c      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800f33c:	4b40      	ldr	r3, [pc, #256]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f33e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f342:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f346:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800f348:	4b3d      	ldr	r3, [pc, #244]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f350:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f354:	d105      	bne.n	800f362 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 800f356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d102      	bne.n	800f362 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 800f35c:	4b3c      	ldr	r3, [pc, #240]	@ (800f450 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800f35e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f360:	e031      	b.n	800f3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800f362:	4b37      	ldr	r3, [pc, #220]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f36a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f36e:	d10a      	bne.n	800f386 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800f370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f372:	2b10      	cmp	r3, #16
 800f374:	d107      	bne.n	800f386 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f376:	f107 0320 	add.w	r3, r7, #32
 800f37a:	4618      	mov	r0, r3
 800f37c:	f7fd f8cc 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f382:	637b      	str	r3, [r7, #52]	@ 0x34
 800f384:	e01f      	b.n	800f3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800f386:	4b2e      	ldr	r3, [pc, #184]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f388:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f38c:	f003 0302 	and.w	r3, r3, #2
 800f390:	2b02      	cmp	r3, #2
 800f392:	d106      	bne.n	800f3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 800f394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f396:	2b20      	cmp	r3, #32
 800f398:	d103      	bne.n	800f3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 800f39a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f39e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3a0:	e011      	b.n	800f3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800f3a2:	4b27      	ldr	r3, [pc, #156]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f3a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f3a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f3ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f3b0:	d106      	bne.n	800f3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800f3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b4:	2b30      	cmp	r3, #48	@ 0x30
 800f3b6:	d103      	bne.n	800f3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 800f3b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800f3bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800f3be:	e002      	b.n	800f3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800f3c4:	e037      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f3c6:	e036      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800f3c8:	4b1d      	ldr	r3, [pc, #116]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f3ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f3ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f3d2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800f3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3d6:	2b10      	cmp	r3, #16
 800f3d8:	d107      	bne.n	800f3ea <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f3da:	f107 0320 	add.w	r3, r7, #32
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f7fd f89a 	bl	800c518 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800f3e8:	e025      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800f3ea:	4b15      	ldr	r3, [pc, #84]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f3f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f3f6:	d10a      	bne.n	800f40e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 800f3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3fa:	2b20      	cmp	r3, #32
 800f3fc:	d107      	bne.n	800f40e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f3fe:	f107 0308 	add.w	r3, r7, #8
 800f402:	4618      	mov	r0, r3
 800f404:	f7fd fb60 	bl	800cac8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f40c:	e00f      	b.n	800f42e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800f40e:	4b0c      	ldr	r3, [pc, #48]	@ (800f440 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f416:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f41a:	d105      	bne.n	800f428 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 800f41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f41e:	2b30      	cmp	r3, #48	@ 0x30
 800f420:	d102      	bne.n	800f428 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 800f422:	4b0b      	ldr	r3, [pc, #44]	@ (800f450 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800f424:	637b      	str	r3, [r7, #52]	@ 0x34
 800f426:	e002      	b.n	800f42e <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800f428:	2300      	movs	r3, #0
 800f42a:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800f42c:	e003      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800f42e:	e002      	b.n	800f436 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800f430:	2300      	movs	r3, #0
 800f432:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800f434:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800f436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f438:	4618      	mov	r0, r3
 800f43a:	373c      	adds	r7, #60	@ 0x3c
 800f43c:	46bd      	mov	sp, r7
 800f43e:	bd90      	pop	{r4, r7, pc}
 800f440:	44020c00 	.word	0x44020c00
 800f444:	03d09000 	.word	0x03d09000
 800f448:	003d0900 	.word	0x003d0900
 800f44c:	017d7840 	.word	0x017d7840
 800f450:	02dc6c00 	.word	0x02dc6c00

0800f454 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b084      	sub	sp, #16
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800f45c:	4b48      	ldr	r3, [pc, #288]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	4a47      	ldr	r2, [pc, #284]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f462:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800f466:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f468:	f7f6 ffc0 	bl	80063ec <HAL_GetTick>
 800f46c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f46e:	e008      	b.n	800f482 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f470:	f7f6 ffbc 	bl	80063ec <HAL_GetTick>
 800f474:	4602      	mov	r2, r0
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	1ad3      	subs	r3, r2, r3
 800f47a:	2b02      	cmp	r3, #2
 800f47c:	d901      	bls.n	800f482 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800f47e:	2303      	movs	r3, #3
 800f480:	e07a      	b.n	800f578 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f482:	4b3f      	ldr	r3, [pc, #252]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d1f0      	bne.n	800f470 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800f48e:	4b3c      	ldr	r3, [pc, #240]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f492:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f496:	f023 0303 	bic.w	r3, r3, #3
 800f49a:	687a      	ldr	r2, [r7, #4]
 800f49c:	6811      	ldr	r1, [r2, #0]
 800f49e:	687a      	ldr	r2, [r7, #4]
 800f4a0:	6852      	ldr	r2, [r2, #4]
 800f4a2:	0212      	lsls	r2, r2, #8
 800f4a4:	430a      	orrs	r2, r1
 800f4a6:	4936      	ldr	r1, [pc, #216]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	689b      	ldr	r3, [r3, #8]
 800f4b0:	3b01      	subs	r3, #1
 800f4b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	68db      	ldr	r3, [r3, #12]
 800f4ba:	3b01      	subs	r3, #1
 800f4bc:	025b      	lsls	r3, r3, #9
 800f4be:	b29b      	uxth	r3, r3
 800f4c0:	431a      	orrs	r2, r3
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	691b      	ldr	r3, [r3, #16]
 800f4c6:	3b01      	subs	r3, #1
 800f4c8:	041b      	lsls	r3, r3, #16
 800f4ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f4ce:	431a      	orrs	r2, r3
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	695b      	ldr	r3, [r3, #20]
 800f4d4:	3b01      	subs	r3, #1
 800f4d6:	061b      	lsls	r3, r3, #24
 800f4d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f4dc:	4928      	ldr	r1, [pc, #160]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f4de:	4313      	orrs	r3, r2
 800f4e0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800f4e2:	4b27      	ldr	r3, [pc, #156]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4e6:	f023 020c 	bic.w	r2, r3, #12
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	699b      	ldr	r3, [r3, #24]
 800f4ee:	4924      	ldr	r1, [pc, #144]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f4f0:	4313      	orrs	r3, r2
 800f4f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800f4f4:	4b22      	ldr	r3, [pc, #136]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f4f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4f8:	f023 0220 	bic.w	r2, r3, #32
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	69db      	ldr	r3, [r3, #28]
 800f500:	491f      	ldr	r1, [pc, #124]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f502:	4313      	orrs	r3, r2
 800f504:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800f506:	4b1e      	ldr	r3, [pc, #120]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f50e:	491c      	ldr	r1, [pc, #112]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f510:	4313      	orrs	r3, r2
 800f512:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800f514:	4b1a      	ldr	r3, [pc, #104]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f518:	4a19      	ldr	r2, [pc, #100]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f51a:	f023 0310 	bic.w	r3, r3, #16
 800f51e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800f520:	4b17      	ldr	r3, [pc, #92]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f524:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f528:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	6a12      	ldr	r2, [r2, #32]
 800f530:	00d2      	lsls	r2, r2, #3
 800f532:	4913      	ldr	r1, [pc, #76]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f534:	4313      	orrs	r3, r2
 800f536:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800f538:	4b11      	ldr	r3, [pc, #68]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f53a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f53c:	4a10      	ldr	r2, [pc, #64]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f53e:	f043 0310 	orr.w	r3, r3, #16
 800f542:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800f544:	4b0e      	ldr	r3, [pc, #56]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	4a0d      	ldr	r2, [pc, #52]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f54a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f54e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f550:	f7f6 ff4c 	bl	80063ec <HAL_GetTick>
 800f554:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f556:	e008      	b.n	800f56a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f558:	f7f6 ff48 	bl	80063ec <HAL_GetTick>
 800f55c:	4602      	mov	r2, r0
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	1ad3      	subs	r3, r2, r3
 800f562:	2b02      	cmp	r3, #2
 800f564:	d901      	bls.n	800f56a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800f566:	2303      	movs	r3, #3
 800f568:	e006      	b.n	800f578 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f56a:	4b05      	ldr	r3, [pc, #20]	@ (800f580 <RCCEx_PLL2_Config+0x12c>)
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f572:	2b00      	cmp	r3, #0
 800f574:	d0f0      	beq.n	800f558 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800f576:	2300      	movs	r3, #0

}
 800f578:	4618      	mov	r0, r3
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}
 800f580:	44020c00 	.word	0x44020c00

0800f584 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b084      	sub	sp, #16
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800f58c:	4b48      	ldr	r3, [pc, #288]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	4a47      	ldr	r2, [pc, #284]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f596:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f598:	f7f6 ff28 	bl	80063ec <HAL_GetTick>
 800f59c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f59e:	e008      	b.n	800f5b2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f5a0:	f7f6 ff24 	bl	80063ec <HAL_GetTick>
 800f5a4:	4602      	mov	r2, r0
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	1ad3      	subs	r3, r2, r3
 800f5aa:	2b02      	cmp	r3, #2
 800f5ac:	d901      	bls.n	800f5b2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800f5ae:	2303      	movs	r3, #3
 800f5b0:	e07a      	b.n	800f6a8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f5b2:	4b3f      	ldr	r3, [pc, #252]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d1f0      	bne.n	800f5a0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800f5be:	4b3c      	ldr	r3, [pc, #240]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f5c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5c2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f5c6:	f023 0303 	bic.w	r3, r3, #3
 800f5ca:	687a      	ldr	r2, [r7, #4]
 800f5cc:	6811      	ldr	r1, [r2, #0]
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	6852      	ldr	r2, [r2, #4]
 800f5d2:	0212      	lsls	r2, r2, #8
 800f5d4:	430a      	orrs	r2, r1
 800f5d6:	4936      	ldr	r1, [pc, #216]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f5d8:	4313      	orrs	r3, r2
 800f5da:	630b      	str	r3, [r1, #48]	@ 0x30
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	689b      	ldr	r3, [r3, #8]
 800f5e0:	3b01      	subs	r3, #1
 800f5e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	68db      	ldr	r3, [r3, #12]
 800f5ea:	3b01      	subs	r3, #1
 800f5ec:	025b      	lsls	r3, r3, #9
 800f5ee:	b29b      	uxth	r3, r3
 800f5f0:	431a      	orrs	r2, r3
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	691b      	ldr	r3, [r3, #16]
 800f5f6:	3b01      	subs	r3, #1
 800f5f8:	041b      	lsls	r3, r3, #16
 800f5fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800f5fe:	431a      	orrs	r2, r3
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	695b      	ldr	r3, [r3, #20]
 800f604:	3b01      	subs	r3, #1
 800f606:	061b      	lsls	r3, r3, #24
 800f608:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800f60c:	4928      	ldr	r1, [pc, #160]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f60e:	4313      	orrs	r3, r2
 800f610:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f612:	4b27      	ldr	r3, [pc, #156]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f616:	f023 020c 	bic.w	r2, r3, #12
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	699b      	ldr	r3, [r3, #24]
 800f61e:	4924      	ldr	r1, [pc, #144]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f620:	4313      	orrs	r3, r2
 800f622:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800f624:	4b22      	ldr	r3, [pc, #136]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f628:	f023 0220 	bic.w	r2, r3, #32
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	69db      	ldr	r3, [r3, #28]
 800f630:	491f      	ldr	r1, [pc, #124]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f632:	4313      	orrs	r3, r2
 800f634:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800f636:	4b1e      	ldr	r3, [pc, #120]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f638:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f63e:	491c      	ldr	r1, [pc, #112]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f640:	4313      	orrs	r3, r2
 800f642:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800f644:	4b1a      	ldr	r3, [pc, #104]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f648:	4a19      	ldr	r2, [pc, #100]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f64a:	f023 0310 	bic.w	r3, r3, #16
 800f64e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800f650:	4b17      	ldr	r3, [pc, #92]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f652:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f654:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f658:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800f65c:	687a      	ldr	r2, [r7, #4]
 800f65e:	6a12      	ldr	r2, [r2, #32]
 800f660:	00d2      	lsls	r2, r2, #3
 800f662:	4913      	ldr	r1, [pc, #76]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f664:	4313      	orrs	r3, r2
 800f666:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800f668:	4b11      	ldr	r3, [pc, #68]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f66a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f66c:	4a10      	ldr	r2, [pc, #64]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f66e:	f043 0310 	orr.w	r3, r3, #16
 800f672:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800f674:	4b0e      	ldr	r3, [pc, #56]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	4a0d      	ldr	r2, [pc, #52]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f67a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f67e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800f680:	f7f6 feb4 	bl	80063ec <HAL_GetTick>
 800f684:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f686:	e008      	b.n	800f69a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f688:	f7f6 feb0 	bl	80063ec <HAL_GetTick>
 800f68c:	4602      	mov	r2, r0
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	1ad3      	subs	r3, r2, r3
 800f692:	2b02      	cmp	r3, #2
 800f694:	d901      	bls.n	800f69a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800f696:	2303      	movs	r3, #3
 800f698:	e006      	b.n	800f6a8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f69a:	4b05      	ldr	r3, [pc, #20]	@ (800f6b0 <RCCEx_PLL3_Config+0x12c>)
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d0f0      	beq.n	800f688 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800f6a6:	2300      	movs	r3, #0
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	44020c00 	.word	0x44020c00

0800f6b4 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b084      	sub	sp, #16
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d101      	bne.n	800f6ca <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	e03e      	b.n	800f748 <HAL_SRAM_Init+0x94>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f6d0:	b2db      	uxtb	r3, r3
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d106      	bne.n	800f6e4 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	2200      	movs	r2, #0
 800f6da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800f6de:	68f8      	ldr	r0, [r7, #12]
 800f6e0:	f000 f855 	bl	800f78e <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	681a      	ldr	r2, [r3, #0]
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	3308      	adds	r3, #8
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	4610      	mov	r0, r2
 800f6f0:	f001 fd20 	bl	8011134 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	6818      	ldr	r0, [r3, #0]
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	689b      	ldr	r3, [r3, #8]
 800f6fc:	461a      	mov	r2, r3
 800f6fe:	68b9      	ldr	r1, [r7, #8]
 800f700:	f001 fe43 	bl	801138a <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	6858      	ldr	r0, [r3, #4]
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	689a      	ldr	r2, [r3, #8]
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f710:	6879      	ldr	r1, [r7, #4]
 800f712:	f001 fe87 	bl	8011424 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	68fa      	ldr	r2, [r7, #12]
 800f71c:	6892      	ldr	r2, [r2, #8]
 800f71e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	68fa      	ldr	r2, [r7, #12]
 800f728:	6892      	ldr	r2, [r2, #8]
 800f72a:	f041 0101 	orr.w	r1, r1, #1
 800f72e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800f732:	4b07      	ldr	r3, [pc, #28]	@ (800f750 <HAL_SRAM_Init+0x9c>)
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	4a06      	ldr	r2, [pc, #24]	@ (800f750 <HAL_SRAM_Init+0x9c>)
 800f738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800f73c:	6013      	str	r3, [r2, #0]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	2201      	movs	r2, #1
 800f742:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800f746:	2300      	movs	r3, #0
}
 800f748:	4618      	mov	r0, r3
 800f74a:	3710      	adds	r7, #16
 800f74c:	46bd      	mov	sp, r7
 800f74e:	bd80      	pop	{r7, pc}
 800f750:	47000400 	.word	0x47000400

0800f754 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{
 800f754:	b580      	push	{r7, lr}
 800f756:	b082      	sub	sp, #8
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]

  /* DeInit the low level hardware */
  hsram->MspDeInitCallback(hsram);
#else
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 f820 	bl	800f7a2 <HAL_SRAM_MspDeInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */

  /* Configure the SRAM registers with their reset values */
  (void)FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6818      	ldr	r0, [r3, #0]
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	6859      	ldr	r1, [r3, #4]
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	689b      	ldr	r3, [r3, #8]
 800f76e:	461a      	mov	r2, r3
 800f770:	f001 fdae 	bl	80112d0 <FMC_NORSRAM_DeInit>

  /* Reset the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_RESET;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	2200      	movs	r2, #0
 800f778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hsram);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2200      	movs	r2, #0
 800f780:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800f784:	2300      	movs	r3, #0
}
 800f786:	4618      	mov	r0, r3
 800f788:	3708      	adds	r7, #8
 800f78a:	46bd      	mov	sp, r7
 800f78c:	bd80      	pop	{r7, pc}

0800f78e <HAL_SRAM_MspInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
{
 800f78e:	b480      	push	{r7}
 800f790:	b083      	sub	sp, #12
 800f792:	af00      	add	r7, sp, #0
 800f794:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspInit could be implemented in the user file
   */
}
 800f796:	bf00      	nop
 800f798:	370c      	adds	r7, #12
 800f79a:	46bd      	mov	sp, r7
 800f79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a0:	4770      	bx	lr

0800f7a2 <HAL_SRAM_MspDeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval None
  */
__weak void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef *hsram)
{
 800f7a2:	b480      	push	{r7}
 800f7a4:	b083      	sub	sp, #12
 800f7a6:	af00      	add	r7, sp, #0
 800f7a8:	6078      	str	r0, [r7, #4]
  UNUSED(hsram);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SRAM_MspDeInit could be implemented in the user file
   */
}
 800f7aa:	bf00      	nop
 800f7ac:	370c      	adds	r7, #12
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b4:	4770      	bx	lr

0800f7b6 <HAL_SRAM_GetState>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL state
  */
HAL_SRAM_StateTypeDef HAL_SRAM_GetState(const SRAM_HandleTypeDef *hsram)
{
 800f7b6:	b480      	push	{r7}
 800f7b8:	b083      	sub	sp, #12
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
  return hsram->State;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800f7c4:	b2db      	uxtb	r3, r3
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	370c      	adds	r7, #12
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d0:	4770      	bx	lr

0800f7d2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f7d2:	b580      	push	{r7, lr}
 800f7d4:	b082      	sub	sp, #8
 800f7d6:	af00      	add	r7, sp, #0
 800f7d8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d101      	bne.n	800f7e4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f7e0:	2301      	movs	r3, #1
 800f7e2:	e042      	b.n	800f86a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d106      	bne.n	800f7fc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	2200      	movs	r2, #0
 800f7f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f7f6:	6878      	ldr	r0, [r7, #4]
 800f7f8:	f7f2 f9d2 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2224      	movs	r2, #36	@ 0x24
 800f800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	681a      	ldr	r2, [r3, #0]
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	f022 0201 	bic.w	r2, r2, #1
 800f812:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d002      	beq.n	800f822 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f000 fab5 	bl	800fd8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f822:	6878      	ldr	r0, [r7, #4]
 800f824:	f000 f8c4 	bl	800f9b0 <UART_SetConfig>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b01      	cmp	r3, #1
 800f82c:	d101      	bne.n	800f832 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f82e:	2301      	movs	r3, #1
 800f830:	e01b      	b.n	800f86a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	685a      	ldr	r2, [r3, #4]
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f840:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	689a      	ldr	r2, [r3, #8]
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f850:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	681a      	ldr	r2, [r3, #0]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	f042 0201 	orr.w	r2, r2, #1
 800f860:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f000 fb34 	bl	800fed0 <UART_CheckIdleState>
 800f868:	4603      	mov	r3, r0
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	3708      	adds	r7, #8
 800f86e:	46bd      	mov	sp, r7
 800f870:	bd80      	pop	{r7, pc}

0800f872 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f872:	b580      	push	{r7, lr}
 800f874:	b08a      	sub	sp, #40	@ 0x28
 800f876:	af02      	add	r7, sp, #8
 800f878:	60f8      	str	r0, [r7, #12]
 800f87a:	60b9      	str	r1, [r7, #8]
 800f87c:	603b      	str	r3, [r7, #0]
 800f87e:	4613      	mov	r3, r2
 800f880:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f888:	2b20      	cmp	r3, #32
 800f88a:	f040 808b 	bne.w	800f9a4 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d002      	beq.n	800f89a <HAL_UART_Transmit+0x28>
 800f894:	88fb      	ldrh	r3, [r7, #6]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d101      	bne.n	800f89e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800f89a:	2301      	movs	r3, #1
 800f89c:	e083      	b.n	800f9a6 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	689b      	ldr	r3, [r3, #8]
 800f8a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f8a8:	2b80      	cmp	r3, #128	@ 0x80
 800f8aa:	d107      	bne.n	800f8bc <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	689a      	ldr	r2, [r3, #8]
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f8ba:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	2221      	movs	r2, #33	@ 0x21
 800f8c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f8cc:	f7f6 fd8e 	bl	80063ec <HAL_GetTick>
 800f8d0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	88fa      	ldrh	r2, [r7, #6]
 800f8d6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	88fa      	ldrh	r2, [r7, #6]
 800f8de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	689b      	ldr	r3, [r3, #8]
 800f8e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f8ea:	d108      	bne.n	800f8fe <HAL_UART_Transmit+0x8c>
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	691b      	ldr	r3, [r3, #16]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d104      	bne.n	800f8fe <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f8f8:	68bb      	ldr	r3, [r7, #8]
 800f8fa:	61bb      	str	r3, [r7, #24]
 800f8fc:	e003      	b.n	800f906 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800f8fe:	68bb      	ldr	r3, [r7, #8]
 800f900:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f902:	2300      	movs	r3, #0
 800f904:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f906:	e030      	b.n	800f96a <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	9300      	str	r3, [sp, #0]
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	2200      	movs	r2, #0
 800f910:	2180      	movs	r1, #128	@ 0x80
 800f912:	68f8      	ldr	r0, [r7, #12]
 800f914:	f000 fb86 	bl	8010024 <UART_WaitOnFlagUntilTimeout>
 800f918:	4603      	mov	r3, r0
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d005      	beq.n	800f92a <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	2220      	movs	r2, #32
 800f922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f926:	2303      	movs	r3, #3
 800f928:	e03d      	b.n	800f9a6 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800f92a:	69fb      	ldr	r3, [r7, #28]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d10b      	bne.n	800f948 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f930:	69bb      	ldr	r3, [r7, #24]
 800f932:	881b      	ldrh	r3, [r3, #0]
 800f934:	461a      	mov	r2, r3
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f93e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f940:	69bb      	ldr	r3, [r7, #24]
 800f942:	3302      	adds	r3, #2
 800f944:	61bb      	str	r3, [r7, #24]
 800f946:	e007      	b.n	800f958 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f948:	69fb      	ldr	r3, [r7, #28]
 800f94a:	781a      	ldrb	r2, [r3, #0]
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f952:	69fb      	ldr	r3, [r7, #28]
 800f954:	3301      	adds	r3, #1
 800f956:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f95e:	b29b      	uxth	r3, r3
 800f960:	3b01      	subs	r3, #1
 800f962:	b29a      	uxth	r2, r3
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f970:	b29b      	uxth	r3, r3
 800f972:	2b00      	cmp	r3, #0
 800f974:	d1c8      	bne.n	800f908 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	9300      	str	r3, [sp, #0]
 800f97a:	697b      	ldr	r3, [r7, #20]
 800f97c:	2200      	movs	r2, #0
 800f97e:	2140      	movs	r1, #64	@ 0x40
 800f980:	68f8      	ldr	r0, [r7, #12]
 800f982:	f000 fb4f 	bl	8010024 <UART_WaitOnFlagUntilTimeout>
 800f986:	4603      	mov	r3, r0
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d005      	beq.n	800f998 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	2220      	movs	r2, #32
 800f990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f994:	2303      	movs	r3, #3
 800f996:	e006      	b.n	800f9a6 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	2220      	movs	r2, #32
 800f99c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	e000      	b.n	800f9a6 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800f9a4:	2302      	movs	r3, #2
  }
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3720      	adds	r7, #32
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}
	...

0800f9b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f9b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f9b4:	b094      	sub	sp, #80	@ 0x50
 800f9b6:	af00      	add	r7, sp, #0
 800f9b8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f9ba:	2300      	movs	r3, #0
 800f9bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800f9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9c2:	681a      	ldr	r2, [r3, #0]
 800f9c4:	4b78      	ldr	r3, [pc, #480]	@ (800fba8 <UART_SetConfig+0x1f8>)
 800f9c6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f9c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ca:	689a      	ldr	r2, [r3, #8]
 800f9cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ce:	691b      	ldr	r3, [r3, #16]
 800f9d0:	431a      	orrs	r2, r3
 800f9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9d4:	695b      	ldr	r3, [r3, #20]
 800f9d6:	431a      	orrs	r2, r3
 800f9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9da:	69db      	ldr	r3, [r3, #28]
 800f9dc:	4313      	orrs	r3, r2
 800f9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	4971      	ldr	r1, [pc, #452]	@ (800fbac <UART_SetConfig+0x1fc>)
 800f9e8:	4019      	ands	r1, r3
 800f9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ec:	681a      	ldr	r2, [r3, #0]
 800f9ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f9f0:	430b      	orrs	r3, r1
 800f9f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	685b      	ldr	r3, [r3, #4]
 800f9fa:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800f9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa00:	68d9      	ldr	r1, [r3, #12]
 800fa02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa04:	681a      	ldr	r2, [r3, #0]
 800fa06:	ea40 0301 	orr.w	r3, r0, r1
 800fa0a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fa0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa0e:	699b      	ldr	r3, [r3, #24]
 800fa10:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fa12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa14:	681a      	ldr	r2, [r3, #0]
 800fa16:	4b64      	ldr	r3, [pc, #400]	@ (800fba8 <UART_SetConfig+0x1f8>)
 800fa18:	429a      	cmp	r2, r3
 800fa1a:	d009      	beq.n	800fa30 <UART_SetConfig+0x80>
 800fa1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa1e:	681a      	ldr	r2, [r3, #0]
 800fa20:	4b63      	ldr	r3, [pc, #396]	@ (800fbb0 <UART_SetConfig+0x200>)
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d004      	beq.n	800fa30 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fa26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa28:	6a1a      	ldr	r2, [r3, #32]
 800fa2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa2c:	4313      	orrs	r3, r2
 800fa2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fa30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	689b      	ldr	r3, [r3, #8]
 800fa36:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800fa3a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800fa3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa40:	681a      	ldr	r2, [r3, #0]
 800fa42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fa44:	430b      	orrs	r3, r1
 800fa46:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fa48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa4e:	f023 000f 	bic.w	r0, r3, #15
 800fa52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa54:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800fa56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa58:	681a      	ldr	r2, [r3, #0]
 800fa5a:	ea40 0301 	orr.w	r3, r0, r1
 800fa5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fa60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa62:	681a      	ldr	r2, [r3, #0]
 800fa64:	4b53      	ldr	r3, [pc, #332]	@ (800fbb4 <UART_SetConfig+0x204>)
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d102      	bne.n	800fa70 <UART_SetConfig+0xc0>
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa6e:	e066      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fa70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa72:	681a      	ldr	r2, [r3, #0]
 800fa74:	4b50      	ldr	r3, [pc, #320]	@ (800fbb8 <UART_SetConfig+0x208>)
 800fa76:	429a      	cmp	r2, r3
 800fa78:	d102      	bne.n	800fa80 <UART_SetConfig+0xd0>
 800fa7a:	2302      	movs	r3, #2
 800fa7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa7e:	e05e      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	4b4d      	ldr	r3, [pc, #308]	@ (800fbbc <UART_SetConfig+0x20c>)
 800fa86:	429a      	cmp	r2, r3
 800fa88:	d102      	bne.n	800fa90 <UART_SetConfig+0xe0>
 800fa8a:	2304      	movs	r3, #4
 800fa8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa8e:	e056      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa92:	681a      	ldr	r2, [r3, #0]
 800fa94:	4b4a      	ldr	r3, [pc, #296]	@ (800fbc0 <UART_SetConfig+0x210>)
 800fa96:	429a      	cmp	r2, r3
 800fa98:	d102      	bne.n	800faa0 <UART_SetConfig+0xf0>
 800fa9a:	2308      	movs	r3, #8
 800fa9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fa9e:	e04e      	b.n	800fb3e <UART_SetConfig+0x18e>
 800faa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faa2:	681a      	ldr	r2, [r3, #0]
 800faa4:	4b47      	ldr	r3, [pc, #284]	@ (800fbc4 <UART_SetConfig+0x214>)
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d102      	bne.n	800fab0 <UART_SetConfig+0x100>
 800faaa:	2310      	movs	r3, #16
 800faac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800faae:	e046      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fab2:	681a      	ldr	r2, [r3, #0]
 800fab4:	4b44      	ldr	r3, [pc, #272]	@ (800fbc8 <UART_SetConfig+0x218>)
 800fab6:	429a      	cmp	r2, r3
 800fab8:	d102      	bne.n	800fac0 <UART_SetConfig+0x110>
 800faba:	2320      	movs	r3, #32
 800fabc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fabe:	e03e      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fac2:	681a      	ldr	r2, [r3, #0]
 800fac4:	4b41      	ldr	r3, [pc, #260]	@ (800fbcc <UART_SetConfig+0x21c>)
 800fac6:	429a      	cmp	r2, r3
 800fac8:	d102      	bne.n	800fad0 <UART_SetConfig+0x120>
 800faca:	2340      	movs	r3, #64	@ 0x40
 800facc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800face:	e036      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fad2:	681a      	ldr	r2, [r3, #0]
 800fad4:	4b3e      	ldr	r3, [pc, #248]	@ (800fbd0 <UART_SetConfig+0x220>)
 800fad6:	429a      	cmp	r2, r3
 800fad8:	d102      	bne.n	800fae0 <UART_SetConfig+0x130>
 800fada:	2380      	movs	r3, #128	@ 0x80
 800fadc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fade:	e02e      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fae2:	681a      	ldr	r2, [r3, #0]
 800fae4:	4b3b      	ldr	r3, [pc, #236]	@ (800fbd4 <UART_SetConfig+0x224>)
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d103      	bne.n	800faf2 <UART_SetConfig+0x142>
 800faea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800faee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800faf0:	e025      	b.n	800fb3e <UART_SetConfig+0x18e>
 800faf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800faf4:	681a      	ldr	r2, [r3, #0]
 800faf6:	4b38      	ldr	r3, [pc, #224]	@ (800fbd8 <UART_SetConfig+0x228>)
 800faf8:	429a      	cmp	r2, r3
 800fafa:	d103      	bne.n	800fb04 <UART_SetConfig+0x154>
 800fafc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fb00:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb02:	e01c      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fb04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb06:	681a      	ldr	r2, [r3, #0]
 800fb08:	4b34      	ldr	r3, [pc, #208]	@ (800fbdc <UART_SetConfig+0x22c>)
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d103      	bne.n	800fb16 <UART_SetConfig+0x166>
 800fb0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fb12:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb14:	e013      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fb16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb18:	681a      	ldr	r2, [r3, #0]
 800fb1a:	4b31      	ldr	r3, [pc, #196]	@ (800fbe0 <UART_SetConfig+0x230>)
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d103      	bne.n	800fb28 <UART_SetConfig+0x178>
 800fb20:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800fb24:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb26:	e00a      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fb28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb2a:	681a      	ldr	r2, [r3, #0]
 800fb2c:	4b1e      	ldr	r3, [pc, #120]	@ (800fba8 <UART_SetConfig+0x1f8>)
 800fb2e:	429a      	cmp	r2, r3
 800fb30:	d103      	bne.n	800fb3a <UART_SetConfig+0x18a>
 800fb32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800fb36:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb38:	e001      	b.n	800fb3e <UART_SetConfig+0x18e>
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fb3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb40:	681a      	ldr	r2, [r3, #0]
 800fb42:	4b19      	ldr	r3, [pc, #100]	@ (800fba8 <UART_SetConfig+0x1f8>)
 800fb44:	429a      	cmp	r2, r3
 800fb46:	d005      	beq.n	800fb54 <UART_SetConfig+0x1a4>
 800fb48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb4a:	681a      	ldr	r2, [r3, #0]
 800fb4c:	4b18      	ldr	r3, [pc, #96]	@ (800fbb0 <UART_SetConfig+0x200>)
 800fb4e:	429a      	cmp	r2, r3
 800fb50:	f040 8094 	bne.w	800fc7c <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fb54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb56:	2200      	movs	r2, #0
 800fb58:	623b      	str	r3, [r7, #32]
 800fb5a:	627a      	str	r2, [r7, #36]	@ 0x24
 800fb5c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800fb60:	f7fd f91e 	bl	800cda0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fb64:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800fb66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 80f7 	beq.w	800fd5c <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fb6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb72:	4a1c      	ldr	r2, [pc, #112]	@ (800fbe4 <UART_SetConfig+0x234>)
 800fb74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb78:	461a      	mov	r2, r3
 800fb7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fb7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb80:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb84:	685a      	ldr	r2, [r3, #4]
 800fb86:	4613      	mov	r3, r2
 800fb88:	005b      	lsls	r3, r3, #1
 800fb8a:	4413      	add	r3, r2
 800fb8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fb8e:	429a      	cmp	r2, r3
 800fb90:	d305      	bcc.n	800fb9e <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fb92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb94:	685b      	ldr	r3, [r3, #4]
 800fb96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fb9a:	429a      	cmp	r2, r3
 800fb9c:	d924      	bls.n	800fbe8 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800fb9e:	2301      	movs	r3, #1
 800fba0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800fba4:	e069      	b.n	800fc7a <UART_SetConfig+0x2ca>
 800fba6:	bf00      	nop
 800fba8:	44002400 	.word	0x44002400
 800fbac:	cfff69f3 	.word	0xcfff69f3
 800fbb0:	54002400 	.word	0x54002400
 800fbb4:	40013800 	.word	0x40013800
 800fbb8:	40004400 	.word	0x40004400
 800fbbc:	40004800 	.word	0x40004800
 800fbc0:	40004c00 	.word	0x40004c00
 800fbc4:	40005000 	.word	0x40005000
 800fbc8:	40006400 	.word	0x40006400
 800fbcc:	40007800 	.word	0x40007800
 800fbd0:	40007c00 	.word	0x40007c00
 800fbd4:	40008000 	.word	0x40008000
 800fbd8:	40006800 	.word	0x40006800
 800fbdc:	40006c00 	.word	0x40006c00
 800fbe0:	40008400 	.word	0x40008400
 800fbe4:	08014948 	.word	0x08014948
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fbe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fbea:	2200      	movs	r2, #0
 800fbec:	61bb      	str	r3, [r7, #24]
 800fbee:	61fa      	str	r2, [r7, #28]
 800fbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbf4:	4a64      	ldr	r2, [pc, #400]	@ (800fd88 <UART_SetConfig+0x3d8>)
 800fbf6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	613b      	str	r3, [r7, #16]
 800fc00:	617a      	str	r2, [r7, #20]
 800fc02:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800fc06:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800fc0a:	f7f0 ffdd 	bl	8000bc8 <__aeabi_uldivmod>
 800fc0e:	4602      	mov	r2, r0
 800fc10:	460b      	mov	r3, r1
 800fc12:	4610      	mov	r0, r2
 800fc14:	4619      	mov	r1, r3
 800fc16:	f04f 0200 	mov.w	r2, #0
 800fc1a:	f04f 0300 	mov.w	r3, #0
 800fc1e:	020b      	lsls	r3, r1, #8
 800fc20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fc24:	0202      	lsls	r2, r0, #8
 800fc26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fc28:	6849      	ldr	r1, [r1, #4]
 800fc2a:	0849      	lsrs	r1, r1, #1
 800fc2c:	2000      	movs	r0, #0
 800fc2e:	460c      	mov	r4, r1
 800fc30:	4605      	mov	r5, r0
 800fc32:	eb12 0804 	adds.w	r8, r2, r4
 800fc36:	eb43 0905 	adc.w	r9, r3, r5
 800fc3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc3c:	685b      	ldr	r3, [r3, #4]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	60bb      	str	r3, [r7, #8]
 800fc42:	60fa      	str	r2, [r7, #12]
 800fc44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800fc48:	4640      	mov	r0, r8
 800fc4a:	4649      	mov	r1, r9
 800fc4c:	f7f0 ffbc 	bl	8000bc8 <__aeabi_uldivmod>
 800fc50:	4602      	mov	r2, r0
 800fc52:	460b      	mov	r3, r1
 800fc54:	4613      	mov	r3, r2
 800fc56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fc58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc5e:	d308      	bcc.n	800fc72 <UART_SetConfig+0x2c2>
 800fc60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fc66:	d204      	bcs.n	800fc72 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800fc68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fc6e:	60da      	str	r2, [r3, #12]
 800fc70:	e003      	b.n	800fc7a <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800fc72:	2301      	movs	r3, #1
 800fc74:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800fc78:	e070      	b.n	800fd5c <UART_SetConfig+0x3ac>
 800fc7a:	e06f      	b.n	800fd5c <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc7e:	69db      	ldr	r3, [r3, #28]
 800fc80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc84:	d13c      	bne.n	800fd00 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fc86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc88:	2200      	movs	r2, #0
 800fc8a:	603b      	str	r3, [r7, #0]
 800fc8c:	607a      	str	r2, [r7, #4]
 800fc8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fc92:	f7fd f885 	bl	800cda0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fc96:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fc98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d05e      	beq.n	800fd5c <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fca2:	4a39      	ldr	r2, [pc, #228]	@ (800fd88 <UART_SetConfig+0x3d8>)
 800fca4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fca8:	461a      	mov	r2, r3
 800fcaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcac:	fbb3 f3f2 	udiv	r3, r3, r2
 800fcb0:	005a      	lsls	r2, r3, #1
 800fcb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	085b      	lsrs	r3, r3, #1
 800fcb8:	441a      	add	r2, r3
 800fcba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcbc:	685b      	ldr	r3, [r3, #4]
 800fcbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcc6:	2b0f      	cmp	r3, #15
 800fcc8:	d916      	bls.n	800fcf8 <UART_SetConfig+0x348>
 800fcca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fcd0:	d212      	bcs.n	800fcf8 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fcd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcd4:	b29b      	uxth	r3, r3
 800fcd6:	f023 030f 	bic.w	r3, r3, #15
 800fcda:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fcdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcde:	085b      	lsrs	r3, r3, #1
 800fce0:	b29b      	uxth	r3, r3
 800fce2:	f003 0307 	and.w	r3, r3, #7
 800fce6:	b29a      	uxth	r2, r3
 800fce8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800fcea:	4313      	orrs	r3, r2
 800fcec:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800fcee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800fcf4:	60da      	str	r2, [r3, #12]
 800fcf6:	e031      	b.n	800fd5c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800fcf8:	2301      	movs	r3, #1
 800fcfa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800fcfe:	e02d      	b.n	800fd5c <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800fd00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd02:	2200      	movs	r2, #0
 800fd04:	469a      	mov	sl, r3
 800fd06:	4693      	mov	fp, r2
 800fd08:	4650      	mov	r0, sl
 800fd0a:	4659      	mov	r1, fp
 800fd0c:	f7fd f848 	bl	800cda0 <HAL_RCCEx_GetPeriphCLKFreq>
 800fd10:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800fd12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d021      	beq.n	800fd5c <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd1c:	4a1a      	ldr	r2, [pc, #104]	@ (800fd88 <UART_SetConfig+0x3d8>)
 800fd1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd22:	461a      	mov	r2, r3
 800fd24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fd26:	fbb3 f2f2 	udiv	r2, r3, r2
 800fd2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd2c:	685b      	ldr	r3, [r3, #4]
 800fd2e:	085b      	lsrs	r3, r3, #1
 800fd30:	441a      	add	r2, r3
 800fd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd34:	685b      	ldr	r3, [r3, #4]
 800fd36:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd3e:	2b0f      	cmp	r3, #15
 800fd40:	d909      	bls.n	800fd56 <UART_SetConfig+0x3a6>
 800fd42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fd48:	d205      	bcs.n	800fd56 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fd4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd4c:	b29a      	uxth	r2, r3
 800fd4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	60da      	str	r2, [r3, #12]
 800fd54:	e002      	b.n	800fd5c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800fd56:	2301      	movs	r3, #1
 800fd58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fd5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd5e:	2201      	movs	r2, #1
 800fd60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fd64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd66:	2201      	movs	r2, #1
 800fd68:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd6e:	2200      	movs	r2, #0
 800fd70:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fd72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd74:	2200      	movs	r2, #0
 800fd76:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fd78:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	3750      	adds	r7, #80	@ 0x50
 800fd80:	46bd      	mov	sp, r7
 800fd82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fd86:	bf00      	nop
 800fd88:	08014948 	.word	0x08014948

0800fd8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fd8c:	b480      	push	{r7}
 800fd8e:	b083      	sub	sp, #12
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd98:	f003 0308 	and.w	r3, r3, #8
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d00a      	beq.n	800fdb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	685b      	ldr	r3, [r3, #4]
 800fda6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	430a      	orrs	r2, r1
 800fdb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdba:	f003 0301 	and.w	r3, r3, #1
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d00a      	beq.n	800fdd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	685b      	ldr	r3, [r3, #4]
 800fdc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	430a      	orrs	r2, r1
 800fdd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fddc:	f003 0302 	and.w	r3, r3, #2
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d00a      	beq.n	800fdfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	685b      	ldr	r3, [r3, #4]
 800fdea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	681b      	ldr	r3, [r3, #0]
 800fdf6:	430a      	orrs	r2, r1
 800fdf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdfe:	f003 0304 	and.w	r3, r3, #4
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d00a      	beq.n	800fe1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	685b      	ldr	r3, [r3, #4]
 800fe0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	430a      	orrs	r2, r1
 800fe1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe20:	f003 0310 	and.w	r3, r3, #16
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d00a      	beq.n	800fe3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	689b      	ldr	r3, [r3, #8]
 800fe2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	430a      	orrs	r2, r1
 800fe3c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe42:	f003 0320 	and.w	r3, r3, #32
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d00a      	beq.n	800fe60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	689b      	ldr	r3, [r3, #8]
 800fe50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	430a      	orrs	r2, r1
 800fe5e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d01a      	beq.n	800fea2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	685b      	ldr	r3, [r3, #4]
 800fe72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	430a      	orrs	r2, r1
 800fe80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe8a:	d10a      	bne.n	800fea2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	685b      	ldr	r3, [r3, #4]
 800fe92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	430a      	orrs	r2, r1
 800fea0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d00a      	beq.n	800fec4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	685b      	ldr	r3, [r3, #4]
 800feb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	430a      	orrs	r2, r1
 800fec2:	605a      	str	r2, [r3, #4]
  }
}
 800fec4:	bf00      	nop
 800fec6:	370c      	adds	r7, #12
 800fec8:	46bd      	mov	sp, r7
 800feca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fece:	4770      	bx	lr

0800fed0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b098      	sub	sp, #96	@ 0x60
 800fed4:	af02      	add	r7, sp, #8
 800fed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2200      	movs	r2, #0
 800fedc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800fee0:	f7f6 fa84 	bl	80063ec <HAL_GetTick>
 800fee4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	f003 0308 	and.w	r3, r3, #8
 800fef0:	2b08      	cmp	r3, #8
 800fef2:	d12f      	bne.n	800ff54 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800fef4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800fef8:	9300      	str	r3, [sp, #0]
 800fefa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fefc:	2200      	movs	r2, #0
 800fefe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 f88e 	bl	8010024 <UART_WaitOnFlagUntilTimeout>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d022      	beq.n	800ff54 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff16:	e853 3f00 	ldrex	r3, [r3]
 800ff1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff22:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	461a      	mov	r2, r3
 800ff2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff2c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ff34:	e841 2300 	strex	r3, r2, [r1]
 800ff38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d1e6      	bne.n	800ff0e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	2220      	movs	r2, #32
 800ff44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ff50:	2303      	movs	r3, #3
 800ff52:	e063      	b.n	801001c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	f003 0304 	and.w	r3, r3, #4
 800ff5e:	2b04      	cmp	r3, #4
 800ff60:	d149      	bne.n	800fff6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff62:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff66:	9300      	str	r3, [sp, #0]
 800ff68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f000 f857 	bl	8010024 <UART_WaitOnFlagUntilTimeout>
 800ff76:	4603      	mov	r3, r0
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d03c      	beq.n	800fff6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff84:	e853 3f00 	ldrex	r3, [r3]
 800ff88:	623b      	str	r3, [r7, #32]
   return(result);
 800ff8a:	6a3b      	ldr	r3, [r7, #32]
 800ff8c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ff90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	461a      	mov	r2, r3
 800ff98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff9a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ff9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ffa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ffa2:	e841 2300 	strex	r3, r2, [r1]
 800ffa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ffa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d1e6      	bne.n	800ff7c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	3308      	adds	r3, #8
 800ffb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffb6:	693b      	ldr	r3, [r7, #16]
 800ffb8:	e853 3f00 	ldrex	r3, [r3]
 800ffbc:	60fb      	str	r3, [r7, #12]
   return(result);
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	f023 0301 	bic.w	r3, r3, #1
 800ffc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	3308      	adds	r3, #8
 800ffcc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ffce:	61fa      	str	r2, [r7, #28]
 800ffd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffd2:	69b9      	ldr	r1, [r7, #24]
 800ffd4:	69fa      	ldr	r2, [r7, #28]
 800ffd6:	e841 2300 	strex	r3, r2, [r1]
 800ffda:	617b      	str	r3, [r7, #20]
   return(result);
 800ffdc:	697b      	ldr	r3, [r7, #20]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d1e5      	bne.n	800ffae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2220      	movs	r2, #32
 800ffe6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	2200      	movs	r2, #0
 800ffee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fff2:	2303      	movs	r3, #3
 800fff4:	e012      	b.n	801001c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	2220      	movs	r2, #32
 800fffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2220      	movs	r2, #32
 8010002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2200      	movs	r2, #0
 801000a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	2200      	movs	r2, #0
 8010010:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	2200      	movs	r2, #0
 8010016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801001a:	2300      	movs	r3, #0
}
 801001c:	4618      	mov	r0, r3
 801001e:	3758      	adds	r7, #88	@ 0x58
 8010020:	46bd      	mov	sp, r7
 8010022:	bd80      	pop	{r7, pc}

08010024 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010024:	b580      	push	{r7, lr}
 8010026:	b084      	sub	sp, #16
 8010028:	af00      	add	r7, sp, #0
 801002a:	60f8      	str	r0, [r7, #12]
 801002c:	60b9      	str	r1, [r7, #8]
 801002e:	603b      	str	r3, [r7, #0]
 8010030:	4613      	mov	r3, r2
 8010032:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010034:	e04f      	b.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010036:	69bb      	ldr	r3, [r7, #24]
 8010038:	f1b3 3fff 	cmp.w	r3, #4294967295
 801003c:	d04b      	beq.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801003e:	f7f6 f9d5 	bl	80063ec <HAL_GetTick>
 8010042:	4602      	mov	r2, r0
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	1ad3      	subs	r3, r2, r3
 8010048:	69ba      	ldr	r2, [r7, #24]
 801004a:	429a      	cmp	r2, r3
 801004c:	d302      	bcc.n	8010054 <UART_WaitOnFlagUntilTimeout+0x30>
 801004e:	69bb      	ldr	r3, [r7, #24]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d101      	bne.n	8010058 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010054:	2303      	movs	r3, #3
 8010056:	e04e      	b.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	f003 0304 	and.w	r3, r3, #4
 8010062:	2b00      	cmp	r3, #0
 8010064:	d037      	beq.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	2b80      	cmp	r3, #128	@ 0x80
 801006a:	d034      	beq.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801006c:	68bb      	ldr	r3, [r7, #8]
 801006e:	2b40      	cmp	r3, #64	@ 0x40
 8010070:	d031      	beq.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	69db      	ldr	r3, [r3, #28]
 8010078:	f003 0308 	and.w	r3, r3, #8
 801007c:	2b08      	cmp	r3, #8
 801007e:	d110      	bne.n	80100a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	2208      	movs	r2, #8
 8010086:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010088:	68f8      	ldr	r0, [r7, #12]
 801008a:	f000 f838 	bl	80100fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	2208      	movs	r2, #8
 8010092:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	2200      	movs	r2, #0
 801009a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801009e:	2301      	movs	r3, #1
 80100a0:	e029      	b.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	69db      	ldr	r3, [r3, #28]
 80100a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80100ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80100b0:	d111      	bne.n	80100d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80100ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100bc:	68f8      	ldr	r0, [r7, #12]
 80100be:	f000 f81e 	bl	80100fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	2220      	movs	r2, #32
 80100c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	2200      	movs	r2, #0
 80100ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80100d2:	2303      	movs	r3, #3
 80100d4:	e00f      	b.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	69da      	ldr	r2, [r3, #28]
 80100dc:	68bb      	ldr	r3, [r7, #8]
 80100de:	4013      	ands	r3, r2
 80100e0:	68ba      	ldr	r2, [r7, #8]
 80100e2:	429a      	cmp	r2, r3
 80100e4:	bf0c      	ite	eq
 80100e6:	2301      	moveq	r3, #1
 80100e8:	2300      	movne	r3, #0
 80100ea:	b2db      	uxtb	r3, r3
 80100ec:	461a      	mov	r2, r3
 80100ee:	79fb      	ldrb	r3, [r7, #7]
 80100f0:	429a      	cmp	r2, r3
 80100f2:	d0a0      	beq.n	8010036 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80100f4:	2300      	movs	r3, #0
}
 80100f6:	4618      	mov	r0, r3
 80100f8:	3710      	adds	r7, #16
 80100fa:	46bd      	mov	sp, r7
 80100fc:	bd80      	pop	{r7, pc}

080100fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80100fe:	b480      	push	{r7}
 8010100:	b095      	sub	sp, #84	@ 0x54
 8010102:	af00      	add	r7, sp, #0
 8010104:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801010c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801010e:	e853 3f00 	ldrex	r3, [r3]
 8010112:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010116:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801011a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	461a      	mov	r2, r3
 8010122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010124:	643b      	str	r3, [r7, #64]	@ 0x40
 8010126:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010128:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801012a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801012c:	e841 2300 	strex	r3, r2, [r1]
 8010130:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010134:	2b00      	cmp	r3, #0
 8010136:	d1e6      	bne.n	8010106 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	3308      	adds	r3, #8
 801013e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010140:	6a3b      	ldr	r3, [r7, #32]
 8010142:	e853 3f00 	ldrex	r3, [r3]
 8010146:	61fb      	str	r3, [r7, #28]
   return(result);
 8010148:	69fb      	ldr	r3, [r7, #28]
 801014a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801014e:	f023 0301 	bic.w	r3, r3, #1
 8010152:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	3308      	adds	r3, #8
 801015a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801015c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801015e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010160:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010162:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010164:	e841 2300 	strex	r3, r2, [r1]
 8010168:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801016a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801016c:	2b00      	cmp	r3, #0
 801016e:	d1e3      	bne.n	8010138 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010174:	2b01      	cmp	r3, #1
 8010176:	d118      	bne.n	80101aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	e853 3f00 	ldrex	r3, [r3]
 8010184:	60bb      	str	r3, [r7, #8]
   return(result);
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	f023 0310 	bic.w	r3, r3, #16
 801018c:	647b      	str	r3, [r7, #68]	@ 0x44
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	461a      	mov	r2, r3
 8010194:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010196:	61bb      	str	r3, [r7, #24]
 8010198:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801019a:	6979      	ldr	r1, [r7, #20]
 801019c:	69ba      	ldr	r2, [r7, #24]
 801019e:	e841 2300 	strex	r3, r2, [r1]
 80101a2:	613b      	str	r3, [r7, #16]
   return(result);
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d1e6      	bne.n	8010178 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	2220      	movs	r2, #32
 80101ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	2200      	movs	r2, #0
 80101b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	2200      	movs	r2, #0
 80101bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80101be:	bf00      	nop
 80101c0:	3754      	adds	r7, #84	@ 0x54
 80101c2:	46bd      	mov	sp, r7
 80101c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c8:	4770      	bx	lr

080101ca <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80101ca:	b480      	push	{r7}
 80101cc:	b085      	sub	sp, #20
 80101ce:	af00      	add	r7, sp, #0
 80101d0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80101d8:	2b01      	cmp	r3, #1
 80101da:	d101      	bne.n	80101e0 <HAL_UARTEx_DisableFifoMode+0x16>
 80101dc:	2302      	movs	r3, #2
 80101de:	e027      	b.n	8010230 <HAL_UARTEx_DisableFifoMode+0x66>
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	2201      	movs	r2, #1
 80101e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2224      	movs	r2, #36	@ 0x24
 80101ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	681a      	ldr	r2, [r3, #0]
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	f022 0201 	bic.w	r2, r2, #1
 8010206:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801020e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2200      	movs	r2, #0
 8010214:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	68fa      	ldr	r2, [r7, #12]
 801021c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	2220      	movs	r2, #32
 8010222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	2200      	movs	r2, #0
 801022a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801022e:	2300      	movs	r3, #0
}
 8010230:	4618      	mov	r0, r3
 8010232:	3714      	adds	r7, #20
 8010234:	46bd      	mov	sp, r7
 8010236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023a:	4770      	bx	lr

0801023c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b084      	sub	sp, #16
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
 8010244:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801024c:	2b01      	cmp	r3, #1
 801024e:	d101      	bne.n	8010254 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010250:	2302      	movs	r3, #2
 8010252:	e02d      	b.n	80102b0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2201      	movs	r2, #1
 8010258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2224      	movs	r2, #36	@ 0x24
 8010260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	681a      	ldr	r2, [r3, #0]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f022 0201 	bic.w	r2, r2, #1
 801027a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	689b      	ldr	r3, [r3, #8]
 8010282:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	683a      	ldr	r2, [r7, #0]
 801028c:	430a      	orrs	r2, r1
 801028e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010290:	6878      	ldr	r0, [r7, #4]
 8010292:	f000 f84f 	bl	8010334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	68fa      	ldr	r2, [r7, #12]
 801029c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	2220      	movs	r2, #32
 80102a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	2200      	movs	r2, #0
 80102aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80102ae:	2300      	movs	r3, #0
}
 80102b0:	4618      	mov	r0, r3
 80102b2:	3710      	adds	r7, #16
 80102b4:	46bd      	mov	sp, r7
 80102b6:	bd80      	pop	{r7, pc}

080102b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80102b8:	b580      	push	{r7, lr}
 80102ba:	b084      	sub	sp, #16
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
 80102c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80102c8:	2b01      	cmp	r3, #1
 80102ca:	d101      	bne.n	80102d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80102cc:	2302      	movs	r3, #2
 80102ce:	e02d      	b.n	801032c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2201      	movs	r2, #1
 80102d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	2224      	movs	r2, #36	@ 0x24
 80102dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	681a      	ldr	r2, [r3, #0]
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	f022 0201 	bic.w	r2, r2, #1
 80102f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	689b      	ldr	r3, [r3, #8]
 80102fe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	683a      	ldr	r2, [r7, #0]
 8010308:	430a      	orrs	r2, r1
 801030a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f000 f811 	bl	8010334 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	68fa      	ldr	r2, [r7, #12]
 8010318:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	2220      	movs	r2, #32
 801031e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2200      	movs	r2, #0
 8010326:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801032a:	2300      	movs	r3, #0
}
 801032c:	4618      	mov	r0, r3
 801032e:	3710      	adds	r7, #16
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}

08010334 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010334:	b480      	push	{r7}
 8010336:	b085      	sub	sp, #20
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010340:	2b00      	cmp	r3, #0
 8010342:	d108      	bne.n	8010356 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2201      	movs	r2, #1
 8010348:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2201      	movs	r2, #1
 8010350:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010354:	e031      	b.n	80103ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010356:	2308      	movs	r3, #8
 8010358:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801035a:	2308      	movs	r3, #8
 801035c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	689b      	ldr	r3, [r3, #8]
 8010364:	0e5b      	lsrs	r3, r3, #25
 8010366:	b2db      	uxtb	r3, r3
 8010368:	f003 0307 	and.w	r3, r3, #7
 801036c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	689b      	ldr	r3, [r3, #8]
 8010374:	0f5b      	lsrs	r3, r3, #29
 8010376:	b2db      	uxtb	r3, r3
 8010378:	f003 0307 	and.w	r3, r3, #7
 801037c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801037e:	7bbb      	ldrb	r3, [r7, #14]
 8010380:	7b3a      	ldrb	r2, [r7, #12]
 8010382:	4911      	ldr	r1, [pc, #68]	@ (80103c8 <UARTEx_SetNbDataToProcess+0x94>)
 8010384:	5c8a      	ldrb	r2, [r1, r2]
 8010386:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801038a:	7b3a      	ldrb	r2, [r7, #12]
 801038c:	490f      	ldr	r1, [pc, #60]	@ (80103cc <UARTEx_SetNbDataToProcess+0x98>)
 801038e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010390:	fb93 f3f2 	sdiv	r3, r3, r2
 8010394:	b29a      	uxth	r2, r3
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801039c:	7bfb      	ldrb	r3, [r7, #15]
 801039e:	7b7a      	ldrb	r2, [r7, #13]
 80103a0:	4909      	ldr	r1, [pc, #36]	@ (80103c8 <UARTEx_SetNbDataToProcess+0x94>)
 80103a2:	5c8a      	ldrb	r2, [r1, r2]
 80103a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80103a8:	7b7a      	ldrb	r2, [r7, #13]
 80103aa:	4908      	ldr	r1, [pc, #32]	@ (80103cc <UARTEx_SetNbDataToProcess+0x98>)
 80103ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80103ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80103b2:	b29a      	uxth	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80103ba:	bf00      	nop
 80103bc:	3714      	adds	r7, #20
 80103be:	46bd      	mov	sp, r7
 80103c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c4:	4770      	bx	lr
 80103c6:	bf00      	nop
 80103c8:	08014960 	.word	0x08014960
 80103cc:	08014968 	.word	0x08014968

080103d0 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 80103d0:	b480      	push	{r7}
 80103d2:	b083      	sub	sp, #12
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	f043 0201 	orr.w	r2, r3, #1
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	601a      	str	r2, [r3, #0]
}
 80103e4:	bf00      	nop
 80103e6:	370c      	adds	r7, #12
 80103e8:	46bd      	mov	sp, r7
 80103ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ee:	4770      	bx	lr

080103f0 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
 80103f0:	b480      	push	{r7}
 80103f2:	b083      	sub	sp, #12
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	f023 0201 	bic.w	r2, r3, #1
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	601a      	str	r2, [r3, #0]
}
 8010404:	bf00      	nop
 8010406:	370c      	adds	r7, #12
 8010408:	46bd      	mov	sp, r7
 801040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040e:	4770      	bx	lr

08010410 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 8010410:	b580      	push	{r7, lr}
 8010412:	b086      	sub	sp, #24
 8010414:	af02      	add	r7, sp, #8
 8010416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010418:	2300      	movs	r3, #0
 801041a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 801041c:	f7f5 ffe6 	bl	80063ec <HAL_GetTick>
 8010420:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d102      	bne.n	801042e <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8010428:	2301      	movs	r3, #1
 801042a:	73fb      	strb	r3, [r7, #15]
 801042c:	e0bc      	b.n	80105a8 <HAL_XSPI_Init+0x198>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	4a60      	ldr	r2, [pc, #384]	@ (80105b4 <HAL_XSPI_Init+0x1a4>)
 8010434:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_DLYB_BYPASS(hxspi->Init.DelayBlockBypass));
    }
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	2200      	movs	r2, #0
 801043a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010440:	2b00      	cmp	r3, #0
 8010442:	f040 80b1 	bne.w	80105a8 <HAL_XSPI_Init+0x198>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 8010446:	6878      	ldr	r0, [r7, #4]
 8010448:	f000 f8ba 	bl	80105c0 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 801044c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f000 fb76 	bl	8010b42 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	689a      	ldr	r2, [r3, #8]
 801045c:	4b56      	ldr	r3, [pc, #344]	@ (80105b8 <HAL_XSPI_Init+0x1a8>)
 801045e:	4013      	ands	r3, r2
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	68d1      	ldr	r1, [r2, #12]
 8010464:	687a      	ldr	r2, [r7, #4]
 8010466:	6912      	ldr	r2, [r2, #16]
 8010468:	0412      	lsls	r2, r2, #16
 801046a:	4311      	orrs	r1, r2
 801046c:	687a      	ldr	r2, [r7, #4]
 801046e:	6952      	ldr	r2, [r2, #20]
 8010470:	3a01      	subs	r2, #1
 8010472:	0212      	lsls	r2, r2, #8
 8010474:	4311      	orrs	r1, r2
 8010476:	687a      	ldr	r2, [r7, #4]
 8010478:	69d2      	ldr	r2, [r2, #28]
 801047a:	4311      	orrs	r1, r2
 801047c:	687a      	ldr	r2, [r7, #4]
 801047e:	6812      	ldr	r2, [r2, #0]
 8010480:	430b      	orrs	r3, r1
 8010482:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure delay block bypass */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	4a4a      	ldr	r2, [pc, #296]	@ (80105b4 <HAL_XSPI_Init+0x1a4>)
 801048a:	4293      	cmp	r3, r2
 801048c:	d004      	beq.n	8010498 <HAL_XSPI_Init+0x88>
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	4a4a      	ldr	r2, [pc, #296]	@ (80105bc <HAL_XSPI_Init+0x1ac>)
 8010494:	4293      	cmp	r3, r2
 8010496:	d10a      	bne.n	80104ae <HAL_XSPI_Init+0x9e>
      {
        MODIFY_REG(hxspi->Instance->DCR1, OCTOSPI_DCR1_DLYBYP, hxspi->Init.DelayBlockBypass);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	689b      	ldr	r3, [r3, #8]
 801049e:	f023 0108 	bic.w	r1, r3, #8
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	430a      	orrs	r2, r1
 80104ac:	609a      	str	r2, [r3, #8]
      }

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	68db      	ldr	r3, [r3, #12]
 80104b4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6a1a      	ldr	r2, [r3, #32]
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	430a      	orrs	r2, r1
 80104c2:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	691b      	ldr	r3, [r3, #16]
 80104ca:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104d2:	041a      	lsls	r2, r3, #16
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	430a      	orrs	r2, r1
 80104da:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	687a      	ldr	r2, [r7, #4]
 80104e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80104e4:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	685b      	ldr	r3, [r3, #4]
 80104f4:	3b01      	subs	r3, #1
 80104f6:	021a      	lsls	r2, r3, #8
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	430a      	orrs	r2, r1
 80104fe:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010504:	9300      	str	r3, [sp, #0]
 8010506:	68bb      	ldr	r3, [r7, #8]
 8010508:	2200      	movs	r2, #0
 801050a:	2120      	movs	r1, #32
 801050c:	6878      	ldr	r0, [r7, #4]
 801050e:	f000 fba5 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010512:	4603      	mov	r3, r0
 8010514:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8010516:	7bfb      	ldrb	r3, [r7, #15]
 8010518:	2b00      	cmp	r3, #0
 801051a:	d145      	bne.n	80105a8 <HAL_XSPI_Init+0x198>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	68db      	ldr	r3, [r3, #12]
 8010522:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	430a      	orrs	r2, r1
 8010530:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Memory mode */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_DMM, hxspi->Init.MemoryMode);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	689a      	ldr	r2, [r3, #8]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	430a      	orrs	r2, r1
 8010546:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8010550:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801055c:	431a      	orrs	r2, r3
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	430a      	orrs	r2, r1
 8010564:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	681a      	ldr	r2, [r3, #0]
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	f042 0201 	orr.w	r2, r2, #1
 8010576:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	699b      	ldr	r3, [r3, #24]
 801057c:	2b02      	cmp	r3, #2
 801057e:	d107      	bne.n	8010590 <HAL_XSPI_Init+0x180>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	689a      	ldr	r2, [r3, #8]
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	f042 0202 	orr.w	r2, r2, #2
 801058e:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	68db      	ldr	r3, [r3, #12]
 8010594:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010598:	d103      	bne.n	80105a2 <HAL_XSPI_Init+0x192>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	2201      	movs	r2, #1
 801059e:	651a      	str	r2, [r3, #80]	@ 0x50
 80105a0:	e002      	b.n	80105a8 <HAL_XSPI_Init+0x198>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	2202      	movs	r2, #2
 80105a6:	651a      	str	r2, [r3, #80]	@ 0x50
        }
      }
    }
  }
  return status;
 80105a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80105aa:	4618      	mov	r0, r3
 80105ac:	3710      	adds	r7, #16
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
 80105b2:	bf00      	nop
 80105b4:	47001400 	.word	0x47001400
 80105b8:	f8e0c0fc 	.word	0xf8e0c0fc
 80105bc:	57001400 	.word	0x57001400

080105c0 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
 80105c0:	b480      	push	{r7}
 80105c2:	b083      	sub	sp, #12
 80105c4:	af00      	add	r7, sp, #0
 80105c6:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
 80105c8:	bf00      	nop
 80105ca:	370c      	adds	r7, #12
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b08a      	sub	sp, #40	@ 0x28
 80105d8:	af02      	add	r7, sp, #8
 80105da:	60f8      	str	r0, [r7, #12]
 80105dc:	60b9      	str	r1, [r7, #8]
 80105de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80105e0:	f7f5 ff04 	bl	80063ec <HAL_GetTick>
 80105e4:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105ea:	2b00      	cmp	r3, #0

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
  assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode));

  /* Check the state of the driver */
  state = hxspi->State;
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105f0:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 80105f2:	697b      	ldr	r3, [r7, #20]
 80105f4:	2b02      	cmp	r3, #2
 80105f6:	d104      	bne.n	8010602 <HAL_XSPI_Command+0x2e>
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	68db      	ldr	r3, [r3, #12]
 80105fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010600:	d115      	bne.n	801062e <HAL_XSPI_Command+0x5a>
 8010602:	697b      	ldr	r3, [r7, #20]
 8010604:	2b14      	cmp	r3, #20
 8010606:	d107      	bne.n	8010618 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8010608:	68bb      	ldr	r3, [r7, #8]
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	2b02      	cmp	r3, #2
 801060e:	d00e      	beq.n	801062e <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8010610:	68bb      	ldr	r3, [r7, #8]
 8010612:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8010614:	2b03      	cmp	r3, #3
 8010616:	d00a      	beq.n	801062e <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8010618:	697b      	ldr	r3, [r7, #20]
 801061a:	2b24      	cmp	r3, #36	@ 0x24
 801061c:	d15e      	bne.n	80106dc <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 801061e:	68bb      	ldr	r3, [r7, #8]
 8010620:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 8010622:	2b01      	cmp	r3, #1
 8010624:	d003      	beq.n	801062e <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 8010626:	68bb      	ldr	r3, [r7, #8]
 8010628:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 801062a:	2b03      	cmp	r3, #3
 801062c:	d156      	bne.n	80106dc <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	9300      	str	r3, [sp, #0]
 8010632:	69bb      	ldr	r3, [r7, #24]
 8010634:	2200      	movs	r2, #0
 8010636:	2120      	movs	r1, #32
 8010638:	68f8      	ldr	r0, [r7, #12]
 801063a:	f000 fb0f 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 801063e:	4603      	mov	r3, r0
 8010640:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8010642:	7ffb      	ldrb	r3, [r7, #31]
 8010644:	2b00      	cmp	r3, #0
 8010646:	d146      	bne.n	80106d6 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	2200      	movs	r2, #0
 801064c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 801064e:	68b9      	ldr	r1, [r7, #8]
 8010650:	68f8      	ldr	r0, [r7, #12]
 8010652:	f000 fb39 	bl	8010cc8 <XSPI_ConfigCmd>
 8010656:	4603      	mov	r3, r0
 8010658:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 801065a:	7ffb      	ldrb	r3, [r7, #31]
 801065c:	2b00      	cmp	r3, #0
 801065e:	d143      	bne.n	80106e8 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 8010660:	68bb      	ldr	r3, [r7, #8]
 8010662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010664:	2b00      	cmp	r3, #0
 8010666:	d10e      	bne.n	8010686 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	9300      	str	r3, [sp, #0]
 801066c:	69bb      	ldr	r3, [r7, #24]
 801066e:	2200      	movs	r2, #0
 8010670:	2120      	movs	r1, #32
 8010672:	68f8      	ldr	r0, [r7, #12]
 8010674:	f000 faf2 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010678:	4603      	mov	r3, r0
 801067a:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	2202      	movs	r2, #2
 8010682:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8010684:	e030      	b.n	80106e8 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8010686:	68bb      	ldr	r3, [r7, #8]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d103      	bne.n	8010696 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	2204      	movs	r2, #4
 8010692:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8010694:	e028      	b.n	80106e8 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	2b01      	cmp	r3, #1
 801069c:	d10b      	bne.n	80106b6 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106a2:	2b24      	cmp	r3, #36	@ 0x24
 80106a4:	d103      	bne.n	80106ae <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	2204      	movs	r2, #4
 80106aa:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80106ac:	e01c      	b.n	80106e8 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	2214      	movs	r2, #20
 80106b2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80106b4:	e018      	b.n	80106e8 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 80106b6:	68bb      	ldr	r3, [r7, #8]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	2b02      	cmp	r3, #2
 80106bc:	d114      	bne.n	80106e8 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106c2:	2b14      	cmp	r3, #20
 80106c4:	d103      	bne.n	80106ce <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	2204      	movs	r2, #4
 80106ca:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80106cc:	e00c      	b.n	80106e8 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	2224      	movs	r2, #36	@ 0x24
 80106d2:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 80106d4:	e008      	b.n	80106e8 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 80106d6:	2302      	movs	r3, #2
 80106d8:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80106da:	e005      	b.n	80106e8 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 80106dc:	2301      	movs	r3, #1
 80106de:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	2210      	movs	r2, #16
 80106e4:	655a      	str	r2, [r3, #84]	@ 0x54
 80106e6:	e000      	b.n	80106ea <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 80106e8:	bf00      	nop
  }

  return status;
 80106ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80106ec:	4618      	mov	r0, r3
 80106ee:	3720      	adds	r7, #32
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}

080106f4 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	b08a      	sub	sp, #40	@ 0x28
 80106f8:	af02      	add	r7, sp, #8
 80106fa:	60f8      	str	r0, [r7, #12]
 80106fc:	60b9      	str	r1, [r7, #8]
 80106fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8010700:	f7f5 fe74 	bl	80063ec <HAL_GetTick>
 8010704:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	3350      	adds	r3, #80	@ 0x50
 801070c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d105      	bne.n	8010720 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8010714:	2301      	movs	r3, #1
 8010716:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	2208      	movs	r2, #8
 801071c:	655a      	str	r2, [r3, #84]	@ 0x54
 801071e:	e057      	b.n	80107d0 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010724:	2b04      	cmp	r3, #4
 8010726:	d14e      	bne.n	80107c6 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801072e:	1c5a      	adds	r2, r3, #1
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = (uint8_t *)pData;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	68ba      	ldr	r2, [r7, #8]
 8010740:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010750:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	9300      	str	r3, [sp, #0]
 8010756:	69bb      	ldr	r3, [r7, #24]
 8010758:	2201      	movs	r2, #1
 801075a:	2104      	movs	r1, #4
 801075c:	68f8      	ldr	r0, [r7, #12]
 801075e:	f000 fa7d 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010762:	4603      	mov	r3, r0
 8010764:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8010766:	7ffb      	ldrb	r3, [r7, #31]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d113      	bne.n	8010794 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010770:	781a      	ldrb	r2, [r3, #0]
 8010772:	697b      	ldr	r3, [r7, #20]
 8010774:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801077a:	1c5a      	adds	r2, r3, #1
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010784:	1e5a      	subs	r2, r3, #1
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801078e:	2b00      	cmp	r3, #0
 8010790:	d1df      	bne.n	8010752 <HAL_XSPI_Transmit+0x5e>
 8010792:	e000      	b.n	8010796 <HAL_XSPI_Transmit+0xa2>
          break;
 8010794:	bf00      	nop

      if (status == HAL_OK)
 8010796:	7ffb      	ldrb	r3, [r7, #31]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d119      	bne.n	80107d0 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	9300      	str	r3, [sp, #0]
 80107a0:	69bb      	ldr	r3, [r7, #24]
 80107a2:	2201      	movs	r2, #1
 80107a4:	2102      	movs	r1, #2
 80107a6:	68f8      	ldr	r0, [r7, #12]
 80107a8:	f000 fa58 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 80107ac:	4603      	mov	r3, r0
 80107ae:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80107b0:	7ffb      	ldrb	r3, [r7, #31]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d10c      	bne.n	80107d0 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80107b6:	68fb      	ldr	r3, [r7, #12]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	2202      	movs	r2, #2
 80107bc:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	2202      	movs	r2, #2
 80107c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80107c4:	e004      	b.n	80107d0 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80107c6:	2301      	movs	r3, #1
 80107c8:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	2210      	movs	r2, #16
 80107ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 80107d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80107d2:	4618      	mov	r0, r3
 80107d4:	3720      	adds	r7, #32
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bd80      	pop	{r7, pc}

080107da <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 80107da:	b580      	push	{r7, lr}
 80107dc:	b08c      	sub	sp, #48	@ 0x30
 80107de:	af02      	add	r7, sp, #8
 80107e0:	60f8      	str	r0, [r7, #12]
 80107e2:	60b9      	str	r1, [r7, #8]
 80107e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80107e6:	f7f5 fe01 	bl	80063ec <HAL_GetTick>
 80107ea:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	3350      	adds	r3, #80	@ 0x50
 80107f2:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80107fa:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010804:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8010806:	68bb      	ldr	r3, [r7, #8]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d106      	bne.n	801081a <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 801080c:	2301      	movs	r3, #1
 801080e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	2208      	movs	r2, #8
 8010816:	655a      	str	r2, [r3, #84]	@ 0x54
 8010818:	e07c      	b.n	8010914 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801081e:	2b04      	cmp	r3, #4
 8010820:	d172      	bne.n	8010908 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010828:	1c5a      	adds	r2, r3, #1
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = pData;
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	68ba      	ldr	r2, [r7, #8]
 801083a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 801084e:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	68db      	ldr	r3, [r3, #12]
 8010854:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8010858:	d104      	bne.n	8010864 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	69ba      	ldr	r2, [r7, #24]
 8010860:	649a      	str	r2, [r3, #72]	@ 0x48
 8010862:	e011      	b.n	8010888 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8010864:	68fb      	ldr	r3, [r7, #12]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 801086c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010870:	2b00      	cmp	r3, #0
 8010872:	d004      	beq.n	801087e <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	69ba      	ldr	r2, [r7, #24]
 801087a:	649a      	str	r2, [r3, #72]	@ 0x48
 801087c:	e004      	b.n	8010888 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	697a      	ldr	r2, [r7, #20]
 8010884:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	9300      	str	r3, [sp, #0]
 801088c:	6a3b      	ldr	r3, [r7, #32]
 801088e:	2201      	movs	r2, #1
 8010890:	2106      	movs	r1, #6
 8010892:	68f8      	ldr	r0, [r7, #12]
 8010894:	f000 f9e2 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010898:	4603      	mov	r3, r0
 801089a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 801089e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d114      	bne.n	80108d0 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108aa:	69fa      	ldr	r2, [r7, #28]
 80108ac:	7812      	ldrb	r2, [r2, #0]
 80108ae:	b2d2      	uxtb	r2, r2
 80108b0:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108b6:	1c5a      	adds	r2, r3, #1
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108c0:	1e5a      	subs	r2, r3, #1
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d1dc      	bne.n	8010888 <HAL_XSPI_Receive+0xae>
 80108ce:	e000      	b.n	80108d2 <HAL_XSPI_Receive+0xf8>
          break;
 80108d0:	bf00      	nop

      if (status == HAL_OK)
 80108d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d11c      	bne.n	8010914 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	9300      	str	r3, [sp, #0]
 80108de:	6a3b      	ldr	r3, [r7, #32]
 80108e0:	2201      	movs	r2, #1
 80108e2:	2102      	movs	r1, #2
 80108e4:	68f8      	ldr	r0, [r7, #12]
 80108e6:	f000 f9b9 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 80108ea:	4603      	mov	r3, r0
 80108ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80108f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d10d      	bne.n	8010914 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	2202      	movs	r2, #2
 80108fe:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	2202      	movs	r2, #2
 8010904:	651a      	str	r2, [r3, #80]	@ 0x50
 8010906:	e005      	b.n	8010914 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8010908:	2301      	movs	r3, #1
 801090a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	2210      	movs	r2, #16
 8010912:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8010914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010918:	4618      	mov	r0, r3
 801091a:	3728      	adds	r7, #40	@ 0x28
 801091c:	46bd      	mov	sp, r7
 801091e:	bd80      	pop	{r7, pc}

08010920 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 8010920:	b580      	push	{r7, lr}
 8010922:	b08a      	sub	sp, #40	@ 0x28
 8010924:	af02      	add	r7, sp, #8
 8010926:	60f8      	str	r0, [r7, #12]
 8010928:	60b9      	str	r1, [r7, #8]
 801092a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 801092c:	f7f5 fd5e 	bl	80063ec <HAL_GetTick>
 8010930:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010938:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010942:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010948:	2b04      	cmp	r3, #4
 801094a:	d167      	bne.n	8010a1c <HAL_XSPI_AutoPolling+0xfc>
 801094c:	68bb      	ldr	r3, [r7, #8]
 801094e:	68db      	ldr	r3, [r3, #12]
 8010950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010954:	d162      	bne.n	8010a1c <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	9300      	str	r3, [sp, #0]
 801095a:	69bb      	ldr	r3, [r7, #24]
 801095c:	2200      	movs	r2, #0
 801095e:	2120      	movs	r1, #32
 8010960:	68f8      	ldr	r0, [r7, #12]
 8010962:	f000 f97b 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010966:	4603      	mov	r3, r0
 8010968:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 801096a:	7ffb      	ldrb	r3, [r7, #31]
 801096c:	2b00      	cmp	r3, #0
 801096e:	d152      	bne.n	8010a16 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	68ba      	ldr	r2, [r7, #8]
 8010976:	6812      	ldr	r2, [r2, #0]
 8010978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	68ba      	ldr	r2, [r7, #8]
 8010982:	6852      	ldr	r2, [r2, #4]
 8010984:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	68ba      	ldr	r2, [r7, #8]
 801098e:	6912      	ldr	r2, [r2, #16]
 8010990:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	6899      	ldr	r1, [r3, #8]
 80109a2:	68bb      	ldr	r3, [r7, #8]
 80109a4:	68db      	ldr	r3, [r3, #12]
 80109a6:	430b      	orrs	r3, r1
 80109a8:	431a      	orrs	r2, r3
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80109b2:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	68db      	ldr	r3, [r3, #12]
 80109b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80109bc:	d104      	bne.n	80109c8 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	697a      	ldr	r2, [r7, #20]
 80109c4:	649a      	str	r2, [r3, #72]	@ 0x48
 80109c6:	e011      	b.n	80109ec <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80109d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d004      	beq.n	80109e2 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	697a      	ldr	r2, [r7, #20]
 80109de:	649a      	str	r2, [r3, #72]	@ 0x48
 80109e0:	e004      	b.n	80109ec <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	693a      	ldr	r2, [r7, #16]
 80109e8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	9300      	str	r3, [sp, #0]
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	2201      	movs	r2, #1
 80109f4:	2108      	movs	r1, #8
 80109f6:	68f8      	ldr	r0, [r7, #12]
 80109f8:	f000 f930 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 80109fc:	4603      	mov	r3, r0
 80109fe:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8010a00:	7ffb      	ldrb	r3, [r7, #31]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d110      	bne.n	8010a28 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	2208      	movs	r2, #8
 8010a0c:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	2202      	movs	r2, #2
 8010a12:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8010a14:	e008      	b.n	8010a28 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 8010a16:	2302      	movs	r3, #2
 8010a18:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8010a1a:	e005      	b.n	8010a28 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010a1c:	2301      	movs	r3, #1
 8010a1e:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	2210      	movs	r2, #16
 8010a24:	655a      	str	r2, [r3, #84]	@ 0x54
 8010a26:	e000      	b.n	8010a2a <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 8010a28:	bf00      	nop
  }

  return status;
 8010a2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	3720      	adds	r7, #32
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}

08010a34 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b086      	sub	sp, #24
 8010a38:	af02      	add	r7, sp, #8
 8010a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8010a40:	f7f5 fcd4 	bl	80063ec <HAL_GetTick>
 8010a44:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d06f      	beq.n	8010b2e <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	f003 0304 	and.w	r3, r3, #4
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d021      	beq.n	8010aa0 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	681a      	ldr	r2, [r3, #0]
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	f022 0204 	bic.w	r2, r2, #4
 8010a6a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7f7 f995 	bl	8007da0 <HAL_DMA_Abort>
 8010a76:	4603      	mov	r3, r0
 8010a78:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8010a7a:	7bfb      	ldrb	r3, [r7, #15]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d002      	beq.n	8010a86 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	2204      	movs	r2, #4
 8010a84:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7f7 f988 	bl	8007da0 <HAL_DMA_Abort>
 8010a90:	4603      	mov	r3, r0
 8010a92:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8010a94:	7bfb      	ldrb	r3, [r7, #15]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d002      	beq.n	8010aa0 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2204      	movs	r2, #4
 8010a9e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	6a1b      	ldr	r3, [r3, #32]
 8010aa6:	f003 0320 	and.w	r3, r3, #32
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d033      	beq.n	8010b16 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	681a      	ldr	r2, [r3, #0]
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	f042 0202 	orr.w	r2, r2, #2
 8010abc:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ac2:	9300      	str	r3, [sp, #0]
 8010ac4:	68bb      	ldr	r3, [r7, #8]
 8010ac6:	2201      	movs	r2, #1
 8010ac8:	2102      	movs	r1, #2
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f000 f8c6 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8010ad4:	7bfb      	ldrb	r3, [r7, #15]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d12e      	bne.n	8010b38 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	2202      	movs	r2, #2
 8010ae0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ae6:	9300      	str	r3, [sp, #0]
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	2200      	movs	r2, #0
 8010aec:	2120      	movs	r1, #32
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f000 f8b4 	bl	8010c5c <XSPI_WaitFlagStateUntilTimeout>
 8010af4:	4603      	mov	r3, r0
 8010af6:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 8010af8:	7bfb      	ldrb	r3, [r7, #15]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d11c      	bne.n	8010b38 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	681a      	ldr	r2, [r3, #0]
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010b0c:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2202      	movs	r2, #2
 8010b12:	651a      	str	r2, [r3, #80]	@ 0x50
 8010b14:	e010      	b.n	8010b38 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010b24:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	2202      	movs	r2, #2
 8010b2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8010b2c:	e004      	b.n	8010b38 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 8010b2e:	2301      	movs	r3, #1
 8010b30:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	2210      	movs	r2, #16
 8010b36:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
 8010b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	3710      	adds	r7, #16
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	bd80      	pop	{r7, pc}

08010b42 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 8010b42:	b480      	push	{r7}
 8010b44:	b083      	sub	sp, #12
 8010b46:	af00      	add	r7, sp, #0
 8010b48:	6078      	str	r0, [r7, #4]
 8010b4a:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	683a      	ldr	r2, [r7, #0]
 8010b50:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8010b52:	2300      	movs	r3, #0
}
 8010b54:	4618      	mov	r0, r3
 8010b56:	370c      	adds	r7, #12
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b5e:	4770      	bx	lr

08010b60 <HAL_XSPI_DLYB_SetConfig>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_SetConfig(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b084      	sub	sp, #16
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	689a      	ldr	r2, [r3, #8]
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	f042 0202 	orr.w	r2, r2, #2
 8010b7c:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	2208      	movs	r2, #8
 8010b82:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	4a11      	ldr	r2, [pc, #68]	@ (8010bd0 <HAL_XSPI_DLYB_SetConfig+0x70>)
 8010b8a:	4293      	cmp	r3, r2
 8010b8c:	d109      	bne.n	8010ba2 <HAL_XSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8010b8e:	4811      	ldr	r0, [pc, #68]	@ (8010bd4 <HAL_XSPI_DLYB_SetConfig+0x74>)
 8010b90:	f7ff fc1e 	bl	80103d0 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8010b94:	6839      	ldr	r1, [r7, #0]
 8010b96:	480f      	ldr	r0, [pc, #60]	@ (8010bd4 <HAL_XSPI_DLYB_SetConfig+0x74>)
 8010b98:	f000 fa3e 	bl	8011018 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	73fb      	strb	r3, [r7, #15]
 8010ba0:	e005      	b.n	8010bae <HAL_XSPI_DLYB_SetConfig+0x4e>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ba6:	f043 0208 	orr.w	r2, r3, #8
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 8010bae:	6878      	ldr	r0, [r7, #4]
 8010bb0:	f7ff ff40 	bl	8010a34 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	689a      	ldr	r2, [r3, #8]
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	f022 0202 	bic.w	r2, r2, #2
 8010bc2:	609a      	str	r2, [r3, #8]

  return status;
 8010bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	3710      	adds	r7, #16
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}
 8010bce:	bf00      	nop
 8010bd0:	47001400 	.word	0x47001400
 8010bd4:	4600f000 	.word	0x4600f000

08010bd8 <HAL_XSPI_DLYB_GetClockPeriod>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_GetClockPeriod(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b084      	sub	sp, #16
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
 8010be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8010be2:	2301      	movs	r3, #1
 8010be4:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	689a      	ldr	r2, [r3, #8]
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	f042 0202 	orr.w	r2, r2, #2
 8010bf4:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	2208      	movs	r2, #8
 8010bfa:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	4a14      	ldr	r2, [pc, #80]	@ (8010c54 <HAL_XSPI_DLYB_GetClockPeriod+0x7c>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d10f      	bne.n	8010c26 <HAL_XSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8010c06:	4814      	ldr	r0, [pc, #80]	@ (8010c58 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8010c08:	f7ff fbe2 	bl	80103d0 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
 8010c0c:	6839      	ldr	r1, [r7, #0]
 8010c0e:	4812      	ldr	r0, [pc, #72]	@ (8010c58 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8010c10:	f000 fa22 	bl	8011058 <LL_DLYB_GetClockPeriod>
 8010c14:	4603      	mov	r3, r0
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d101      	bne.n	8010c1e <HAL_XSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
 8010c1e:	480e      	ldr	r0, [pc, #56]	@ (8010c58 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
 8010c20:	f7ff fbe6 	bl	80103f0 <LL_DLYB_Disable>
 8010c24:	e005      	b.n	8010c32 <HAL_XSPI_DLYB_GetClockPeriod+0x5a>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c2a:	f043 0208 	orr.w	r2, r3, #8
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	f7ff fefe 	bl	8010a34 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	689a      	ldr	r2, [r3, #8]
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	f022 0202 	bic.w	r2, r2, #2
 8010c46:	609a      	str	r2, [r3, #8]

  return status;
 8010c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	3710      	adds	r7, #16
 8010c4e:	46bd      	mov	sp, r7
 8010c50:	bd80      	pop	{r7, pc}
 8010c52:	bf00      	nop
 8010c54:	47001400 	.word	0x47001400
 8010c58:	4600f000 	.word	0x4600f000

08010c5c <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8010c5c:	b580      	push	{r7, lr}
 8010c5e:	b084      	sub	sp, #16
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	60f8      	str	r0, [r7, #12]
 8010c64:	60b9      	str	r1, [r7, #8]
 8010c66:	603b      	str	r3, [r7, #0]
 8010c68:	4613      	mov	r3, r2
 8010c6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8010c6c:	e019      	b.n	8010ca2 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010c6e:	69bb      	ldr	r3, [r7, #24]
 8010c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c74:	d015      	beq.n	8010ca2 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010c76:	f7f5 fbb9 	bl	80063ec <HAL_GetTick>
 8010c7a:	4602      	mov	r2, r0
 8010c7c:	683b      	ldr	r3, [r7, #0]
 8010c7e:	1ad3      	subs	r3, r2, r3
 8010c80:	69ba      	ldr	r2, [r7, #24]
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d302      	bcc.n	8010c8c <XSPI_WaitFlagStateUntilTimeout+0x30>
 8010c86:	69bb      	ldr	r3, [r7, #24]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d10a      	bne.n	8010ca2 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	2202      	movs	r2, #2
 8010c90:	651a      	str	r2, [r3, #80]	@ 0x50
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c96:	f043 0201 	orr.w	r2, r3, #1
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_TIMEOUT;
 8010c9e:	2303      	movs	r3, #3
 8010ca0:	e00e      	b.n	8010cc0 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	681b      	ldr	r3, [r3, #0]
 8010ca6:	6a1a      	ldr	r2, [r3, #32]
 8010ca8:	68bb      	ldr	r3, [r7, #8]
 8010caa:	4013      	ands	r3, r2
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	bf14      	ite	ne
 8010cb0:	2301      	movne	r3, #1
 8010cb2:	2300      	moveq	r3, #0
 8010cb4:	b2db      	uxtb	r3, r3
 8010cb6:	461a      	mov	r2, r3
 8010cb8:	79fb      	ldrb	r3, [r7, #7]
 8010cba:	429a      	cmp	r2, r3
 8010cbc:	d1d7      	bne.n	8010c6e <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8010cbe:	2300      	movs	r3, #0
}
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	3710      	adds	r7, #16
 8010cc4:	46bd      	mov	sp, r7
 8010cc6:	bd80      	pop	{r7, pc}

08010cc8 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 8010cc8:	b480      	push	{r7}
 8010cca:	b089      	sub	sp, #36	@ 0x24
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
 8010cd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	681a      	ldr	r2, [r3, #0]
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8010ce4:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	689b      	ldr	r3, [r3, #8]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d10a      	bne.n	8010d04 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8010cf8:	683b      	ldr	r3, [r7, #0]
 8010cfa:	685a      	ldr	r2, [r3, #4]
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	430a      	orrs	r2, r1
 8010d02:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8010d04:	683b      	ldr	r3, [r7, #0]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	2b02      	cmp	r3, #2
 8010d0a:	d114      	bne.n	8010d36 <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8010d14:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8010d1e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8010d28:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8010d32:	60fb      	str	r3, [r7, #12]
 8010d34:	e02c      	b.n	8010d90 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	2b03      	cmp	r3, #3
 8010d3c:	d114      	bne.n	8010d68 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8010d46:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8010d50:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010d5a:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8010d64:	60fb      	str	r3, [r7, #12]
 8010d66:	e013      	b.n	8010d90 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8010d70:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010d7a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8010d84:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8010d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode);
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010d94:	683b      	ldr	r3, [r7, #0]
 8010d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d98:	431a      	orrs	r2, r3
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	601a      	str	r2, [r3, #0]

  /* Workaround for Erratasheet: Memory-mapped write error response when DQS output is disabled */
  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	2b02      	cmp	r3, #2
 8010da4:	d105      	bne.n	8010db2 <XSPI_ConfigCmd+0xea>
  {
    /* When doing memory-mapped writes, set the DQSE bit of the OCTOSPI_WCCR register,
       even for memories that have no DQS pin. */
    SET_BIT((*ccr_reg), XSPI_CCR_DQSE);
 8010da6:	69bb      	ldr	r3, [r7, #24]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010dae:	69bb      	ldr	r3, [r7, #24]
 8010db0:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d012      	beq.n	8010de0 <XSPI_ConfigCmd+0x118>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8010dba:	683b      	ldr	r3, [r7, #0]
 8010dbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8010dc2:	69bb      	ldr	r3, [r7, #24]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8010dca:	683b      	ldr	r3, [r7, #0]
 8010dcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8010dce:	683b      	ldr	r3, [r7, #0]
 8010dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010dd2:	4319      	orrs	r1, r3
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dd8:	430b      	orrs	r3, r1
 8010dda:	431a      	orrs	r2, r3
 8010ddc:	69bb      	ldr	r3, [r7, #24]
 8010dde:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	f023 021f 	bic.w	r2, r3, #31
 8010de8:	683b      	ldr	r3, [r7, #0]
 8010dea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010dec:	431a      	orrs	r2, r3
 8010dee:	697b      	ldr	r3, [r7, #20]
 8010df0:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d009      	beq.n	8010e0e <XSPI_ConfigCmd+0x146>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8010dfa:	683b      	ldr	r3, [r7, #0]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d105      	bne.n	8010e0e <XSPI_ConfigCmd+0x146>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8010e02:	683b      	ldr	r3, [r7, #0]
 8010e04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	3a01      	subs	r2, #1
 8010e0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d01e      	beq.n	8010e54 <XSPI_ConfigCmd+0x18c>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8010e16:	683b      	ldr	r3, [r7, #0]
 8010e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8010e1e:	d10a      	bne.n	8010e36 <XSPI_ConfigCmd+0x16e>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8010e30:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8010e34:	e00e      	b.n	8010e54 <XSPI_ConfigCmd+0x18c>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010e3e:	d109      	bne.n	8010e54 <XSPI_ConfigCmd+0x18c>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8010e50:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8010e54:	683b      	ldr	r3, [r7, #0]
 8010e56:	68db      	ldr	r3, [r3, #12]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	f000 8099 	beq.w	8010f90 <XSPI_ConfigCmd+0x2c8>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	69db      	ldr	r3, [r3, #28]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d055      	beq.n	8010f12 <XSPI_ConfigCmd+0x24a>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010e66:	683b      	ldr	r3, [r7, #0]
 8010e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d01e      	beq.n	8010eac <XSPI_ConfigCmd+0x1e4>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8010e6e:	69bb      	ldr	r3, [r7, #24]
 8010e70:	681a      	ldr	r2, [r3, #0]
 8010e72:	4b68      	ldr	r3, [pc, #416]	@ (8011014 <XSPI_ConfigCmd+0x34c>)
 8010e74:	4013      	ands	r3, r2
 8010e76:	683a      	ldr	r2, [r7, #0]
 8010e78:	68d1      	ldr	r1, [r2, #12]
 8010e7a:	683a      	ldr	r2, [r7, #0]
 8010e7c:	6952      	ldr	r2, [r2, #20]
 8010e7e:	4311      	orrs	r1, r2
 8010e80:	683a      	ldr	r2, [r7, #0]
 8010e82:	6912      	ldr	r2, [r2, #16]
 8010e84:	4311      	orrs	r1, r2
 8010e86:	683a      	ldr	r2, [r7, #0]
 8010e88:	69d2      	ldr	r2, [r2, #28]
 8010e8a:	4311      	orrs	r1, r2
 8010e8c:	683a      	ldr	r2, [r7, #0]
 8010e8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010e90:	4311      	orrs	r1, r2
 8010e92:	683a      	ldr	r2, [r7, #0]
 8010e94:	6a12      	ldr	r2, [r2, #32]
 8010e96:	4311      	orrs	r1, r2
 8010e98:	683a      	ldr	r2, [r7, #0]
 8010e9a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010e9c:	4311      	orrs	r1, r2
 8010e9e:	683a      	ldr	r2, [r7, #0]
 8010ea0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8010ea2:	430a      	orrs	r2, r1
 8010ea4:	431a      	orrs	r2, r3
 8010ea6:	69bb      	ldr	r3, [r7, #24]
 8010ea8:	601a      	str	r2, [r3, #0]
 8010eaa:	e028      	b.n	8010efe <XSPI_ConfigCmd+0x236>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8010eac:	69bb      	ldr	r3, [r7, #24]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010eb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8010eb8:	683a      	ldr	r2, [r7, #0]
 8010eba:	68d1      	ldr	r1, [r2, #12]
 8010ebc:	683a      	ldr	r2, [r7, #0]
 8010ebe:	6952      	ldr	r2, [r2, #20]
 8010ec0:	4311      	orrs	r1, r2
 8010ec2:	683a      	ldr	r2, [r7, #0]
 8010ec4:	6912      	ldr	r2, [r2, #16]
 8010ec6:	4311      	orrs	r1, r2
 8010ec8:	683a      	ldr	r2, [r7, #0]
 8010eca:	69d2      	ldr	r2, [r2, #28]
 8010ecc:	4311      	orrs	r1, r2
 8010ece:	683a      	ldr	r2, [r7, #0]
 8010ed0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010ed2:	4311      	orrs	r1, r2
 8010ed4:	683a      	ldr	r2, [r7, #0]
 8010ed6:	6a12      	ldr	r2, [r2, #32]
 8010ed8:	430a      	orrs	r2, r1
 8010eda:	431a      	orrs	r2, r3
 8010edc:	69bb      	ldr	r3, [r7, #24]
 8010ede:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ee4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010ee8:	d109      	bne.n	8010efe <XSPI_ConfigCmd+0x236>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8010eea:	683b      	ldr	r3, [r7, #0]
 8010eec:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010eee:	2b08      	cmp	r3, #8
 8010ef0:	d105      	bne.n	8010efe <XSPI_ConfigCmd+0x236>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8010ef2:	69bb      	ldr	r3, [r7, #24]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010efa:	69bb      	ldr	r3, [r7, #24]
 8010efc:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8010efe:	683b      	ldr	r3, [r7, #0]
 8010f00:	689a      	ldr	r2, [r3, #8]
 8010f02:	693b      	ldr	r3, [r7, #16]
 8010f04:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	683a      	ldr	r2, [r7, #0]
 8010f0c:	6992      	ldr	r2, [r2, #24]
 8010f0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8010f10:	e078      	b.n	8011004 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d017      	beq.n	8010f4a <XSPI_ConfigCmd+0x282>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8010f1a:	69bb      	ldr	r3, [r7, #24]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8010f22:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8010f26:	683a      	ldr	r2, [r7, #0]
 8010f28:	68d1      	ldr	r1, [r2, #12]
 8010f2a:	683a      	ldr	r2, [r7, #0]
 8010f2c:	6952      	ldr	r2, [r2, #20]
 8010f2e:	4311      	orrs	r1, r2
 8010f30:	683a      	ldr	r2, [r7, #0]
 8010f32:	6912      	ldr	r2, [r2, #16]
 8010f34:	4311      	orrs	r1, r2
 8010f36:	683a      	ldr	r2, [r7, #0]
 8010f38:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010f3a:	4311      	orrs	r1, r2
 8010f3c:	683a      	ldr	r2, [r7, #0]
 8010f3e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8010f40:	430a      	orrs	r2, r1
 8010f42:	431a      	orrs	r2, r3
 8010f44:	69bb      	ldr	r3, [r7, #24]
 8010f46:	601a      	str	r2, [r3, #0]
 8010f48:	e01d      	b.n	8010f86 <XSPI_ConfigCmd+0x2be>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8010f4a:	69bb      	ldr	r3, [r7, #24]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8010f52:	683b      	ldr	r3, [r7, #0]
 8010f54:	68d9      	ldr	r1, [r3, #12]
 8010f56:	683b      	ldr	r3, [r7, #0]
 8010f58:	695b      	ldr	r3, [r3, #20]
 8010f5a:	4319      	orrs	r1, r3
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	691b      	ldr	r3, [r3, #16]
 8010f60:	430b      	orrs	r3, r1
 8010f62:	431a      	orrs	r2, r3
 8010f64:	69bb      	ldr	r3, [r7, #24]
 8010f66:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f6c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010f70:	d109      	bne.n	8010f86 <XSPI_ConfigCmd+0x2be>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8010f76:	2b08      	cmp	r3, #8
 8010f78:	d105      	bne.n	8010f86 <XSPI_ConfigCmd+0x2be>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8010f7a:	69bb      	ldr	r3, [r7, #24]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010f82:	69bb      	ldr	r3, [r7, #24]
 8010f84:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	689a      	ldr	r2, [r3, #8]
 8010f8a:	693b      	ldr	r3, [r7, #16]
 8010f8c:	601a      	str	r2, [r3, #0]
 8010f8e:	e039      	b.n	8011004 <XSPI_ConfigCmd+0x33c>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8010f90:	683b      	ldr	r3, [r7, #0]
 8010f92:	69db      	ldr	r3, [r3, #28]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d030      	beq.n	8010ffa <XSPI_ConfigCmd+0x332>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d017      	beq.n	8010fd0 <XSPI_ConfigCmd+0x308>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8010fa0:	69bb      	ldr	r3, [r7, #24]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8010fa8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010fac:	683a      	ldr	r2, [r7, #0]
 8010fae:	69d1      	ldr	r1, [r2, #28]
 8010fb0:	683a      	ldr	r2, [r7, #0]
 8010fb2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010fb4:	4311      	orrs	r1, r2
 8010fb6:	683a      	ldr	r2, [r7, #0]
 8010fb8:	6a12      	ldr	r2, [r2, #32]
 8010fba:	4311      	orrs	r1, r2
 8010fbc:	683a      	ldr	r2, [r7, #0]
 8010fbe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8010fc0:	4311      	orrs	r1, r2
 8010fc2:	683a      	ldr	r2, [r7, #0]
 8010fc4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8010fc6:	430a      	orrs	r2, r1
 8010fc8:	431a      	orrs	r2, r3
 8010fca:	69bb      	ldr	r3, [r7, #24]
 8010fcc:	601a      	str	r2, [r3, #0]
 8010fce:	e00e      	b.n	8010fee <XSPI_ConfigCmd+0x326>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8010fd0:	69bb      	ldr	r3, [r7, #24]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8010fd8:	683b      	ldr	r3, [r7, #0]
 8010fda:	69d9      	ldr	r1, [r3, #28]
 8010fdc:	683b      	ldr	r3, [r7, #0]
 8010fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fe0:	4319      	orrs	r1, r3
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	6a1b      	ldr	r3, [r3, #32]
 8010fe6:	430b      	orrs	r3, r1
 8010fe8:	431a      	orrs	r2, r3
 8010fea:	69bb      	ldr	r3, [r7, #24]
 8010fec:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	683a      	ldr	r2, [r7, #0]
 8010ff4:	6992      	ldr	r2, [r2, #24]
 8010ff6:	649a      	str	r2, [r3, #72]	@ 0x48
 8010ff8:	e004      	b.n	8011004 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	2208      	movs	r2, #8
 8011002:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
 8011004:	7ffb      	ldrb	r3, [r7, #31]
}
 8011006:	4618      	mov	r0, r3
 8011008:	3724      	adds	r7, #36	@ 0x24
 801100a:	46bd      	mov	sp, r7
 801100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011010:	4770      	bx	lr
 8011012:	bf00      	nop
 8011014:	f0ffc0c0 	.word	0xf0ffc0c0

08011018 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8011018:	b480      	push	{r7}
 801101a:	b083      	sub	sp, #12
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
 8011020:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f043 0202 	orr.w	r2, r3, #2
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 801102e:	683b      	ldr	r3, [r7, #0]
 8011030:	685a      	ldr	r2, [r3, #4]
 8011032:	683b      	ldr	r3, [r7, #0]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	021b      	lsls	r3, r3, #8
 8011038:	431a      	orrs	r2, r3
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f023 0202 	bic.w	r2, r3, #2
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	601a      	str	r2, [r3, #0]
}
 801104a:	bf00      	nop
 801104c:	370c      	adds	r7, #12
 801104e:	46bd      	mov	sp, r7
 8011050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011054:	4770      	bx	lr
	...

08011058 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b086      	sub	sp, #24
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]
 8011060:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8011062:	2300      	movs	r3, #0
 8011064:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	f043 0202 	orr.w	r2, r3, #2
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
 8011072:	e02a      	b.n	80110ca <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
 8011074:	697b      	ldr	r3, [r7, #20]
 8011076:	021b      	lsls	r3, r3, #8
 8011078:	f043 020c 	orr.w	r2, r3, #12
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
 8011080:	f7f5 f9b4 	bl	80063ec <HAL_GetTick>
 8011084:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8011086:	e00c      	b.n	80110a2 <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
 8011088:	f7f5 f9b0 	bl	80063ec <HAL_GetTick>
 801108c:	4602      	mov	r2, r0
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	1ad3      	subs	r3, r2, r3
 8011092:	2bfe      	cmp	r3, #254	@ 0xfe
 8011094:	d905      	bls.n	80110a2 <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	685b      	ldr	r3, [r3, #4]
 801109a:	2b00      	cmp	r3, #0
 801109c:	db01      	blt.n	80110a2 <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
 801109e:	2303      	movs	r3, #3
 80110a0:	e042      	b.n	8011128 <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	685b      	ldr	r3, [r3, #4]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	daee      	bge.n	8011088 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	685a      	ldr	r2, [r3, #4]
 80110ae:	4b20      	ldr	r3, [pc, #128]	@ (8011130 <LL_DLYB_GetClockPeriod+0xd8>)
 80110b0:	4013      	ands	r3, r2
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d006      	beq.n	80110c4 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	685b      	ldr	r3, [r3, #4]
 80110ba:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80110be:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80110c2:	d106      	bne.n	80110d2 <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
 80110c4:	697b      	ldr	r3, [r7, #20]
 80110c6:	3301      	adds	r3, #1
 80110c8:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80110ce:	d9d1      	bls.n	8011074 <LL_DLYB_GetClockPeriod+0x1c>
 80110d0:	e000      	b.n	80110d4 <LL_DLYB_GetClockPeriod+0x7c>
        break;
 80110d2:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	2b80      	cmp	r3, #128	@ 0x80
 80110d8:	d022      	beq.n	8011120 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	685b      	ldr	r3, [r3, #4]
 80110de:	0c1b      	lsrs	r3, r3, #16
 80110e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80110e4:	60bb      	str	r3, [r7, #8]
    nb = 10U;
 80110e6:	230a      	movs	r3, #10
 80110e8:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 80110ea:	e002      	b.n	80110f2 <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
 80110ec:	693b      	ldr	r3, [r7, #16]
 80110ee:	3b01      	subs	r3, #1
 80110f0:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
 80110f2:	693b      	ldr	r3, [r7, #16]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d005      	beq.n	8011104 <LL_DLYB_GetClockPeriod+0xac>
 80110f8:	68ba      	ldr	r2, [r7, #8]
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	fa22 f303 	lsr.w	r3, r2, r3
 8011100:	2b00      	cmp	r3, #0
 8011102:	d0f3      	beq.n	80110ec <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
 8011104:	693b      	ldr	r3, [r7, #16]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d00a      	beq.n	8011120 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
 801110a:	683b      	ldr	r3, [r7, #0]
 801110c:	693a      	ldr	r2, [r7, #16]
 801110e:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	697a      	ldr	r2, [r7, #20]
 8011114:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	2202      	movs	r2, #2
 801111a:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
 801111c:	2300      	movs	r3, #0
 801111e:	e003      	b.n	8011128 <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	2202      	movs	r2, #2
 8011124:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
 8011126:	2301      	movs	r3, #1

}
 8011128:	4618      	mov	r0, r3
 801112a:	3718      	adds	r7, #24
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}
 8011130:	07ff0000 	.word	0x07ff0000

08011134 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 8011134:	b480      	push	{r7}
 8011136:	b087      	sub	sp, #28
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
 801113c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	681a      	ldr	r2, [r3, #0]
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011148:	683a      	ldr	r2, [r7, #0]
 801114a:	6812      	ldr	r2, [r2, #0]
 801114c:	f023 0101 	bic.w	r1, r3, #1
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8011156:	683b      	ldr	r3, [r7, #0]
 8011158:	689b      	ldr	r3, [r3, #8]
 801115a:	2b08      	cmp	r3, #8
 801115c:	d102      	bne.n	8011164 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 801115e:	2340      	movs	r3, #64	@ 0x40
 8011160:	617b      	str	r3, [r7, #20]
 8011162:	e001      	b.n	8011168 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8011164:	2300      	movs	r3, #0
 8011166:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8011168:	683b      	ldr	r3, [r7, #0]
 801116a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 801116c:	697b      	ldr	r3, [r7, #20]
 801116e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8011170:	683b      	ldr	r3, [r7, #0]
 8011172:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8011174:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8011176:	683b      	ldr	r3, [r7, #0]
 8011178:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 801117a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8011180:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8011182:	683b      	ldr	r3, [r7, #0]
 8011184:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8011186:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 801118c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 801118e:	683b      	ldr	r3, [r7, #0]
 8011190:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 8011192:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8011194:	683b      	ldr	r3, [r7, #0]
 8011196:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8011198:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 801119a:	683b      	ldr	r3, [r7, #0]
 801119c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 801119e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80111a0:	683b      	ldr	r3, [r7, #0]
 80111a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 80111a4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 80111aa:	4313      	orrs	r3, r2
 80111ac:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80111ae:	683b      	ldr	r3, [r7, #0]
 80111b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111b2:	693a      	ldr	r2, [r7, #16]
 80111b4:	4313      	orrs	r3, r2
 80111b6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->WriteFifo;
 80111b8:	683b      	ldr	r3, [r7, #0]
 80111ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111bc:	693a      	ldr	r2, [r7, #16]
 80111be:	4313      	orrs	r3, r2
 80111c0:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->NBLSetupTime;
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111c6:	693a      	ldr	r2, [r7, #16]
 80111c8:	4313      	orrs	r3, r2
 80111ca:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80111cc:	683b      	ldr	r3, [r7, #0]
 80111ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111d0:	693a      	ldr	r2, [r7, #16]
 80111d2:	4313      	orrs	r3, r2
 80111d4:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 80111d6:	4b3d      	ldr	r3, [pc, #244]	@ (80112cc <FMC_NORSRAM_Init+0x198>)
 80111d8:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80111e0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCR1_WFDIS;
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80111e8:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_NBLSET;
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80111f0:	60fb      	str	r3, [r7, #12]
  mask |= FMC_BCRx_CPSIZE;
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80111f8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80111fa:	683b      	ldr	r3, [r7, #0]
 80111fc:	681a      	ldr	r2, [r3, #0]
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	43db      	mvns	r3, r3
 8011208:	ea02 0103 	and.w	r1, r2, r3
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	681a      	ldr	r2, [r3, #0]
 8011210:	693b      	ldr	r3, [r7, #16]
 8011212:	4319      	orrs	r1, r3
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801121e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011222:	d10c      	bne.n	801123e <FMC_NORSRAM_Init+0x10a>
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d008      	beq.n	801123e <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8011234:	683b      	ldr	r3, [r7, #0]
 8011236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011238:	431a      	orrs	r2, r3
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	601a      	str	r2, [r3, #0]
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	2b00      	cmp	r3, #0
 8011244:	d006      	beq.n	8011254 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	681a      	ldr	r2, [r3, #0]
 801124a:	683b      	ldr	r3, [r7, #0]
 801124c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801124e:	431a      	orrs	r2, r3
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	601a      	str	r2, [r3, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801125a:	2b01      	cmp	r3, #1
 801125c:	d12f      	bne.n	80112be <FMC_NORSRAM_Init+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));

    /* Configure PSRAM chip select counter value */
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	6a1b      	ldr	r3, [r3, #32]
 8011262:	0c1b      	lsrs	r3, r3, #16
 8011264:	041b      	lsls	r3, r3, #16
 8011266:	683a      	ldr	r2, [r7, #0]
 8011268:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 801126a:	431a      	orrs	r2, r3
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	621a      	str	r2, [r3, #32]

    /* Enable PSRAM chip select counter for the bank */
    switch (Init->NSBank)
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	2b04      	cmp	r3, #4
 8011276:	d014      	beq.n	80112a2 <FMC_NORSRAM_Init+0x16e>
 8011278:	2b04      	cmp	r3, #4
 801127a:	d819      	bhi.n	80112b0 <FMC_NORSRAM_Init+0x17c>
 801127c:	2b00      	cmp	r3, #0
 801127e:	d002      	beq.n	8011286 <FMC_NORSRAM_Init+0x152>
 8011280:	2b02      	cmp	r3, #2
 8011282:	d007      	beq.n	8011294 <FMC_NORSRAM_Init+0x160>
 8011284:	e014      	b.n	80112b0 <FMC_NORSRAM_Init+0x17c>
    {
      case FMC_NORSRAM_BANK1 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6a1b      	ldr	r3, [r3, #32]
 801128a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	621a      	str	r2, [r3, #32]
        break;
 8011292:	e014      	b.n	80112be <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK2 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	6a1b      	ldr	r3, [r3, #32]
 8011298:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	621a      	str	r2, [r3, #32]
        break;
 80112a0:	e00d      	b.n	80112be <FMC_NORSRAM_Init+0x18a>

      case FMC_NORSRAM_BANK3 :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	6a1b      	ldr	r3, [r3, #32]
 80112a6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	621a      	str	r2, [r3, #32]
        break;
 80112ae:	e006      	b.n	80112be <FMC_NORSRAM_Init+0x18a>

      default :
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	6a1b      	ldr	r3, [r3, #32]
 80112b4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	621a      	str	r2, [r3, #32]
        break;
 80112bc:	bf00      	nop
    }
  }

  return HAL_OK;
 80112be:	2300      	movs	r3, #0
}
 80112c0:	4618      	mov	r0, r3
 80112c2:	371c      	adds	r7, #28
 80112c4:	46bd      	mov	sp, r7
 80112c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ca:	4770      	bx	lr
 80112cc:	0008fb7f 	.word	0x0008fb7f

080112d0 <FMC_NORSRAM_DeInit>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
                                     FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 80112d0:	b480      	push	{r7}
 80112d2:	b085      	sub	sp, #20
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	60f8      	str	r0, [r7, #12]
 80112d8:	60b9      	str	r1, [r7, #8]
 80112da:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	687a      	ldr	r2, [r7, #4]
 80112e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80112e4:	f023 0101 	bic.w	r1, r3, #1
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	687a      	ldr	r2, [r7, #4]
 80112ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if (Bank == FMC_NORSRAM_BANK1)
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d106      	bne.n	8011304 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DBU;
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	687a      	ldr	r2, [r7, #4]
 80112fa:	f243 01db 	movw	r1, #12507	@ 0x30db
 80112fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8011302:	e005      	b.n	8011310 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {
    Device->BTCR[Bank] = 0x000030D2U;
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	687a      	ldr	r2, [r7, #4]
 8011308:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 801130c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	1c5a      	adds	r2, r3, #1
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 801131a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	687a      	ldr	r2, [r7, #4]
 8011322:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8011326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* De-initialize PSRAM chip select counter */
  switch (Bank)
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	2b04      	cmp	r3, #4
 801132e:	d017      	beq.n	8011360 <FMC_NORSRAM_DeInit+0x90>
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	2b04      	cmp	r3, #4
 8011334:	d81b      	bhi.n	801136e <FMC_NORSRAM_DeInit+0x9e>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d003      	beq.n	8011344 <FMC_NORSRAM_DeInit+0x74>
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2b02      	cmp	r3, #2
 8011340:	d007      	beq.n	8011352 <FMC_NORSRAM_DeInit+0x82>
 8011342:	e014      	b.n	801136e <FMC_NORSRAM_DeInit+0x9e>
  {
    case FMC_NORSRAM_BANK1 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6a1b      	ldr	r3, [r3, #32]
 8011348:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	621a      	str	r2, [r3, #32]
      break;
 8011350:	e014      	b.n	801137c <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK2 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	6a1b      	ldr	r3, [r3, #32]
 8011356:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	621a      	str	r2, [r3, #32]
      break;
 801135e:	e00d      	b.n	801137c <FMC_NORSRAM_DeInit+0xac>

    case FMC_NORSRAM_BANK3 :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	6a1b      	ldr	r3, [r3, #32]
 8011364:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	621a      	str	r2, [r3, #32]
      break;
 801136c:	e006      	b.n	801137c <FMC_NORSRAM_DeInit+0xac>

    default :
      CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	6a1b      	ldr	r3, [r3, #32]
 8011372:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	621a      	str	r2, [r3, #32]
      break;
 801137a:	bf00      	nop
  }

  return HAL_OK;
 801137c:	2300      	movs	r3, #0
}
 801137e:	4618      	mov	r0, r3
 8011380:	3714      	adds	r7, #20
 8011382:	46bd      	mov	sp, r7
 8011384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011388:	4770      	bx	lr

0801138a <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801138a:	b480      	push	{r7}
 801138c:	b087      	sub	sp, #28
 801138e:	af00      	add	r7, sp, #0
 8011390:	60f8      	str	r0, [r7, #12]
 8011392:	60b9      	str	r1, [r7, #8]
 8011394:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 8011396:	68bb      	ldr	r3, [r7, #8]
 8011398:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 801139a:	68bb      	ldr	r3, [r7, #8]
 801139c:	685b      	ldr	r3, [r3, #4]
 801139e:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 80113a0:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80113a2:	68bb      	ldr	r3, [r7, #8]
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 80113a8:	431a      	orrs	r2, r3
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	68db      	ldr	r3, [r3, #12]
 80113ae:	079b      	lsls	r3, r3, #30
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80113b0:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80113b2:	68bb      	ldr	r3, [r7, #8]
 80113b4:	691b      	ldr	r3, [r3, #16]
 80113b6:	041b      	lsls	r3, r3, #16
    (Timing->DataHoldTime << FMC_BTRx_DATAHLD_Pos) |
 80113b8:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80113ba:	68bb      	ldr	r3, [r7, #8]
 80113bc:	695b      	ldr	r3, [r3, #20]
 80113be:	3b01      	subs	r3, #1
 80113c0:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80113c2:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80113c4:	68bb      	ldr	r3, [r7, #8]
 80113c6:	699b      	ldr	r3, [r3, #24]
 80113c8:	3b02      	subs	r3, #2
 80113ca:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80113cc:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80113d0:	68bb      	ldr	r3, [r7, #8]
 80113d2:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 80113d4:	687a      	ldr	r2, [r7, #4]
 80113d6:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80113d8:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80113e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80113ec:	d113      	bne.n	8011416 <FMC_NORSRAM_Timing_Init+0x8c>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	685b      	ldr	r3, [r3, #4]
 80113f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80113f6:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 80113f8:	68bb      	ldr	r3, [r7, #8]
 80113fa:	695b      	ldr	r3, [r3, #20]
 80113fc:	3b01      	subs	r3, #1
 80113fe:	051b      	lsls	r3, r3, #20
 8011400:	697a      	ldr	r2, [r7, #20]
 8011402:	4313      	orrs	r3, r2
 8011404:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	685b      	ldr	r3, [r3, #4]
 801140a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801140e:	697b      	ldr	r3, [r7, #20]
 8011410:	431a      	orrs	r2, r3
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8011416:	2300      	movs	r3, #0
}
 8011418:	4618      	mov	r0, r3
 801141a:	371c      	adds	r7, #28
 801141c:	46bd      	mov	sp, r7
 801141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011422:	4770      	bx	lr

08011424 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8011424:	b480      	push	{r7}
 8011426:	b085      	sub	sp, #20
 8011428:	af00      	add	r7, sp, #0
 801142a:	60f8      	str	r0, [r7, #12]
 801142c:	60b9      	str	r1, [r7, #8]
 801142e:	607a      	str	r2, [r7, #4]
 8011430:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011438:	d121      	bne.n	801147e <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	687a      	ldr	r2, [r7, #4]
 801143e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011442:	f003 627f 	and.w	r2, r3, #267386880	@ 0xff00000
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	6819      	ldr	r1, [r3, #0]
 801144a:	68bb      	ldr	r3, [r7, #8]
 801144c:	685b      	ldr	r3, [r3, #4]
 801144e:	011b      	lsls	r3, r3, #4
 8011450:	4319      	orrs	r1, r3
 8011452:	68bb      	ldr	r3, [r7, #8]
 8011454:	689b      	ldr	r3, [r3, #8]
 8011456:	021b      	lsls	r3, r3, #8
 8011458:	4319      	orrs	r1, r3
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	68db      	ldr	r3, [r3, #12]
 801145e:	079b      	lsls	r3, r3, #30
 8011460:	4319      	orrs	r1, r3
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	69db      	ldr	r3, [r3, #28]
 8011466:	4319      	orrs	r1, r3
 8011468:	68bb      	ldr	r3, [r7, #8]
 801146a:	691b      	ldr	r3, [r3, #16]
 801146c:	041b      	lsls	r3, r3, #16
 801146e:	430b      	orrs	r3, r1
 8011470:	ea42 0103 	orr.w	r1, r2, r3
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	687a      	ldr	r2, [r7, #4]
 8011478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801147c:	e005      	b.n	801148a <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	687a      	ldr	r2, [r7, #4]
 8011482:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8011486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 801148a:	2300      	movs	r3, #0
}
 801148c:	4618      	mov	r0, r3
 801148e:	3714      	adds	r7, #20
 8011490:	46bd      	mov	sp, r7
 8011492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011496:	4770      	bx	lr

08011498 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	af00      	add	r7, sp, #0
 801149e:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	4a22      	ldr	r2, [pc, #136]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114a6:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	4a20      	ldr	r2, [pc, #128]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114ae:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	689b      	ldr	r3, [r3, #8]
 80114b4:	4a1e      	ldr	r2, [pc, #120]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114b6:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	68db      	ldr	r3, [r3, #12]
 80114bc:	4a1c      	ldr	r2, [pc, #112]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114be:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	691b      	ldr	r3, [r3, #16]
 80114c4:	4a1a      	ldr	r2, [pc, #104]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114c6:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	695b      	ldr	r3, [r3, #20]
 80114cc:	4a18      	ldr	r2, [pc, #96]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114ce:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	699b      	ldr	r3, [r3, #24]
 80114d4:	4a16      	ldr	r2, [pc, #88]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114d6:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	69db      	ldr	r3, [r3, #28]
 80114dc:	4a14      	ldr	r2, [pc, #80]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114de:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	6a1b      	ldr	r3, [r3, #32]
 80114e4:	4a12      	ldr	r2, [pc, #72]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114e6:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114ec:	4a10      	ldr	r2, [pc, #64]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114ee:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114f4:	4a0e      	ldr	r2, [pc, #56]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 80114f6:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 80114f8:	4b0e      	ldr	r3, [pc, #56]	@ (8011534 <UTIL_LCD_SetFuncDriver+0x9c>)
 80114fa:	2200      	movs	r2, #0
 80114fc:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 80114fe:	4b0d      	ldr	r3, [pc, #52]	@ (8011534 <UTIL_LCD_SetFuncDriver+0x9c>)
 8011500:	2200      	movs	r2, #0
 8011502:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8011504:	4b0a      	ldr	r3, [pc, #40]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 8011506:	69db      	ldr	r3, [r3, #28]
 8011508:	4a0b      	ldr	r2, [pc, #44]	@ (8011538 <UTIL_LCD_SetFuncDriver+0xa0>)
 801150a:	4611      	mov	r1, r2
 801150c:	2000      	movs	r0, #0
 801150e:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8011510:	4b07      	ldr	r3, [pc, #28]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 8011512:	6a1b      	ldr	r3, [r3, #32]
 8011514:	4a09      	ldr	r2, [pc, #36]	@ (801153c <UTIL_LCD_SetFuncDriver+0xa4>)
 8011516:	4611      	mov	r1, r2
 8011518:	2000      	movs	r0, #0
 801151a:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 801151c:	4b04      	ldr	r3, [pc, #16]	@ (8011530 <UTIL_LCD_SetFuncDriver+0x98>)
 801151e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011520:	4a07      	ldr	r2, [pc, #28]	@ (8011540 <UTIL_LCD_SetFuncDriver+0xa8>)
 8011522:	4611      	mov	r1, r2
 8011524:	2000      	movs	r0, #0
 8011526:	4798      	blx	r3
}
 8011528:	bf00      	nop
 801152a:	3708      	adds	r7, #8
 801152c:	46bd      	mov	sp, r7
 801152e:	bd80      	pop	{r7, pc}
 8011530:	20001028 	.word	0x20001028
 8011534:	20000fe8 	.word	0x20000fe8
 8011538:	20000ffc 	.word	0x20000ffc
 801153c:	20001000 	.word	0x20001000
 8011540:	20001004 	.word	0x20001004

08011544 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8011544:	b480      	push	{r7}
 8011546:	b083      	sub	sp, #12
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 801154c:	4b06      	ldr	r3, [pc, #24]	@ (8011568 <UTIL_LCD_SetTextColor+0x24>)
 801154e:	68db      	ldr	r3, [r3, #12]
 8011550:	4a05      	ldr	r2, [pc, #20]	@ (8011568 <UTIL_LCD_SetTextColor+0x24>)
 8011552:	015b      	lsls	r3, r3, #5
 8011554:	4413      	add	r3, r2
 8011556:	687a      	ldr	r2, [r7, #4]
 8011558:	601a      	str	r2, [r3, #0]
}
 801155a:	bf00      	nop
 801155c:	370c      	adds	r7, #12
 801155e:	46bd      	mov	sp, r7
 8011560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011564:	4770      	bx	lr
 8011566:	bf00      	nop
 8011568:	20000fe8 	.word	0x20000fe8

0801156c <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 801156c:	b480      	push	{r7}
 801156e:	b083      	sub	sp, #12
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8011574:	4b06      	ldr	r3, [pc, #24]	@ (8011590 <UTIL_LCD_SetBackColor+0x24>)
 8011576:	68db      	ldr	r3, [r3, #12]
 8011578:	4a05      	ldr	r2, [pc, #20]	@ (8011590 <UTIL_LCD_SetBackColor+0x24>)
 801157a:	015b      	lsls	r3, r3, #5
 801157c:	4413      	add	r3, r2
 801157e:	3304      	adds	r3, #4
 8011580:	687a      	ldr	r2, [r7, #4]
 8011582:	601a      	str	r2, [r3, #0]
}
 8011584:	bf00      	nop
 8011586:	370c      	adds	r7, #12
 8011588:	46bd      	mov	sp, r7
 801158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158e:	4770      	bx	lr
 8011590:	20000fe8 	.word	0x20000fe8

08011594 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 801159c:	4b06      	ldr	r3, [pc, #24]	@ (80115b8 <UTIL_LCD_SetFont+0x24>)
 801159e:	68db      	ldr	r3, [r3, #12]
 80115a0:	4a05      	ldr	r2, [pc, #20]	@ (80115b8 <UTIL_LCD_SetFont+0x24>)
 80115a2:	015b      	lsls	r3, r3, #5
 80115a4:	4413      	add	r3, r2
 80115a6:	3308      	adds	r3, #8
 80115a8:	687a      	ldr	r2, [r7, #4]
 80115aa:	601a      	str	r2, [r3, #0]
}
 80115ac:	bf00      	nop
 80115ae:	370c      	adds	r7, #12
 80115b0:	46bd      	mov	sp, r7
 80115b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b6:	4770      	bx	lr
 80115b8:	20000fe8 	.word	0x20000fe8

080115bc <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80115bc:	b590      	push	{r4, r7, lr}
 80115be:	b087      	sub	sp, #28
 80115c0:	af02      	add	r7, sp, #8
 80115c2:	60f8      	str	r0, [r7, #12]
 80115c4:	60b9      	str	r1, [r7, #8]
 80115c6:	607a      	str	r2, [r7, #4]
 80115c8:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 80115ca:	4b08      	ldr	r3, [pc, #32]	@ (80115ec <UTIL_LCD_FillRGBRect+0x30>)
 80115cc:	685c      	ldr	r4, [r3, #4]
 80115ce:	4b08      	ldr	r3, [pc, #32]	@ (80115f0 <UTIL_LCD_FillRGBRect+0x34>)
 80115d0:	6918      	ldr	r0, [r3, #16]
 80115d2:	6a3b      	ldr	r3, [r7, #32]
 80115d4:	9301      	str	r3, [sp, #4]
 80115d6:	683b      	ldr	r3, [r7, #0]
 80115d8:	9300      	str	r3, [sp, #0]
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	68ba      	ldr	r2, [r7, #8]
 80115de:	68f9      	ldr	r1, [r7, #12]
 80115e0:	47a0      	blx	r4
}
 80115e2:	bf00      	nop
 80115e4:	3714      	adds	r7, #20
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd90      	pop	{r4, r7, pc}
 80115ea:	bf00      	nop
 80115ec:	20001028 	.word	0x20001028
 80115f0:	20000fe8 	.word	0x20000fe8

080115f4 <UTIL_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color  Color of the background
  */
void UTIL_LCD_Clear(uint32_t Color)
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b084      	sub	sp, #16
 80115f8:	af02      	add	r7, sp, #8
 80115fa:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  UTIL_LCD_FillRect(0, 0, DrawProp->LcdXsize, DrawProp->LcdYsize, Color);
 80115fc:	4b07      	ldr	r3, [pc, #28]	@ (801161c <UTIL_LCD_Clear+0x28>)
 80115fe:	695a      	ldr	r2, [r3, #20]
 8011600:	4b06      	ldr	r3, [pc, #24]	@ (801161c <UTIL_LCD_Clear+0x28>)
 8011602:	6999      	ldr	r1, [r3, #24]
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	9300      	str	r3, [sp, #0]
 8011608:	460b      	mov	r3, r1
 801160a:	2100      	movs	r1, #0
 801160c:	2000      	movs	r0, #0
 801160e:	f000 f8eb 	bl	80117e8 <UTIL_LCD_FillRect>
}
 8011612:	bf00      	nop
 8011614:	3708      	adds	r7, #8
 8011616:	46bd      	mov	sp, r7
 8011618:	bd80      	pop	{r7, pc}
 801161a:	bf00      	nop
 801161c:	20000fe8 	.word	0x20000fe8

08011620 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b084      	sub	sp, #16
 8011624:	af00      	add	r7, sp, #0
 8011626:	60f8      	str	r0, [r7, #12]
 8011628:	60b9      	str	r1, [r7, #8]
 801162a:	4613      	mov	r3, r2
 801162c:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801162e:	4b16      	ldr	r3, [pc, #88]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 8011630:	68db      	ldr	r3, [r3, #12]
 8011632:	4a15      	ldr	r2, [pc, #84]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 8011634:	015b      	lsls	r3, r3, #5
 8011636:	4413      	add	r3, r2
 8011638:	3308      	adds	r3, #8
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	681a      	ldr	r2, [r3, #0]
 801163e:	79fb      	ldrb	r3, [r7, #7]
 8011640:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8011642:	4911      	ldr	r1, [pc, #68]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 8011644:	68c9      	ldr	r1, [r1, #12]
 8011646:	4810      	ldr	r0, [pc, #64]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 8011648:	0149      	lsls	r1, r1, #5
 801164a:	4401      	add	r1, r0
 801164c:	3108      	adds	r1, #8
 801164e:	6809      	ldr	r1, [r1, #0]
 8011650:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8011652:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8011656:	4b0c      	ldr	r3, [pc, #48]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 8011658:	68db      	ldr	r3, [r3, #12]
 801165a:	480b      	ldr	r0, [pc, #44]	@ (8011688 <UTIL_LCD_DisplayChar+0x68>)
 801165c:	015b      	lsls	r3, r3, #5
 801165e:	4403      	add	r3, r0
 8011660:	3308      	adds	r3, #8
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	889b      	ldrh	r3, [r3, #4]
 8011666:	3307      	adds	r3, #7
 8011668:	2b00      	cmp	r3, #0
 801166a:	da00      	bge.n	801166e <UTIL_LCD_DisplayChar+0x4e>
 801166c:	3307      	adds	r3, #7
 801166e:	10db      	asrs	r3, r3, #3
 8011670:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8011674:	4413      	add	r3, r2
 8011676:	461a      	mov	r2, r3
 8011678:	68b9      	ldr	r1, [r7, #8]
 801167a:	68f8      	ldr	r0, [r7, #12]
 801167c:	f000 f8ee 	bl	801185c <DrawChar>
}
 8011680:	bf00      	nop
 8011682:	3710      	adds	r7, #16
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}
 8011688:	20000fe8 	.word	0x20000fe8

0801168c <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b08a      	sub	sp, #40	@ 0x28
 8011690:	af00      	add	r7, sp, #0
 8011692:	60f8      	str	r0, [r7, #12]
 8011694:	60b9      	str	r1, [r7, #8]
 8011696:	607a      	str	r2, [r7, #4]
 8011698:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 801169a:	2301      	movs	r3, #1
 801169c:	627b      	str	r3, [r7, #36]	@ 0x24
 801169e:	2300      	movs	r3, #0
 80116a0:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 80116a2:	2300      	movs	r3, #0
 80116a4:	61fb      	str	r3, [r7, #28]
 80116a6:	2300      	movs	r3, #0
 80116a8:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80116ae:	e002      	b.n	80116b6 <UTIL_LCD_DisplayStringAt+0x2a>
 80116b0:	69fb      	ldr	r3, [r7, #28]
 80116b2:	3301      	adds	r3, #1
 80116b4:	61fb      	str	r3, [r7, #28]
 80116b6:	69bb      	ldr	r3, [r7, #24]
 80116b8:	1c5a      	adds	r2, r3, #1
 80116ba:	61ba      	str	r2, [r7, #24]
 80116bc:	781b      	ldrb	r3, [r3, #0]
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d1f6      	bne.n	80116b0 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 80116c2:	4b48      	ldr	r3, [pc, #288]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80116c4:	695b      	ldr	r3, [r3, #20]
 80116c6:	4a47      	ldr	r2, [pc, #284]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80116c8:	68d2      	ldr	r2, [r2, #12]
 80116ca:	4946      	ldr	r1, [pc, #280]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80116cc:	0152      	lsls	r2, r2, #5
 80116ce:	440a      	add	r2, r1
 80116d0:	3208      	adds	r2, #8
 80116d2:	6812      	ldr	r2, [r2, #0]
 80116d4:	8892      	ldrh	r2, [r2, #4]
 80116d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80116da:	617b      	str	r3, [r7, #20]

  switch (Mode)
 80116dc:	78fb      	ldrb	r3, [r7, #3]
 80116de:	2b03      	cmp	r3, #3
 80116e0:	d018      	beq.n	8011714 <UTIL_LCD_DisplayStringAt+0x88>
 80116e2:	2b03      	cmp	r3, #3
 80116e4:	dc2a      	bgt.n	801173c <UTIL_LCD_DisplayStringAt+0xb0>
 80116e6:	2b01      	cmp	r3, #1
 80116e8:	d002      	beq.n	80116f0 <UTIL_LCD_DisplayStringAt+0x64>
 80116ea:	2b02      	cmp	r3, #2
 80116ec:	d015      	beq.n	801171a <UTIL_LCD_DisplayStringAt+0x8e>
 80116ee:	e025      	b.n	801173c <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 80116f0:	697a      	ldr	r2, [r7, #20]
 80116f2:	69fb      	ldr	r3, [r7, #28]
 80116f4:	1ad3      	subs	r3, r2, r3
 80116f6:	4a3b      	ldr	r2, [pc, #236]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80116f8:	68d2      	ldr	r2, [r2, #12]
 80116fa:	493a      	ldr	r1, [pc, #232]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80116fc:	0152      	lsls	r2, r2, #5
 80116fe:	440a      	add	r2, r1
 8011700:	3208      	adds	r2, #8
 8011702:	6812      	ldr	r2, [r2, #0]
 8011704:	8892      	ldrh	r2, [r2, #4]
 8011706:	fb02 f303 	mul.w	r3, r2, r3
 801170a:	085b      	lsrs	r3, r3, #1
 801170c:	68fa      	ldr	r2, [r7, #12]
 801170e:	4413      	add	r3, r2
 8011710:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8011712:	e016      	b.n	8011742 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8011718:	e013      	b.n	8011742 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 801171a:	697a      	ldr	r2, [r7, #20]
 801171c:	69fb      	ldr	r3, [r7, #28]
 801171e:	1ad3      	subs	r3, r2, r3
 8011720:	4a30      	ldr	r2, [pc, #192]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 8011722:	68d2      	ldr	r2, [r2, #12]
 8011724:	492f      	ldr	r1, [pc, #188]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 8011726:	0152      	lsls	r2, r2, #5
 8011728:	440a      	add	r2, r1
 801172a:	3208      	adds	r2, #8
 801172c:	6812      	ldr	r2, [r2, #0]
 801172e:	8892      	ldrh	r2, [r2, #4]
 8011730:	fb03 f202 	mul.w	r2, r3, r2
 8011734:	68fb      	ldr	r3, [r7, #12]
 8011736:	1ad3      	subs	r3, r2, r3
 8011738:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801173a:	e002      	b.n	8011742 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8011740:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8011742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011744:	2b00      	cmp	r3, #0
 8011746:	d003      	beq.n	8011750 <UTIL_LCD_DisplayStringAt+0xc4>
 8011748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801174a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801174e:	d31b      	bcc.n	8011788 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8011750:	2301      	movs	r3, #1
 8011752:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8011754:	e018      	b.n	8011788 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	781b      	ldrb	r3, [r3, #0]
 801175a:	461a      	mov	r2, r3
 801175c:	68b9      	ldr	r1, [r7, #8]
 801175e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011760:	f7ff ff5e 	bl	8011620 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8011764:	4b1f      	ldr	r3, [pc, #124]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 8011766:	68db      	ldr	r3, [r3, #12]
 8011768:	4a1e      	ldr	r2, [pc, #120]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 801176a:	015b      	lsls	r3, r3, #5
 801176c:	4413      	add	r3, r2
 801176e:	3308      	adds	r3, #8
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	889b      	ldrh	r3, [r3, #4]
 8011774:	461a      	mov	r2, r3
 8011776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011778:	4413      	add	r3, r2
 801177a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	3301      	adds	r3, #1
 8011780:	607b      	str	r3, [r7, #4]
    i++;
 8011782:	6a3b      	ldr	r3, [r7, #32]
 8011784:	3301      	adds	r3, #1
 8011786:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	781b      	ldrb	r3, [r3, #0]
 801178c:	2b00      	cmp	r3, #0
 801178e:	bf14      	ite	ne
 8011790:	2301      	movne	r3, #1
 8011792:	2300      	moveq	r3, #0
 8011794:	b2da      	uxtb	r2, r3
 8011796:	4b13      	ldr	r3, [pc, #76]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 8011798:	6959      	ldr	r1, [r3, #20]
 801179a:	4b12      	ldr	r3, [pc, #72]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 801179c:	68db      	ldr	r3, [r3, #12]
 801179e:	4811      	ldr	r0, [pc, #68]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80117a0:	015b      	lsls	r3, r3, #5
 80117a2:	4403      	add	r3, r0
 80117a4:	3308      	adds	r3, #8
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	889b      	ldrh	r3, [r3, #4]
 80117aa:	4618      	mov	r0, r3
 80117ac:	6a3b      	ldr	r3, [r7, #32]
 80117ae:	fb00 f303 	mul.w	r3, r0, r3
 80117b2:	1acb      	subs	r3, r1, r3
 80117b4:	b29b      	uxth	r3, r3
 80117b6:	490b      	ldr	r1, [pc, #44]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80117b8:	68c9      	ldr	r1, [r1, #12]
 80117ba:	480a      	ldr	r0, [pc, #40]	@ (80117e4 <UTIL_LCD_DisplayStringAt+0x158>)
 80117bc:	0149      	lsls	r1, r1, #5
 80117be:	4401      	add	r1, r0
 80117c0:	3108      	adds	r1, #8
 80117c2:	6809      	ldr	r1, [r1, #0]
 80117c4:	8889      	ldrh	r1, [r1, #4]
 80117c6:	428b      	cmp	r3, r1
 80117c8:	bf2c      	ite	cs
 80117ca:	2301      	movcs	r3, #1
 80117cc:	2300      	movcc	r3, #0
 80117ce:	b2db      	uxtb	r3, r3
 80117d0:	4013      	ands	r3, r2
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d1be      	bne.n	8011756 <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 80117d8:	bf00      	nop
 80117da:	bf00      	nop
 80117dc:	3728      	adds	r7, #40	@ 0x28
 80117de:	46bd      	mov	sp, r7
 80117e0:	bd80      	pop	{r7, pc}
 80117e2:	bf00      	nop
 80117e4:	20000fe8 	.word	0x20000fe8

080117e8 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80117e8:	b590      	push	{r4, r7, lr}
 80117ea:	b087      	sub	sp, #28
 80117ec:	af02      	add	r7, sp, #8
 80117ee:	60f8      	str	r0, [r7, #12]
 80117f0:	60b9      	str	r1, [r7, #8]
 80117f2:	607a      	str	r2, [r7, #4]
 80117f4:	603b      	str	r3, [r7, #0]
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80117f6:	4b17      	ldr	r3, [pc, #92]	@ (8011854 <UTIL_LCD_FillRect+0x6c>)
 80117f8:	69db      	ldr	r3, [r3, #28]
 80117fa:	2b02      	cmp	r3, #2
 80117fc:	d11a      	bne.n	8011834 <UTIL_LCD_FillRect+0x4c>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 80117fe:	4b16      	ldr	r3, [pc, #88]	@ (8011858 <UTIL_LCD_FillRect+0x70>)
 8011800:	691c      	ldr	r4, [r3, #16]
 8011802:	4b14      	ldr	r3, [pc, #80]	@ (8011854 <UTIL_LCD_FillRect+0x6c>)
 8011804:	6918      	ldr	r0, [r3, #16]
 8011806:	6a3b      	ldr	r3, [r7, #32]
 8011808:	08db      	lsrs	r3, r3, #3
 801180a:	f003 021f 	and.w	r2, r3, #31
 801180e:	6a3b      	ldr	r3, [r7, #32]
 8011810:	0a9b      	lsrs	r3, r3, #10
 8011812:	015b      	lsls	r3, r3, #5
 8011814:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8011818:	431a      	orrs	r2, r3
 801181a:	6a3b      	ldr	r3, [r7, #32]
 801181c:	0cdb      	lsrs	r3, r3, #19
 801181e:	02db      	lsls	r3, r3, #11
 8011820:	b29b      	uxth	r3, r3
 8011822:	4313      	orrs	r3, r2
 8011824:	9301      	str	r3, [sp, #4]
 8011826:	683b      	ldr	r3, [r7, #0]
 8011828:	9300      	str	r3, [sp, #0]
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	68ba      	ldr	r2, [r7, #8]
 801182e:	68f9      	ldr	r1, [r7, #12]
 8011830:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
  }
}
 8011832:	e00b      	b.n	801184c <UTIL_LCD_FillRect+0x64>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 8011834:	4b08      	ldr	r3, [pc, #32]	@ (8011858 <UTIL_LCD_FillRect+0x70>)
 8011836:	691c      	ldr	r4, [r3, #16]
 8011838:	4b06      	ldr	r3, [pc, #24]	@ (8011854 <UTIL_LCD_FillRect+0x6c>)
 801183a:	6918      	ldr	r0, [r3, #16]
 801183c:	6a3b      	ldr	r3, [r7, #32]
 801183e:	9301      	str	r3, [sp, #4]
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	9300      	str	r3, [sp, #0]
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	68ba      	ldr	r2, [r7, #8]
 8011848:	68f9      	ldr	r1, [r7, #12]
 801184a:	47a0      	blx	r4
}
 801184c:	bf00      	nop
 801184e:	3714      	adds	r7, #20
 8011850:	46bd      	mov	sp, r7
 8011852:	bd90      	pop	{r4, r7, pc}
 8011854:	20000fe8 	.word	0x20000fe8
 8011858:	20001028 	.word	0x20001028

0801185c <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b0b2      	sub	sp, #200	@ 0xc8
 8011860:	af02      	add	r7, sp, #8
 8011862:	60f8      	str	r0, [r7, #12]
 8011864:	60b9      	str	r1, [r7, #8]
 8011866:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8011868:	2300      	movs	r3, #0
 801186a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801186e:	2300      	movs	r3, #0
 8011870:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8011874:	4ba5      	ldr	r3, [pc, #660]	@ (8011b0c <DrawChar+0x2b0>)
 8011876:	68db      	ldr	r3, [r3, #12]
 8011878:	4aa4      	ldr	r2, [pc, #656]	@ (8011b0c <DrawChar+0x2b0>)
 801187a:	015b      	lsls	r3, r3, #5
 801187c:	4413      	add	r3, r2
 801187e:	3308      	adds	r3, #8
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	88db      	ldrh	r3, [r3, #6]
 8011884:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8011888:	4ba0      	ldr	r3, [pc, #640]	@ (8011b0c <DrawChar+0x2b0>)
 801188a:	68db      	ldr	r3, [r3, #12]
 801188c:	4a9f      	ldr	r2, [pc, #636]	@ (8011b0c <DrawChar+0x2b0>)
 801188e:	015b      	lsls	r3, r3, #5
 8011890:	4413      	add	r3, r2
 8011892:	3308      	adds	r3, #8
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	889b      	ldrh	r3, [r3, #4]
 8011898:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 801189c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118a0:	3307      	adds	r3, #7
 80118a2:	f023 0207 	bic.w	r2, r3, #7
 80118a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118aa:	1ad3      	subs	r3, r2, r3
 80118ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 80118b0:	2300      	movs	r3, #0
 80118b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80118b6:	e11c      	b.n	8011af2 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 80118b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118bc:	3307      	adds	r3, #7
 80118be:	08db      	lsrs	r3, r3, #3
 80118c0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80118c4:	fb02 f303 	mul.w	r3, r2, r3
 80118c8:	687a      	ldr	r2, [r7, #4]
 80118ca:	4413      	add	r3, r2
 80118cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 80118d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118d4:	3307      	adds	r3, #7
 80118d6:	08db      	lsrs	r3, r3, #3
 80118d8:	2b01      	cmp	r3, #1
 80118da:	d002      	beq.n	80118e2 <DrawChar+0x86>
 80118dc:	2b02      	cmp	r3, #2
 80118de:	d006      	beq.n	80118ee <DrawChar+0x92>
 80118e0:	e011      	b.n	8011906 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 80118e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80118e6:	781b      	ldrb	r3, [r3, #0]
 80118e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80118ec:	e01d      	b.n	801192a <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80118ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80118f2:	781b      	ldrb	r3, [r3, #0]
 80118f4:	021b      	lsls	r3, r3, #8
 80118f6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80118fa:	3201      	adds	r2, #1
 80118fc:	7812      	ldrb	r2, [r2, #0]
 80118fe:	4313      	orrs	r3, r2
 8011900:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8011904:	e011      	b.n	801192a <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8011906:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801190a:	781b      	ldrb	r3, [r3, #0]
 801190c:	041a      	lsls	r2, r3, #16
 801190e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011912:	3301      	adds	r3, #1
 8011914:	781b      	ldrb	r3, [r3, #0]
 8011916:	021b      	lsls	r3, r3, #8
 8011918:	4313      	orrs	r3, r2
 801191a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801191e:	3202      	adds	r2, #2
 8011920:	7812      	ldrb	r2, [r2, #0]
 8011922:	4313      	orrs	r3, r2
 8011924:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8011928:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 801192a:	4b78      	ldr	r3, [pc, #480]	@ (8011b0c <DrawChar+0x2b0>)
 801192c:	68db      	ldr	r3, [r3, #12]
 801192e:	4a77      	ldr	r2, [pc, #476]	@ (8011b0c <DrawChar+0x2b0>)
 8011930:	015b      	lsls	r3, r3, #5
 8011932:	4413      	add	r3, r2
 8011934:	331c      	adds	r3, #28
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	2b02      	cmp	r3, #2
 801193a:	f040 808c 	bne.w	8011a56 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 801193e:	2300      	movs	r3, #0
 8011940:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011944:	e074      	b.n	8011a30 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8011946:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801194a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801194e:	1ad2      	subs	r2, r2, r3
 8011950:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011954:	4413      	add	r3, r2
 8011956:	3b01      	subs	r3, #1
 8011958:	2201      	movs	r2, #1
 801195a:	fa02 f303 	lsl.w	r3, r2, r3
 801195e:	461a      	mov	r2, r3
 8011960:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011964:	4013      	ands	r3, r2
 8011966:	2b00      	cmp	r3, #0
 8011968:	d02d      	beq.n	80119c6 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 801196a:	4b68      	ldr	r3, [pc, #416]	@ (8011b0c <DrawChar+0x2b0>)
 801196c:	68db      	ldr	r3, [r3, #12]
 801196e:	4a67      	ldr	r2, [pc, #412]	@ (8011b0c <DrawChar+0x2b0>)
 8011970:	015b      	lsls	r3, r3, #5
 8011972:	4413      	add	r3, r2
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	08db      	lsrs	r3, r3, #3
 8011978:	b29b      	uxth	r3, r3
 801197a:	f003 031f 	and.w	r3, r3, #31
 801197e:	b29a      	uxth	r2, r3
 8011980:	4b62      	ldr	r3, [pc, #392]	@ (8011b0c <DrawChar+0x2b0>)
 8011982:	68db      	ldr	r3, [r3, #12]
 8011984:	4961      	ldr	r1, [pc, #388]	@ (8011b0c <DrawChar+0x2b0>)
 8011986:	015b      	lsls	r3, r3, #5
 8011988:	440b      	add	r3, r1
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	0a9b      	lsrs	r3, r3, #10
 801198e:	b29b      	uxth	r3, r3
 8011990:	015b      	lsls	r3, r3, #5
 8011992:	b29b      	uxth	r3, r3
 8011994:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8011998:	b29b      	uxth	r3, r3
 801199a:	4313      	orrs	r3, r2
 801199c:	b29a      	uxth	r2, r3
 801199e:	4b5b      	ldr	r3, [pc, #364]	@ (8011b0c <DrawChar+0x2b0>)
 80119a0:	68db      	ldr	r3, [r3, #12]
 80119a2:	495a      	ldr	r1, [pc, #360]	@ (8011b0c <DrawChar+0x2b0>)
 80119a4:	015b      	lsls	r3, r3, #5
 80119a6:	440b      	add	r3, r1
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	0cdb      	lsrs	r3, r3, #19
 80119ac:	b29b      	uxth	r3, r3
 80119ae:	02db      	lsls	r3, r3, #11
 80119b0:	b29b      	uxth	r3, r3
 80119b2:	4313      	orrs	r3, r2
 80119b4:	b29a      	uxth	r2, r3
 80119b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80119ba:	005b      	lsls	r3, r3, #1
 80119bc:	33c0      	adds	r3, #192	@ 0xc0
 80119be:	443b      	add	r3, r7
 80119c0:	f823 2c4c 	strh.w	r2, [r3, #-76]
 80119c4:	e02f      	b.n	8011a26 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 80119c6:	4b51      	ldr	r3, [pc, #324]	@ (8011b0c <DrawChar+0x2b0>)
 80119c8:	68db      	ldr	r3, [r3, #12]
 80119ca:	4a50      	ldr	r2, [pc, #320]	@ (8011b0c <DrawChar+0x2b0>)
 80119cc:	015b      	lsls	r3, r3, #5
 80119ce:	4413      	add	r3, r2
 80119d0:	3304      	adds	r3, #4
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	08db      	lsrs	r3, r3, #3
 80119d6:	b29b      	uxth	r3, r3
 80119d8:	f003 031f 	and.w	r3, r3, #31
 80119dc:	b29a      	uxth	r2, r3
 80119de:	4b4b      	ldr	r3, [pc, #300]	@ (8011b0c <DrawChar+0x2b0>)
 80119e0:	68db      	ldr	r3, [r3, #12]
 80119e2:	494a      	ldr	r1, [pc, #296]	@ (8011b0c <DrawChar+0x2b0>)
 80119e4:	015b      	lsls	r3, r3, #5
 80119e6:	440b      	add	r3, r1
 80119e8:	3304      	adds	r3, #4
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	0a9b      	lsrs	r3, r3, #10
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	015b      	lsls	r3, r3, #5
 80119f2:	b29b      	uxth	r3, r3
 80119f4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80119f8:	b29b      	uxth	r3, r3
 80119fa:	4313      	orrs	r3, r2
 80119fc:	b29a      	uxth	r2, r3
 80119fe:	4b43      	ldr	r3, [pc, #268]	@ (8011b0c <DrawChar+0x2b0>)
 8011a00:	68db      	ldr	r3, [r3, #12]
 8011a02:	4942      	ldr	r1, [pc, #264]	@ (8011b0c <DrawChar+0x2b0>)
 8011a04:	015b      	lsls	r3, r3, #5
 8011a06:	440b      	add	r3, r1
 8011a08:	3304      	adds	r3, #4
 8011a0a:	681b      	ldr	r3, [r3, #0]
 8011a0c:	0cdb      	lsrs	r3, r3, #19
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	02db      	lsls	r3, r3, #11
 8011a12:	b29b      	uxth	r3, r3
 8011a14:	4313      	orrs	r3, r2
 8011a16:	b29a      	uxth	r2, r3
 8011a18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011a1c:	005b      	lsls	r3, r3, #1
 8011a1e:	33c0      	adds	r3, #192	@ 0xc0
 8011a20:	443b      	add	r3, r7
 8011a22:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 8011a26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011a2a:	3301      	adds	r3, #1
 8011a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011a30:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8011a34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a38:	429a      	cmp	r2, r3
 8011a3a:	d384      	bcc.n	8011946 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 8011a3c:	68b9      	ldr	r1, [r7, #8]
 8011a3e:	1c4b      	adds	r3, r1, #1
 8011a40:	60bb      	str	r3, [r7, #8]
 8011a42:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8011a46:	2301      	movs	r3, #1
 8011a48:	9300      	str	r3, [sp, #0]
 8011a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a4e:	68f8      	ldr	r0, [r7, #12]
 8011a50:	f7ff fdb4 	bl	80115bc <UTIL_LCD_FillRGBRect>
 8011a54:	e048      	b.n	8011ae8 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 8011a56:	2300      	movs	r3, #0
 8011a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011a5c:	e032      	b.n	8011ac4 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8011a5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8011a62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011a66:	1ad2      	subs	r2, r2, r3
 8011a68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011a6c:	4413      	add	r3, r2
 8011a6e:	3b01      	subs	r3, #1
 8011a70:	2201      	movs	r2, #1
 8011a72:	fa02 f303 	lsl.w	r3, r2, r3
 8011a76:	461a      	mov	r2, r3
 8011a78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011a7c:	4013      	ands	r3, r2
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d00d      	beq.n	8011a9e <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8011a82:	4b22      	ldr	r3, [pc, #136]	@ (8011b0c <DrawChar+0x2b0>)
 8011a84:	68db      	ldr	r3, [r3, #12]
 8011a86:	4a21      	ldr	r2, [pc, #132]	@ (8011b0c <DrawChar+0x2b0>)
 8011a88:	015b      	lsls	r3, r3, #5
 8011a8a:	4413      	add	r3, r2
 8011a8c:	681a      	ldr	r2, [r3, #0]
 8011a8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011a92:	009b      	lsls	r3, r3, #2
 8011a94:	33c0      	adds	r3, #192	@ 0xc0
 8011a96:	443b      	add	r3, r7
 8011a98:	f843 2cac 	str.w	r2, [r3, #-172]
 8011a9c:	e00d      	b.n	8011aba <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8011a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8011b0c <DrawChar+0x2b0>)
 8011aa0:	68db      	ldr	r3, [r3, #12]
 8011aa2:	4a1a      	ldr	r2, [pc, #104]	@ (8011b0c <DrawChar+0x2b0>)
 8011aa4:	015b      	lsls	r3, r3, #5
 8011aa6:	4413      	add	r3, r2
 8011aa8:	3304      	adds	r3, #4
 8011aaa:	681a      	ldr	r2, [r3, #0]
 8011aac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011ab0:	009b      	lsls	r3, r3, #2
 8011ab2:	33c0      	adds	r3, #192	@ 0xc0
 8011ab4:	443b      	add	r3, r7
 8011ab6:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 8011aba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011abe:	3301      	adds	r3, #1
 8011ac0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011ac4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8011ac8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011acc:	429a      	cmp	r2, r3
 8011ace:	d3c6      	bcc.n	8011a5e <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8011ad0:	68b9      	ldr	r1, [r7, #8]
 8011ad2:	1c4b      	adds	r3, r1, #1
 8011ad4:	60bb      	str	r3, [r7, #8]
 8011ad6:	f107 0214 	add.w	r2, r7, #20
 8011ada:	2301      	movs	r3, #1
 8011adc:	9300      	str	r3, [sp, #0]
 8011ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ae2:	68f8      	ldr	r0, [r7, #12]
 8011ae4:	f7ff fd6a 	bl	80115bc <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8011ae8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8011aec:	3301      	adds	r3, #1
 8011aee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8011af2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8011af6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8011afa:	429a      	cmp	r2, r3
 8011afc:	f4ff aedc 	bcc.w	80118b8 <DrawChar+0x5c>
    }
  }
}
 8011b00:	bf00      	nop
 8011b02:	bf00      	nop
 8011b04:	37c0      	adds	r7, #192	@ 0xc0
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	20000fe8 	.word	0x20000fe8

08011b10 <__cvt>:
 8011b10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011b14:	ec57 6b10 	vmov	r6, r7, d0
 8011b18:	2f00      	cmp	r7, #0
 8011b1a:	460c      	mov	r4, r1
 8011b1c:	4619      	mov	r1, r3
 8011b1e:	463b      	mov	r3, r7
 8011b20:	bfb4      	ite	lt
 8011b22:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011b26:	2300      	movge	r3, #0
 8011b28:	4691      	mov	r9, r2
 8011b2a:	bfbf      	itttt	lt
 8011b2c:	4632      	movlt	r2, r6
 8011b2e:	461f      	movlt	r7, r3
 8011b30:	232d      	movlt	r3, #45	@ 0x2d
 8011b32:	4616      	movlt	r6, r2
 8011b34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011b38:	700b      	strb	r3, [r1, #0]
 8011b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011b3c:	f023 0820 	bic.w	r8, r3, #32
 8011b40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011b44:	d005      	beq.n	8011b52 <__cvt+0x42>
 8011b46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011b4a:	d100      	bne.n	8011b4e <__cvt+0x3e>
 8011b4c:	3401      	adds	r4, #1
 8011b4e:	2102      	movs	r1, #2
 8011b50:	e000      	b.n	8011b54 <__cvt+0x44>
 8011b52:	2103      	movs	r1, #3
 8011b54:	ab03      	add	r3, sp, #12
 8011b56:	4622      	mov	r2, r4
 8011b58:	9301      	str	r3, [sp, #4]
 8011b5a:	ab02      	add	r3, sp, #8
 8011b5c:	ec47 6b10 	vmov	d0, r6, r7
 8011b60:	9300      	str	r3, [sp, #0]
 8011b62:	4653      	mov	r3, sl
 8011b64:	f000 fe80 	bl	8012868 <_dtoa_r>
 8011b68:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011b6c:	4605      	mov	r5, r0
 8011b6e:	d119      	bne.n	8011ba4 <__cvt+0x94>
 8011b70:	f019 0f01 	tst.w	r9, #1
 8011b74:	d00e      	beq.n	8011b94 <__cvt+0x84>
 8011b76:	eb00 0904 	add.w	r9, r0, r4
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	4630      	mov	r0, r6
 8011b80:	4639      	mov	r1, r7
 8011b82:	f7ee ffb1 	bl	8000ae8 <__aeabi_dcmpeq>
 8011b86:	b108      	cbz	r0, 8011b8c <__cvt+0x7c>
 8011b88:	f8cd 900c 	str.w	r9, [sp, #12]
 8011b8c:	2230      	movs	r2, #48	@ 0x30
 8011b8e:	9b03      	ldr	r3, [sp, #12]
 8011b90:	454b      	cmp	r3, r9
 8011b92:	d31e      	bcc.n	8011bd2 <__cvt+0xc2>
 8011b94:	9b03      	ldr	r3, [sp, #12]
 8011b96:	4628      	mov	r0, r5
 8011b98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011b9a:	1b5b      	subs	r3, r3, r5
 8011b9c:	6013      	str	r3, [r2, #0]
 8011b9e:	b004      	add	sp, #16
 8011ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ba4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011ba8:	eb00 0904 	add.w	r9, r0, r4
 8011bac:	d1e5      	bne.n	8011b7a <__cvt+0x6a>
 8011bae:	7803      	ldrb	r3, [r0, #0]
 8011bb0:	2b30      	cmp	r3, #48	@ 0x30
 8011bb2:	d10a      	bne.n	8011bca <__cvt+0xba>
 8011bb4:	2200      	movs	r2, #0
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	4630      	mov	r0, r6
 8011bba:	4639      	mov	r1, r7
 8011bbc:	f7ee ff94 	bl	8000ae8 <__aeabi_dcmpeq>
 8011bc0:	b918      	cbnz	r0, 8011bca <__cvt+0xba>
 8011bc2:	f1c4 0401 	rsb	r4, r4, #1
 8011bc6:	f8ca 4000 	str.w	r4, [sl]
 8011bca:	f8da 3000 	ldr.w	r3, [sl]
 8011bce:	4499      	add	r9, r3
 8011bd0:	e7d3      	b.n	8011b7a <__cvt+0x6a>
 8011bd2:	1c59      	adds	r1, r3, #1
 8011bd4:	9103      	str	r1, [sp, #12]
 8011bd6:	701a      	strb	r2, [r3, #0]
 8011bd8:	e7d9      	b.n	8011b8e <__cvt+0x7e>

08011bda <__exponent>:
 8011bda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011bdc:	2900      	cmp	r1, #0
 8011bde:	7002      	strb	r2, [r0, #0]
 8011be0:	bfba      	itte	lt
 8011be2:	4249      	neglt	r1, r1
 8011be4:	232d      	movlt	r3, #45	@ 0x2d
 8011be6:	232b      	movge	r3, #43	@ 0x2b
 8011be8:	2909      	cmp	r1, #9
 8011bea:	7043      	strb	r3, [r0, #1]
 8011bec:	dd28      	ble.n	8011c40 <__exponent+0x66>
 8011bee:	f10d 0307 	add.w	r3, sp, #7
 8011bf2:	270a      	movs	r7, #10
 8011bf4:	461d      	mov	r5, r3
 8011bf6:	461a      	mov	r2, r3
 8011bf8:	3b01      	subs	r3, #1
 8011bfa:	fbb1 f6f7 	udiv	r6, r1, r7
 8011bfe:	fb07 1416 	mls	r4, r7, r6, r1
 8011c02:	3430      	adds	r4, #48	@ 0x30
 8011c04:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011c08:	460c      	mov	r4, r1
 8011c0a:	4631      	mov	r1, r6
 8011c0c:	2c63      	cmp	r4, #99	@ 0x63
 8011c0e:	dcf2      	bgt.n	8011bf6 <__exponent+0x1c>
 8011c10:	3130      	adds	r1, #48	@ 0x30
 8011c12:	1e94      	subs	r4, r2, #2
 8011c14:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011c18:	1c41      	adds	r1, r0, #1
 8011c1a:	4623      	mov	r3, r4
 8011c1c:	42ab      	cmp	r3, r5
 8011c1e:	d30a      	bcc.n	8011c36 <__exponent+0x5c>
 8011c20:	f10d 0309 	add.w	r3, sp, #9
 8011c24:	1a9b      	subs	r3, r3, r2
 8011c26:	42ac      	cmp	r4, r5
 8011c28:	bf88      	it	hi
 8011c2a:	2300      	movhi	r3, #0
 8011c2c:	3302      	adds	r3, #2
 8011c2e:	4403      	add	r3, r0
 8011c30:	1a18      	subs	r0, r3, r0
 8011c32:	b003      	add	sp, #12
 8011c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c36:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011c3a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011c3e:	e7ed      	b.n	8011c1c <__exponent+0x42>
 8011c40:	2330      	movs	r3, #48	@ 0x30
 8011c42:	3130      	adds	r1, #48	@ 0x30
 8011c44:	7083      	strb	r3, [r0, #2]
 8011c46:	1d03      	adds	r3, r0, #4
 8011c48:	70c1      	strb	r1, [r0, #3]
 8011c4a:	e7f1      	b.n	8011c30 <__exponent+0x56>

08011c4c <_printf_float>:
 8011c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c50:	b08d      	sub	sp, #52	@ 0x34
 8011c52:	460c      	mov	r4, r1
 8011c54:	4616      	mov	r6, r2
 8011c56:	461f      	mov	r7, r3
 8011c58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011c5c:	4605      	mov	r5, r0
 8011c5e:	f000 fcf1 	bl	8012644 <_localeconv_r>
 8011c62:	6803      	ldr	r3, [r0, #0]
 8011c64:	4618      	mov	r0, r3
 8011c66:	9304      	str	r3, [sp, #16]
 8011c68:	f7ee fb12 	bl	8000290 <strlen>
 8011c6c:	2300      	movs	r3, #0
 8011c6e:	9005      	str	r0, [sp, #20]
 8011c70:	930a      	str	r3, [sp, #40]	@ 0x28
 8011c72:	f8d8 3000 	ldr.w	r3, [r8]
 8011c76:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011c7a:	3307      	adds	r3, #7
 8011c7c:	f8d4 b000 	ldr.w	fp, [r4]
 8011c80:	f023 0307 	bic.w	r3, r3, #7
 8011c84:	f103 0208 	add.w	r2, r3, #8
 8011c88:	f8c8 2000 	str.w	r2, [r8]
 8011c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8011c90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011c94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011c98:	f8cd 8018 	str.w	r8, [sp, #24]
 8011c9c:	9307      	str	r3, [sp, #28]
 8011c9e:	4b9d      	ldr	r3, [pc, #628]	@ (8011f14 <_printf_float+0x2c8>)
 8011ca0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ca4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011ca8:	f7ee ff50 	bl	8000b4c <__aeabi_dcmpun>
 8011cac:	bb70      	cbnz	r0, 8011d0c <_printf_float+0xc0>
 8011cae:	f04f 32ff 	mov.w	r2, #4294967295
 8011cb2:	4b98      	ldr	r3, [pc, #608]	@ (8011f14 <_printf_float+0x2c8>)
 8011cb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011cb8:	f7ee ff2a 	bl	8000b10 <__aeabi_dcmple>
 8011cbc:	bb30      	cbnz	r0, 8011d0c <_printf_float+0xc0>
 8011cbe:	2200      	movs	r2, #0
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	4640      	mov	r0, r8
 8011cc4:	4649      	mov	r1, r9
 8011cc6:	f7ee ff19 	bl	8000afc <__aeabi_dcmplt>
 8011cca:	b110      	cbz	r0, 8011cd2 <_printf_float+0x86>
 8011ccc:	232d      	movs	r3, #45	@ 0x2d
 8011cce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cd2:	4a91      	ldr	r2, [pc, #580]	@ (8011f18 <_printf_float+0x2cc>)
 8011cd4:	4b91      	ldr	r3, [pc, #580]	@ (8011f1c <_printf_float+0x2d0>)
 8011cd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011cda:	bf8c      	ite	hi
 8011cdc:	4690      	movhi	r8, r2
 8011cde:	4698      	movls	r8, r3
 8011ce0:	2303      	movs	r3, #3
 8011ce2:	f04f 0900 	mov.w	r9, #0
 8011ce6:	6123      	str	r3, [r4, #16]
 8011ce8:	f02b 0304 	bic.w	r3, fp, #4
 8011cec:	6023      	str	r3, [r4, #0]
 8011cee:	4633      	mov	r3, r6
 8011cf0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011cf2:	4621      	mov	r1, r4
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	9700      	str	r7, [sp, #0]
 8011cf8:	f000 f9d2 	bl	80120a0 <_printf_common>
 8011cfc:	3001      	adds	r0, #1
 8011cfe:	f040 808d 	bne.w	8011e1c <_printf_float+0x1d0>
 8011d02:	f04f 30ff 	mov.w	r0, #4294967295
 8011d06:	b00d      	add	sp, #52	@ 0x34
 8011d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d0c:	4642      	mov	r2, r8
 8011d0e:	464b      	mov	r3, r9
 8011d10:	4640      	mov	r0, r8
 8011d12:	4649      	mov	r1, r9
 8011d14:	f7ee ff1a 	bl	8000b4c <__aeabi_dcmpun>
 8011d18:	b140      	cbz	r0, 8011d2c <_printf_float+0xe0>
 8011d1a:	464b      	mov	r3, r9
 8011d1c:	4a80      	ldr	r2, [pc, #512]	@ (8011f20 <_printf_float+0x2d4>)
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	bfbc      	itt	lt
 8011d22:	232d      	movlt	r3, #45	@ 0x2d
 8011d24:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011d28:	4b7e      	ldr	r3, [pc, #504]	@ (8011f24 <_printf_float+0x2d8>)
 8011d2a:	e7d4      	b.n	8011cd6 <_printf_float+0x8a>
 8011d2c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011d30:	6863      	ldr	r3, [r4, #4]
 8011d32:	9206      	str	r2, [sp, #24]
 8011d34:	1c5a      	adds	r2, r3, #1
 8011d36:	d13b      	bne.n	8011db0 <_printf_float+0x164>
 8011d38:	2306      	movs	r3, #6
 8011d3a:	6063      	str	r3, [r4, #4]
 8011d3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011d40:	2300      	movs	r3, #0
 8011d42:	4628      	mov	r0, r5
 8011d44:	6022      	str	r2, [r4, #0]
 8011d46:	9303      	str	r3, [sp, #12]
 8011d48:	ab0a      	add	r3, sp, #40	@ 0x28
 8011d4a:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011d4e:	ab09      	add	r3, sp, #36	@ 0x24
 8011d50:	ec49 8b10 	vmov	d0, r8, r9
 8011d54:	9300      	str	r3, [sp, #0]
 8011d56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011d5a:	6861      	ldr	r1, [r4, #4]
 8011d5c:	f7ff fed8 	bl	8011b10 <__cvt>
 8011d60:	9b06      	ldr	r3, [sp, #24]
 8011d62:	4680      	mov	r8, r0
 8011d64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011d66:	2b47      	cmp	r3, #71	@ 0x47
 8011d68:	d129      	bne.n	8011dbe <_printf_float+0x172>
 8011d6a:	1cc8      	adds	r0, r1, #3
 8011d6c:	db02      	blt.n	8011d74 <_printf_float+0x128>
 8011d6e:	6863      	ldr	r3, [r4, #4]
 8011d70:	4299      	cmp	r1, r3
 8011d72:	dd41      	ble.n	8011df8 <_printf_float+0x1ac>
 8011d74:	f1aa 0a02 	sub.w	sl, sl, #2
 8011d78:	fa5f fa8a 	uxtb.w	sl, sl
 8011d7c:	3901      	subs	r1, #1
 8011d7e:	4652      	mov	r2, sl
 8011d80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011d84:	9109      	str	r1, [sp, #36]	@ 0x24
 8011d86:	f7ff ff28 	bl	8011bda <__exponent>
 8011d8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011d8c:	4681      	mov	r9, r0
 8011d8e:	1813      	adds	r3, r2, r0
 8011d90:	2a01      	cmp	r2, #1
 8011d92:	6123      	str	r3, [r4, #16]
 8011d94:	dc02      	bgt.n	8011d9c <_printf_float+0x150>
 8011d96:	6822      	ldr	r2, [r4, #0]
 8011d98:	07d2      	lsls	r2, r2, #31
 8011d9a:	d501      	bpl.n	8011da0 <_printf_float+0x154>
 8011d9c:	3301      	adds	r3, #1
 8011d9e:	6123      	str	r3, [r4, #16]
 8011da0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d0a2      	beq.n	8011cee <_printf_float+0xa2>
 8011da8:	232d      	movs	r3, #45	@ 0x2d
 8011daa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011dae:	e79e      	b.n	8011cee <_printf_float+0xa2>
 8011db0:	9a06      	ldr	r2, [sp, #24]
 8011db2:	2a47      	cmp	r2, #71	@ 0x47
 8011db4:	d1c2      	bne.n	8011d3c <_printf_float+0xf0>
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d1c0      	bne.n	8011d3c <_printf_float+0xf0>
 8011dba:	2301      	movs	r3, #1
 8011dbc:	e7bd      	b.n	8011d3a <_printf_float+0xee>
 8011dbe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011dc2:	d9db      	bls.n	8011d7c <_printf_float+0x130>
 8011dc4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011dc8:	d118      	bne.n	8011dfc <_printf_float+0x1b0>
 8011dca:	2900      	cmp	r1, #0
 8011dcc:	6863      	ldr	r3, [r4, #4]
 8011dce:	dd0b      	ble.n	8011de8 <_printf_float+0x19c>
 8011dd0:	6121      	str	r1, [r4, #16]
 8011dd2:	b913      	cbnz	r3, 8011dda <_printf_float+0x18e>
 8011dd4:	6822      	ldr	r2, [r4, #0]
 8011dd6:	07d0      	lsls	r0, r2, #31
 8011dd8:	d502      	bpl.n	8011de0 <_printf_float+0x194>
 8011dda:	3301      	adds	r3, #1
 8011ddc:	440b      	add	r3, r1
 8011dde:	6123      	str	r3, [r4, #16]
 8011de0:	f04f 0900 	mov.w	r9, #0
 8011de4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011de6:	e7db      	b.n	8011da0 <_printf_float+0x154>
 8011de8:	b913      	cbnz	r3, 8011df0 <_printf_float+0x1a4>
 8011dea:	6822      	ldr	r2, [r4, #0]
 8011dec:	07d2      	lsls	r2, r2, #31
 8011dee:	d501      	bpl.n	8011df4 <_printf_float+0x1a8>
 8011df0:	3302      	adds	r3, #2
 8011df2:	e7f4      	b.n	8011dde <_printf_float+0x192>
 8011df4:	2301      	movs	r3, #1
 8011df6:	e7f2      	b.n	8011dde <_printf_float+0x192>
 8011df8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011dfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011dfe:	4299      	cmp	r1, r3
 8011e00:	db05      	blt.n	8011e0e <_printf_float+0x1c2>
 8011e02:	6823      	ldr	r3, [r4, #0]
 8011e04:	6121      	str	r1, [r4, #16]
 8011e06:	07d8      	lsls	r0, r3, #31
 8011e08:	d5ea      	bpl.n	8011de0 <_printf_float+0x194>
 8011e0a:	1c4b      	adds	r3, r1, #1
 8011e0c:	e7e7      	b.n	8011dde <_printf_float+0x192>
 8011e0e:	2900      	cmp	r1, #0
 8011e10:	bfd4      	ite	le
 8011e12:	f1c1 0202 	rsble	r2, r1, #2
 8011e16:	2201      	movgt	r2, #1
 8011e18:	4413      	add	r3, r2
 8011e1a:	e7e0      	b.n	8011dde <_printf_float+0x192>
 8011e1c:	6823      	ldr	r3, [r4, #0]
 8011e1e:	055a      	lsls	r2, r3, #21
 8011e20:	d407      	bmi.n	8011e32 <_printf_float+0x1e6>
 8011e22:	6923      	ldr	r3, [r4, #16]
 8011e24:	4642      	mov	r2, r8
 8011e26:	4631      	mov	r1, r6
 8011e28:	4628      	mov	r0, r5
 8011e2a:	47b8      	blx	r7
 8011e2c:	3001      	adds	r0, #1
 8011e2e:	d12b      	bne.n	8011e88 <_printf_float+0x23c>
 8011e30:	e767      	b.n	8011d02 <_printf_float+0xb6>
 8011e32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011e36:	f240 80dd 	bls.w	8011ff4 <_printf_float+0x3a8>
 8011e3a:	2200      	movs	r2, #0
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011e42:	f7ee fe51 	bl	8000ae8 <__aeabi_dcmpeq>
 8011e46:	2800      	cmp	r0, #0
 8011e48:	d033      	beq.n	8011eb2 <_printf_float+0x266>
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	4a36      	ldr	r2, [pc, #216]	@ (8011f28 <_printf_float+0x2dc>)
 8011e4e:	4631      	mov	r1, r6
 8011e50:	4628      	mov	r0, r5
 8011e52:	47b8      	blx	r7
 8011e54:	3001      	adds	r0, #1
 8011e56:	f43f af54 	beq.w	8011d02 <_printf_float+0xb6>
 8011e5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011e5e:	4543      	cmp	r3, r8
 8011e60:	db02      	blt.n	8011e68 <_printf_float+0x21c>
 8011e62:	6823      	ldr	r3, [r4, #0]
 8011e64:	07d8      	lsls	r0, r3, #31
 8011e66:	d50f      	bpl.n	8011e88 <_printf_float+0x23c>
 8011e68:	4631      	mov	r1, r6
 8011e6a:	4628      	mov	r0, r5
 8011e6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e70:	47b8      	blx	r7
 8011e72:	3001      	adds	r0, #1
 8011e74:	f43f af45 	beq.w	8011d02 <_printf_float+0xb6>
 8011e78:	f04f 0900 	mov.w	r9, #0
 8011e7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8011e80:	f104 0a1a 	add.w	sl, r4, #26
 8011e84:	45c8      	cmp	r8, r9
 8011e86:	dc09      	bgt.n	8011e9c <_printf_float+0x250>
 8011e88:	6823      	ldr	r3, [r4, #0]
 8011e8a:	079b      	lsls	r3, r3, #30
 8011e8c:	f100 8103 	bmi.w	8012096 <_printf_float+0x44a>
 8011e90:	68e0      	ldr	r0, [r4, #12]
 8011e92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011e94:	4298      	cmp	r0, r3
 8011e96:	bfb8      	it	lt
 8011e98:	4618      	movlt	r0, r3
 8011e9a:	e734      	b.n	8011d06 <_printf_float+0xba>
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	4652      	mov	r2, sl
 8011ea0:	4631      	mov	r1, r6
 8011ea2:	4628      	mov	r0, r5
 8011ea4:	47b8      	blx	r7
 8011ea6:	3001      	adds	r0, #1
 8011ea8:	f43f af2b 	beq.w	8011d02 <_printf_float+0xb6>
 8011eac:	f109 0901 	add.w	r9, r9, #1
 8011eb0:	e7e8      	b.n	8011e84 <_printf_float+0x238>
 8011eb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	dc39      	bgt.n	8011f2c <_printf_float+0x2e0>
 8011eb8:	2301      	movs	r3, #1
 8011eba:	4a1b      	ldr	r2, [pc, #108]	@ (8011f28 <_printf_float+0x2dc>)
 8011ebc:	4631      	mov	r1, r6
 8011ebe:	4628      	mov	r0, r5
 8011ec0:	47b8      	blx	r7
 8011ec2:	3001      	adds	r0, #1
 8011ec4:	f43f af1d 	beq.w	8011d02 <_printf_float+0xb6>
 8011ec8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011ecc:	ea59 0303 	orrs.w	r3, r9, r3
 8011ed0:	d102      	bne.n	8011ed8 <_printf_float+0x28c>
 8011ed2:	6823      	ldr	r3, [r4, #0]
 8011ed4:	07d9      	lsls	r1, r3, #31
 8011ed6:	d5d7      	bpl.n	8011e88 <_printf_float+0x23c>
 8011ed8:	4631      	mov	r1, r6
 8011eda:	4628      	mov	r0, r5
 8011edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ee0:	47b8      	blx	r7
 8011ee2:	3001      	adds	r0, #1
 8011ee4:	f43f af0d 	beq.w	8011d02 <_printf_float+0xb6>
 8011ee8:	f04f 0a00 	mov.w	sl, #0
 8011eec:	f104 0b1a 	add.w	fp, r4, #26
 8011ef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ef2:	425b      	negs	r3, r3
 8011ef4:	4553      	cmp	r3, sl
 8011ef6:	dc01      	bgt.n	8011efc <_printf_float+0x2b0>
 8011ef8:	464b      	mov	r3, r9
 8011efa:	e793      	b.n	8011e24 <_printf_float+0x1d8>
 8011efc:	2301      	movs	r3, #1
 8011efe:	465a      	mov	r2, fp
 8011f00:	4631      	mov	r1, r6
 8011f02:	4628      	mov	r0, r5
 8011f04:	47b8      	blx	r7
 8011f06:	3001      	adds	r0, #1
 8011f08:	f43f aefb 	beq.w	8011d02 <_printf_float+0xb6>
 8011f0c:	f10a 0a01 	add.w	sl, sl, #1
 8011f10:	e7ee      	b.n	8011ef0 <_printf_float+0x2a4>
 8011f12:	bf00      	nop
 8011f14:	7fefffff 	.word	0x7fefffff
 8011f18:	0801642c 	.word	0x0801642c
 8011f1c:	08016428 	.word	0x08016428
 8011f20:	08016434 	.word	0x08016434
 8011f24:	08016430 	.word	0x08016430
 8011f28:	08016438 	.word	0x08016438
 8011f2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011f2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011f32:	4553      	cmp	r3, sl
 8011f34:	bfa8      	it	ge
 8011f36:	4653      	movge	r3, sl
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	4699      	mov	r9, r3
 8011f3c:	dc36      	bgt.n	8011fac <_printf_float+0x360>
 8011f3e:	f04f 0b00 	mov.w	fp, #0
 8011f42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f46:	f104 021a 	add.w	r2, r4, #26
 8011f4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011f4c:	9306      	str	r3, [sp, #24]
 8011f4e:	eba3 0309 	sub.w	r3, r3, r9
 8011f52:	455b      	cmp	r3, fp
 8011f54:	dc31      	bgt.n	8011fba <_printf_float+0x36e>
 8011f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f58:	459a      	cmp	sl, r3
 8011f5a:	dc3a      	bgt.n	8011fd2 <_printf_float+0x386>
 8011f5c:	6823      	ldr	r3, [r4, #0]
 8011f5e:	07da      	lsls	r2, r3, #31
 8011f60:	d437      	bmi.n	8011fd2 <_printf_float+0x386>
 8011f62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f64:	ebaa 0903 	sub.w	r9, sl, r3
 8011f68:	9b06      	ldr	r3, [sp, #24]
 8011f6a:	ebaa 0303 	sub.w	r3, sl, r3
 8011f6e:	4599      	cmp	r9, r3
 8011f70:	bfa8      	it	ge
 8011f72:	4699      	movge	r9, r3
 8011f74:	f1b9 0f00 	cmp.w	r9, #0
 8011f78:	dc33      	bgt.n	8011fe2 <_printf_float+0x396>
 8011f7a:	f04f 0800 	mov.w	r8, #0
 8011f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011f82:	f104 0b1a 	add.w	fp, r4, #26
 8011f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f88:	ebaa 0303 	sub.w	r3, sl, r3
 8011f8c:	eba3 0309 	sub.w	r3, r3, r9
 8011f90:	4543      	cmp	r3, r8
 8011f92:	f77f af79 	ble.w	8011e88 <_printf_float+0x23c>
 8011f96:	2301      	movs	r3, #1
 8011f98:	465a      	mov	r2, fp
 8011f9a:	4631      	mov	r1, r6
 8011f9c:	4628      	mov	r0, r5
 8011f9e:	47b8      	blx	r7
 8011fa0:	3001      	adds	r0, #1
 8011fa2:	f43f aeae 	beq.w	8011d02 <_printf_float+0xb6>
 8011fa6:	f108 0801 	add.w	r8, r8, #1
 8011faa:	e7ec      	b.n	8011f86 <_printf_float+0x33a>
 8011fac:	4642      	mov	r2, r8
 8011fae:	4631      	mov	r1, r6
 8011fb0:	4628      	mov	r0, r5
 8011fb2:	47b8      	blx	r7
 8011fb4:	3001      	adds	r0, #1
 8011fb6:	d1c2      	bne.n	8011f3e <_printf_float+0x2f2>
 8011fb8:	e6a3      	b.n	8011d02 <_printf_float+0xb6>
 8011fba:	2301      	movs	r3, #1
 8011fbc:	4631      	mov	r1, r6
 8011fbe:	4628      	mov	r0, r5
 8011fc0:	9206      	str	r2, [sp, #24]
 8011fc2:	47b8      	blx	r7
 8011fc4:	3001      	adds	r0, #1
 8011fc6:	f43f ae9c 	beq.w	8011d02 <_printf_float+0xb6>
 8011fca:	f10b 0b01 	add.w	fp, fp, #1
 8011fce:	9a06      	ldr	r2, [sp, #24]
 8011fd0:	e7bb      	b.n	8011f4a <_printf_float+0x2fe>
 8011fd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011fd6:	4631      	mov	r1, r6
 8011fd8:	4628      	mov	r0, r5
 8011fda:	47b8      	blx	r7
 8011fdc:	3001      	adds	r0, #1
 8011fde:	d1c0      	bne.n	8011f62 <_printf_float+0x316>
 8011fe0:	e68f      	b.n	8011d02 <_printf_float+0xb6>
 8011fe2:	9a06      	ldr	r2, [sp, #24]
 8011fe4:	464b      	mov	r3, r9
 8011fe6:	4631      	mov	r1, r6
 8011fe8:	4628      	mov	r0, r5
 8011fea:	4442      	add	r2, r8
 8011fec:	47b8      	blx	r7
 8011fee:	3001      	adds	r0, #1
 8011ff0:	d1c3      	bne.n	8011f7a <_printf_float+0x32e>
 8011ff2:	e686      	b.n	8011d02 <_printf_float+0xb6>
 8011ff4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011ff8:	f1ba 0f01 	cmp.w	sl, #1
 8011ffc:	dc01      	bgt.n	8012002 <_printf_float+0x3b6>
 8011ffe:	07db      	lsls	r3, r3, #31
 8012000:	d536      	bpl.n	8012070 <_printf_float+0x424>
 8012002:	2301      	movs	r3, #1
 8012004:	4642      	mov	r2, r8
 8012006:	4631      	mov	r1, r6
 8012008:	4628      	mov	r0, r5
 801200a:	47b8      	blx	r7
 801200c:	3001      	adds	r0, #1
 801200e:	f43f ae78 	beq.w	8011d02 <_printf_float+0xb6>
 8012012:	4631      	mov	r1, r6
 8012014:	4628      	mov	r0, r5
 8012016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801201a:	47b8      	blx	r7
 801201c:	3001      	adds	r0, #1
 801201e:	f43f ae70 	beq.w	8011d02 <_printf_float+0xb6>
 8012022:	2200      	movs	r2, #0
 8012024:	2300      	movs	r3, #0
 8012026:	f10a 3aff 	add.w	sl, sl, #4294967295
 801202a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801202e:	f7ee fd5b 	bl	8000ae8 <__aeabi_dcmpeq>
 8012032:	b9c0      	cbnz	r0, 8012066 <_printf_float+0x41a>
 8012034:	4653      	mov	r3, sl
 8012036:	f108 0201 	add.w	r2, r8, #1
 801203a:	4631      	mov	r1, r6
 801203c:	4628      	mov	r0, r5
 801203e:	47b8      	blx	r7
 8012040:	3001      	adds	r0, #1
 8012042:	d10c      	bne.n	801205e <_printf_float+0x412>
 8012044:	e65d      	b.n	8011d02 <_printf_float+0xb6>
 8012046:	2301      	movs	r3, #1
 8012048:	465a      	mov	r2, fp
 801204a:	4631      	mov	r1, r6
 801204c:	4628      	mov	r0, r5
 801204e:	47b8      	blx	r7
 8012050:	3001      	adds	r0, #1
 8012052:	f43f ae56 	beq.w	8011d02 <_printf_float+0xb6>
 8012056:	f108 0801 	add.w	r8, r8, #1
 801205a:	45d0      	cmp	r8, sl
 801205c:	dbf3      	blt.n	8012046 <_printf_float+0x3fa>
 801205e:	464b      	mov	r3, r9
 8012060:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012064:	e6df      	b.n	8011e26 <_printf_float+0x1da>
 8012066:	f04f 0800 	mov.w	r8, #0
 801206a:	f104 0b1a 	add.w	fp, r4, #26
 801206e:	e7f4      	b.n	801205a <_printf_float+0x40e>
 8012070:	2301      	movs	r3, #1
 8012072:	4642      	mov	r2, r8
 8012074:	e7e1      	b.n	801203a <_printf_float+0x3ee>
 8012076:	2301      	movs	r3, #1
 8012078:	464a      	mov	r2, r9
 801207a:	4631      	mov	r1, r6
 801207c:	4628      	mov	r0, r5
 801207e:	47b8      	blx	r7
 8012080:	3001      	adds	r0, #1
 8012082:	f43f ae3e 	beq.w	8011d02 <_printf_float+0xb6>
 8012086:	f108 0801 	add.w	r8, r8, #1
 801208a:	68e3      	ldr	r3, [r4, #12]
 801208c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801208e:	1a5b      	subs	r3, r3, r1
 8012090:	4543      	cmp	r3, r8
 8012092:	dcf0      	bgt.n	8012076 <_printf_float+0x42a>
 8012094:	e6fc      	b.n	8011e90 <_printf_float+0x244>
 8012096:	f04f 0800 	mov.w	r8, #0
 801209a:	f104 0919 	add.w	r9, r4, #25
 801209e:	e7f4      	b.n	801208a <_printf_float+0x43e>

080120a0 <_printf_common>:
 80120a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120a4:	4616      	mov	r6, r2
 80120a6:	4698      	mov	r8, r3
 80120a8:	688a      	ldr	r2, [r1, #8]
 80120aa:	4607      	mov	r7, r0
 80120ac:	690b      	ldr	r3, [r1, #16]
 80120ae:	460c      	mov	r4, r1
 80120b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80120b4:	4293      	cmp	r3, r2
 80120b6:	bfb8      	it	lt
 80120b8:	4613      	movlt	r3, r2
 80120ba:	6033      	str	r3, [r6, #0]
 80120bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80120c0:	b10a      	cbz	r2, 80120c6 <_printf_common+0x26>
 80120c2:	3301      	adds	r3, #1
 80120c4:	6033      	str	r3, [r6, #0]
 80120c6:	6823      	ldr	r3, [r4, #0]
 80120c8:	0699      	lsls	r1, r3, #26
 80120ca:	bf42      	ittt	mi
 80120cc:	6833      	ldrmi	r3, [r6, #0]
 80120ce:	3302      	addmi	r3, #2
 80120d0:	6033      	strmi	r3, [r6, #0]
 80120d2:	6825      	ldr	r5, [r4, #0]
 80120d4:	f015 0506 	ands.w	r5, r5, #6
 80120d8:	d106      	bne.n	80120e8 <_printf_common+0x48>
 80120da:	f104 0a19 	add.w	sl, r4, #25
 80120de:	68e3      	ldr	r3, [r4, #12]
 80120e0:	6832      	ldr	r2, [r6, #0]
 80120e2:	1a9b      	subs	r3, r3, r2
 80120e4:	42ab      	cmp	r3, r5
 80120e6:	dc2b      	bgt.n	8012140 <_printf_common+0xa0>
 80120e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80120ec:	6822      	ldr	r2, [r4, #0]
 80120ee:	3b00      	subs	r3, #0
 80120f0:	bf18      	it	ne
 80120f2:	2301      	movne	r3, #1
 80120f4:	0692      	lsls	r2, r2, #26
 80120f6:	d430      	bmi.n	801215a <_printf_common+0xba>
 80120f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80120fc:	4641      	mov	r1, r8
 80120fe:	4638      	mov	r0, r7
 8012100:	47c8      	blx	r9
 8012102:	3001      	adds	r0, #1
 8012104:	d023      	beq.n	801214e <_printf_common+0xae>
 8012106:	6823      	ldr	r3, [r4, #0]
 8012108:	341a      	adds	r4, #26
 801210a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 801210e:	f003 0306 	and.w	r3, r3, #6
 8012112:	2b04      	cmp	r3, #4
 8012114:	bf0a      	itet	eq
 8012116:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 801211a:	2500      	movne	r5, #0
 801211c:	6833      	ldreq	r3, [r6, #0]
 801211e:	f04f 0600 	mov.w	r6, #0
 8012122:	bf08      	it	eq
 8012124:	1aed      	subeq	r5, r5, r3
 8012126:	f854 3c12 	ldr.w	r3, [r4, #-18]
 801212a:	bf08      	it	eq
 801212c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012130:	4293      	cmp	r3, r2
 8012132:	bfc4      	itt	gt
 8012134:	1a9b      	subgt	r3, r3, r2
 8012136:	18ed      	addgt	r5, r5, r3
 8012138:	42b5      	cmp	r5, r6
 801213a:	d11a      	bne.n	8012172 <_printf_common+0xd2>
 801213c:	2000      	movs	r0, #0
 801213e:	e008      	b.n	8012152 <_printf_common+0xb2>
 8012140:	2301      	movs	r3, #1
 8012142:	4652      	mov	r2, sl
 8012144:	4641      	mov	r1, r8
 8012146:	4638      	mov	r0, r7
 8012148:	47c8      	blx	r9
 801214a:	3001      	adds	r0, #1
 801214c:	d103      	bne.n	8012156 <_printf_common+0xb6>
 801214e:	f04f 30ff 	mov.w	r0, #4294967295
 8012152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012156:	3501      	adds	r5, #1
 8012158:	e7c1      	b.n	80120de <_printf_common+0x3e>
 801215a:	18e1      	adds	r1, r4, r3
 801215c:	1c5a      	adds	r2, r3, #1
 801215e:	2030      	movs	r0, #48	@ 0x30
 8012160:	3302      	adds	r3, #2
 8012162:	4422      	add	r2, r4
 8012164:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012168:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801216c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012170:	e7c2      	b.n	80120f8 <_printf_common+0x58>
 8012172:	2301      	movs	r3, #1
 8012174:	4622      	mov	r2, r4
 8012176:	4641      	mov	r1, r8
 8012178:	4638      	mov	r0, r7
 801217a:	47c8      	blx	r9
 801217c:	3001      	adds	r0, #1
 801217e:	d0e6      	beq.n	801214e <_printf_common+0xae>
 8012180:	3601      	adds	r6, #1
 8012182:	e7d9      	b.n	8012138 <_printf_common+0x98>

08012184 <_printf_i>:
 8012184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012188:	7e0f      	ldrb	r7, [r1, #24]
 801218a:	4691      	mov	r9, r2
 801218c:	4680      	mov	r8, r0
 801218e:	460c      	mov	r4, r1
 8012190:	2f78      	cmp	r7, #120	@ 0x78
 8012192:	469a      	mov	sl, r3
 8012194:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801219a:	d807      	bhi.n	80121ac <_printf_i+0x28>
 801219c:	2f62      	cmp	r7, #98	@ 0x62
 801219e:	d80a      	bhi.n	80121b6 <_printf_i+0x32>
 80121a0:	2f00      	cmp	r7, #0
 80121a2:	f000 80d1 	beq.w	8012348 <_printf_i+0x1c4>
 80121a6:	2f58      	cmp	r7, #88	@ 0x58
 80121a8:	f000 80b8 	beq.w	801231c <_printf_i+0x198>
 80121ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80121b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80121b4:	e03a      	b.n	801222c <_printf_i+0xa8>
 80121b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80121ba:	2b15      	cmp	r3, #21
 80121bc:	d8f6      	bhi.n	80121ac <_printf_i+0x28>
 80121be:	a101      	add	r1, pc, #4	@ (adr r1, 80121c4 <_printf_i+0x40>)
 80121c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80121c4:	0801221d 	.word	0x0801221d
 80121c8:	08012231 	.word	0x08012231
 80121cc:	080121ad 	.word	0x080121ad
 80121d0:	080121ad 	.word	0x080121ad
 80121d4:	080121ad 	.word	0x080121ad
 80121d8:	080121ad 	.word	0x080121ad
 80121dc:	08012231 	.word	0x08012231
 80121e0:	080121ad 	.word	0x080121ad
 80121e4:	080121ad 	.word	0x080121ad
 80121e8:	080121ad 	.word	0x080121ad
 80121ec:	080121ad 	.word	0x080121ad
 80121f0:	0801232f 	.word	0x0801232f
 80121f4:	0801225b 	.word	0x0801225b
 80121f8:	080122e9 	.word	0x080122e9
 80121fc:	080121ad 	.word	0x080121ad
 8012200:	080121ad 	.word	0x080121ad
 8012204:	08012351 	.word	0x08012351
 8012208:	080121ad 	.word	0x080121ad
 801220c:	0801225b 	.word	0x0801225b
 8012210:	080121ad 	.word	0x080121ad
 8012214:	080121ad 	.word	0x080121ad
 8012218:	080122f1 	.word	0x080122f1
 801221c:	6833      	ldr	r3, [r6, #0]
 801221e:	1d1a      	adds	r2, r3, #4
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	6032      	str	r2, [r6, #0]
 8012224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801222c:	2301      	movs	r3, #1
 801222e:	e09c      	b.n	801236a <_printf_i+0x1e6>
 8012230:	6833      	ldr	r3, [r6, #0]
 8012232:	6820      	ldr	r0, [r4, #0]
 8012234:	1d19      	adds	r1, r3, #4
 8012236:	6031      	str	r1, [r6, #0]
 8012238:	0606      	lsls	r6, r0, #24
 801223a:	d501      	bpl.n	8012240 <_printf_i+0xbc>
 801223c:	681d      	ldr	r5, [r3, #0]
 801223e:	e003      	b.n	8012248 <_printf_i+0xc4>
 8012240:	0645      	lsls	r5, r0, #25
 8012242:	d5fb      	bpl.n	801223c <_printf_i+0xb8>
 8012244:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012248:	2d00      	cmp	r5, #0
 801224a:	da03      	bge.n	8012254 <_printf_i+0xd0>
 801224c:	232d      	movs	r3, #45	@ 0x2d
 801224e:	426d      	negs	r5, r5
 8012250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012254:	4858      	ldr	r0, [pc, #352]	@ (80123b8 <_printf_i+0x234>)
 8012256:	230a      	movs	r3, #10
 8012258:	e011      	b.n	801227e <_printf_i+0xfa>
 801225a:	6821      	ldr	r1, [r4, #0]
 801225c:	6833      	ldr	r3, [r6, #0]
 801225e:	0608      	lsls	r0, r1, #24
 8012260:	f853 5b04 	ldr.w	r5, [r3], #4
 8012264:	d402      	bmi.n	801226c <_printf_i+0xe8>
 8012266:	0649      	lsls	r1, r1, #25
 8012268:	bf48      	it	mi
 801226a:	b2ad      	uxthmi	r5, r5
 801226c:	2f6f      	cmp	r7, #111	@ 0x6f
 801226e:	6033      	str	r3, [r6, #0]
 8012270:	4851      	ldr	r0, [pc, #324]	@ (80123b8 <_printf_i+0x234>)
 8012272:	bf14      	ite	ne
 8012274:	230a      	movne	r3, #10
 8012276:	2308      	moveq	r3, #8
 8012278:	2100      	movs	r1, #0
 801227a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801227e:	6866      	ldr	r6, [r4, #4]
 8012280:	2e00      	cmp	r6, #0
 8012282:	60a6      	str	r6, [r4, #8]
 8012284:	db05      	blt.n	8012292 <_printf_i+0x10e>
 8012286:	6821      	ldr	r1, [r4, #0]
 8012288:	432e      	orrs	r6, r5
 801228a:	f021 0104 	bic.w	r1, r1, #4
 801228e:	6021      	str	r1, [r4, #0]
 8012290:	d04b      	beq.n	801232a <_printf_i+0x1a6>
 8012292:	4616      	mov	r6, r2
 8012294:	fbb5 f1f3 	udiv	r1, r5, r3
 8012298:	fb03 5711 	mls	r7, r3, r1, r5
 801229c:	5dc7      	ldrb	r7, [r0, r7]
 801229e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80122a2:	462f      	mov	r7, r5
 80122a4:	460d      	mov	r5, r1
 80122a6:	42bb      	cmp	r3, r7
 80122a8:	d9f4      	bls.n	8012294 <_printf_i+0x110>
 80122aa:	2b08      	cmp	r3, #8
 80122ac:	d10b      	bne.n	80122c6 <_printf_i+0x142>
 80122ae:	6823      	ldr	r3, [r4, #0]
 80122b0:	07df      	lsls	r7, r3, #31
 80122b2:	d508      	bpl.n	80122c6 <_printf_i+0x142>
 80122b4:	6923      	ldr	r3, [r4, #16]
 80122b6:	6861      	ldr	r1, [r4, #4]
 80122b8:	4299      	cmp	r1, r3
 80122ba:	bfde      	ittt	le
 80122bc:	2330      	movle	r3, #48	@ 0x30
 80122be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80122c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80122c6:	1b92      	subs	r2, r2, r6
 80122c8:	6122      	str	r2, [r4, #16]
 80122ca:	464b      	mov	r3, r9
 80122cc:	aa03      	add	r2, sp, #12
 80122ce:	4621      	mov	r1, r4
 80122d0:	4640      	mov	r0, r8
 80122d2:	f8cd a000 	str.w	sl, [sp]
 80122d6:	f7ff fee3 	bl	80120a0 <_printf_common>
 80122da:	3001      	adds	r0, #1
 80122dc:	d14a      	bne.n	8012374 <_printf_i+0x1f0>
 80122de:	f04f 30ff 	mov.w	r0, #4294967295
 80122e2:	b004      	add	sp, #16
 80122e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122e8:	6823      	ldr	r3, [r4, #0]
 80122ea:	f043 0320 	orr.w	r3, r3, #32
 80122ee:	6023      	str	r3, [r4, #0]
 80122f0:	2778      	movs	r7, #120	@ 0x78
 80122f2:	4832      	ldr	r0, [pc, #200]	@ (80123bc <_printf_i+0x238>)
 80122f4:	6823      	ldr	r3, [r4, #0]
 80122f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80122fa:	061f      	lsls	r7, r3, #24
 80122fc:	6831      	ldr	r1, [r6, #0]
 80122fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8012302:	d402      	bmi.n	801230a <_printf_i+0x186>
 8012304:	065f      	lsls	r7, r3, #25
 8012306:	bf48      	it	mi
 8012308:	b2ad      	uxthmi	r5, r5
 801230a:	6031      	str	r1, [r6, #0]
 801230c:	07d9      	lsls	r1, r3, #31
 801230e:	bf44      	itt	mi
 8012310:	f043 0320 	orrmi.w	r3, r3, #32
 8012314:	6023      	strmi	r3, [r4, #0]
 8012316:	b11d      	cbz	r5, 8012320 <_printf_i+0x19c>
 8012318:	2310      	movs	r3, #16
 801231a:	e7ad      	b.n	8012278 <_printf_i+0xf4>
 801231c:	4826      	ldr	r0, [pc, #152]	@ (80123b8 <_printf_i+0x234>)
 801231e:	e7e9      	b.n	80122f4 <_printf_i+0x170>
 8012320:	6823      	ldr	r3, [r4, #0]
 8012322:	f023 0320 	bic.w	r3, r3, #32
 8012326:	6023      	str	r3, [r4, #0]
 8012328:	e7f6      	b.n	8012318 <_printf_i+0x194>
 801232a:	4616      	mov	r6, r2
 801232c:	e7bd      	b.n	80122aa <_printf_i+0x126>
 801232e:	6833      	ldr	r3, [r6, #0]
 8012330:	6825      	ldr	r5, [r4, #0]
 8012332:	1d18      	adds	r0, r3, #4
 8012334:	6961      	ldr	r1, [r4, #20]
 8012336:	6030      	str	r0, [r6, #0]
 8012338:	062e      	lsls	r6, r5, #24
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	d501      	bpl.n	8012342 <_printf_i+0x1be>
 801233e:	6019      	str	r1, [r3, #0]
 8012340:	e002      	b.n	8012348 <_printf_i+0x1c4>
 8012342:	0668      	lsls	r0, r5, #25
 8012344:	d5fb      	bpl.n	801233e <_printf_i+0x1ba>
 8012346:	8019      	strh	r1, [r3, #0]
 8012348:	2300      	movs	r3, #0
 801234a:	4616      	mov	r6, r2
 801234c:	6123      	str	r3, [r4, #16]
 801234e:	e7bc      	b.n	80122ca <_printf_i+0x146>
 8012350:	6833      	ldr	r3, [r6, #0]
 8012352:	2100      	movs	r1, #0
 8012354:	1d1a      	adds	r2, r3, #4
 8012356:	6032      	str	r2, [r6, #0]
 8012358:	681e      	ldr	r6, [r3, #0]
 801235a:	6862      	ldr	r2, [r4, #4]
 801235c:	4630      	mov	r0, r6
 801235e:	f000 f9e8 	bl	8012732 <memchr>
 8012362:	b108      	cbz	r0, 8012368 <_printf_i+0x1e4>
 8012364:	1b80      	subs	r0, r0, r6
 8012366:	6060      	str	r0, [r4, #4]
 8012368:	6863      	ldr	r3, [r4, #4]
 801236a:	6123      	str	r3, [r4, #16]
 801236c:	2300      	movs	r3, #0
 801236e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012372:	e7aa      	b.n	80122ca <_printf_i+0x146>
 8012374:	6923      	ldr	r3, [r4, #16]
 8012376:	4632      	mov	r2, r6
 8012378:	4649      	mov	r1, r9
 801237a:	4640      	mov	r0, r8
 801237c:	47d0      	blx	sl
 801237e:	3001      	adds	r0, #1
 8012380:	d0ad      	beq.n	80122de <_printf_i+0x15a>
 8012382:	6823      	ldr	r3, [r4, #0]
 8012384:	079b      	lsls	r3, r3, #30
 8012386:	d413      	bmi.n	80123b0 <_printf_i+0x22c>
 8012388:	68e0      	ldr	r0, [r4, #12]
 801238a:	9b03      	ldr	r3, [sp, #12]
 801238c:	4298      	cmp	r0, r3
 801238e:	bfb8      	it	lt
 8012390:	4618      	movlt	r0, r3
 8012392:	e7a6      	b.n	80122e2 <_printf_i+0x15e>
 8012394:	2301      	movs	r3, #1
 8012396:	4632      	mov	r2, r6
 8012398:	4649      	mov	r1, r9
 801239a:	4640      	mov	r0, r8
 801239c:	47d0      	blx	sl
 801239e:	3001      	adds	r0, #1
 80123a0:	d09d      	beq.n	80122de <_printf_i+0x15a>
 80123a2:	3501      	adds	r5, #1
 80123a4:	68e3      	ldr	r3, [r4, #12]
 80123a6:	9903      	ldr	r1, [sp, #12]
 80123a8:	1a5b      	subs	r3, r3, r1
 80123aa:	42ab      	cmp	r3, r5
 80123ac:	dcf2      	bgt.n	8012394 <_printf_i+0x210>
 80123ae:	e7eb      	b.n	8012388 <_printf_i+0x204>
 80123b0:	2500      	movs	r5, #0
 80123b2:	f104 0619 	add.w	r6, r4, #25
 80123b6:	e7f5      	b.n	80123a4 <_printf_i+0x220>
 80123b8:	0801643a 	.word	0x0801643a
 80123bc:	0801644b 	.word	0x0801644b

080123c0 <std>:
 80123c0:	2300      	movs	r3, #0
 80123c2:	b510      	push	{r4, lr}
 80123c4:	4604      	mov	r4, r0
 80123c6:	6083      	str	r3, [r0, #8]
 80123c8:	8181      	strh	r1, [r0, #12]
 80123ca:	4619      	mov	r1, r3
 80123cc:	6643      	str	r3, [r0, #100]	@ 0x64
 80123ce:	81c2      	strh	r2, [r0, #14]
 80123d0:	2208      	movs	r2, #8
 80123d2:	6183      	str	r3, [r0, #24]
 80123d4:	e9c0 3300 	strd	r3, r3, [r0]
 80123d8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80123dc:	305c      	adds	r0, #92	@ 0x5c
 80123de:	f000 f928 	bl	8012632 <memset>
 80123e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012418 <std+0x58>)
 80123e4:	6224      	str	r4, [r4, #32]
 80123e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80123e8:	4b0c      	ldr	r3, [pc, #48]	@ (801241c <std+0x5c>)
 80123ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80123ec:	4b0c      	ldr	r3, [pc, #48]	@ (8012420 <std+0x60>)
 80123ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80123f0:	4b0c      	ldr	r3, [pc, #48]	@ (8012424 <std+0x64>)
 80123f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80123f4:	4b0c      	ldr	r3, [pc, #48]	@ (8012428 <std+0x68>)
 80123f6:	429c      	cmp	r4, r3
 80123f8:	d006      	beq.n	8012408 <std+0x48>
 80123fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80123fe:	4294      	cmp	r4, r2
 8012400:	d002      	beq.n	8012408 <std+0x48>
 8012402:	33d0      	adds	r3, #208	@ 0xd0
 8012404:	429c      	cmp	r4, r3
 8012406:	d105      	bne.n	8012414 <std+0x54>
 8012408:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801240c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012410:	f000 b98c 	b.w	801272c <__retarget_lock_init_recursive>
 8012414:	bd10      	pop	{r4, pc}
 8012416:	bf00      	nop
 8012418:	080125ad 	.word	0x080125ad
 801241c:	080125cf 	.word	0x080125cf
 8012420:	08012607 	.word	0x08012607
 8012424:	0801262b 	.word	0x0801262b
 8012428:	20001054 	.word	0x20001054

0801242c <stdio_exit_handler>:
 801242c:	4a02      	ldr	r2, [pc, #8]	@ (8012438 <stdio_exit_handler+0xc>)
 801242e:	4903      	ldr	r1, [pc, #12]	@ (801243c <stdio_exit_handler+0x10>)
 8012430:	4803      	ldr	r0, [pc, #12]	@ (8012440 <stdio_exit_handler+0x14>)
 8012432:	f000 b869 	b.w	8012508 <_fwalk_sglue>
 8012436:	bf00      	nop
 8012438:	20000090 	.word	0x20000090
 801243c:	0801434d 	.word	0x0801434d
 8012440:	200000a0 	.word	0x200000a0

08012444 <cleanup_stdio>:
 8012444:	6841      	ldr	r1, [r0, #4]
 8012446:	4b0c      	ldr	r3, [pc, #48]	@ (8012478 <cleanup_stdio+0x34>)
 8012448:	4299      	cmp	r1, r3
 801244a:	b510      	push	{r4, lr}
 801244c:	4604      	mov	r4, r0
 801244e:	d001      	beq.n	8012454 <cleanup_stdio+0x10>
 8012450:	f001 ff7c 	bl	801434c <_fflush_r>
 8012454:	68a1      	ldr	r1, [r4, #8]
 8012456:	4b09      	ldr	r3, [pc, #36]	@ (801247c <cleanup_stdio+0x38>)
 8012458:	4299      	cmp	r1, r3
 801245a:	d002      	beq.n	8012462 <cleanup_stdio+0x1e>
 801245c:	4620      	mov	r0, r4
 801245e:	f001 ff75 	bl	801434c <_fflush_r>
 8012462:	68e1      	ldr	r1, [r4, #12]
 8012464:	4b06      	ldr	r3, [pc, #24]	@ (8012480 <cleanup_stdio+0x3c>)
 8012466:	4299      	cmp	r1, r3
 8012468:	d004      	beq.n	8012474 <cleanup_stdio+0x30>
 801246a:	4620      	mov	r0, r4
 801246c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012470:	f001 bf6c 	b.w	801434c <_fflush_r>
 8012474:	bd10      	pop	{r4, pc}
 8012476:	bf00      	nop
 8012478:	20001054 	.word	0x20001054
 801247c:	200010bc 	.word	0x200010bc
 8012480:	20001124 	.word	0x20001124

08012484 <global_stdio_init.part.0>:
 8012484:	b510      	push	{r4, lr}
 8012486:	4b0b      	ldr	r3, [pc, #44]	@ (80124b4 <global_stdio_init.part.0+0x30>)
 8012488:	2104      	movs	r1, #4
 801248a:	4c0b      	ldr	r4, [pc, #44]	@ (80124b8 <global_stdio_init.part.0+0x34>)
 801248c:	4a0b      	ldr	r2, [pc, #44]	@ (80124bc <global_stdio_init.part.0+0x38>)
 801248e:	4620      	mov	r0, r4
 8012490:	601a      	str	r2, [r3, #0]
 8012492:	2200      	movs	r2, #0
 8012494:	f7ff ff94 	bl	80123c0 <std>
 8012498:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801249c:	2201      	movs	r2, #1
 801249e:	2109      	movs	r1, #9
 80124a0:	f7ff ff8e 	bl	80123c0 <std>
 80124a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80124a8:	2202      	movs	r2, #2
 80124aa:	2112      	movs	r1, #18
 80124ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124b0:	f7ff bf86 	b.w	80123c0 <std>
 80124b4:	2000118c 	.word	0x2000118c
 80124b8:	20001054 	.word	0x20001054
 80124bc:	0801242d 	.word	0x0801242d

080124c0 <__sfp_lock_acquire>:
 80124c0:	4801      	ldr	r0, [pc, #4]	@ (80124c8 <__sfp_lock_acquire+0x8>)
 80124c2:	f000 b934 	b.w	801272e <__retarget_lock_acquire_recursive>
 80124c6:	bf00      	nop
 80124c8:	20001195 	.word	0x20001195

080124cc <__sfp_lock_release>:
 80124cc:	4801      	ldr	r0, [pc, #4]	@ (80124d4 <__sfp_lock_release+0x8>)
 80124ce:	f000 b92f 	b.w	8012730 <__retarget_lock_release_recursive>
 80124d2:	bf00      	nop
 80124d4:	20001195 	.word	0x20001195

080124d8 <__sinit>:
 80124d8:	b510      	push	{r4, lr}
 80124da:	4604      	mov	r4, r0
 80124dc:	f7ff fff0 	bl	80124c0 <__sfp_lock_acquire>
 80124e0:	6a23      	ldr	r3, [r4, #32]
 80124e2:	b11b      	cbz	r3, 80124ec <__sinit+0x14>
 80124e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124e8:	f7ff bff0 	b.w	80124cc <__sfp_lock_release>
 80124ec:	4b04      	ldr	r3, [pc, #16]	@ (8012500 <__sinit+0x28>)
 80124ee:	6223      	str	r3, [r4, #32]
 80124f0:	4b04      	ldr	r3, [pc, #16]	@ (8012504 <__sinit+0x2c>)
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d1f5      	bne.n	80124e4 <__sinit+0xc>
 80124f8:	f7ff ffc4 	bl	8012484 <global_stdio_init.part.0>
 80124fc:	e7f2      	b.n	80124e4 <__sinit+0xc>
 80124fe:	bf00      	nop
 8012500:	08012445 	.word	0x08012445
 8012504:	2000118c 	.word	0x2000118c

08012508 <_fwalk_sglue>:
 8012508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801250c:	4607      	mov	r7, r0
 801250e:	4688      	mov	r8, r1
 8012510:	4614      	mov	r4, r2
 8012512:	2600      	movs	r6, #0
 8012514:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012518:	f1b9 0901 	subs.w	r9, r9, #1
 801251c:	d505      	bpl.n	801252a <_fwalk_sglue+0x22>
 801251e:	6824      	ldr	r4, [r4, #0]
 8012520:	2c00      	cmp	r4, #0
 8012522:	d1f7      	bne.n	8012514 <_fwalk_sglue+0xc>
 8012524:	4630      	mov	r0, r6
 8012526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801252a:	89ab      	ldrh	r3, [r5, #12]
 801252c:	2b01      	cmp	r3, #1
 801252e:	d907      	bls.n	8012540 <_fwalk_sglue+0x38>
 8012530:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012534:	3301      	adds	r3, #1
 8012536:	d003      	beq.n	8012540 <_fwalk_sglue+0x38>
 8012538:	4629      	mov	r1, r5
 801253a:	4638      	mov	r0, r7
 801253c:	47c0      	blx	r8
 801253e:	4306      	orrs	r6, r0
 8012540:	3568      	adds	r5, #104	@ 0x68
 8012542:	e7e9      	b.n	8012518 <_fwalk_sglue+0x10>

08012544 <iprintf>:
 8012544:	b40f      	push	{r0, r1, r2, r3}
 8012546:	b507      	push	{r0, r1, r2, lr}
 8012548:	4906      	ldr	r1, [pc, #24]	@ (8012564 <iprintf+0x20>)
 801254a:	ab04      	add	r3, sp, #16
 801254c:	6808      	ldr	r0, [r1, #0]
 801254e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012552:	6881      	ldr	r1, [r0, #8]
 8012554:	9301      	str	r3, [sp, #4]
 8012556:	f001 fd5d 	bl	8014014 <_vfiprintf_r>
 801255a:	b003      	add	sp, #12
 801255c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012560:	b004      	add	sp, #16
 8012562:	4770      	bx	lr
 8012564:	2000009c 	.word	0x2000009c

08012568 <siprintf>:
 8012568:	b40e      	push	{r1, r2, r3}
 801256a:	b510      	push	{r4, lr}
 801256c:	b09d      	sub	sp, #116	@ 0x74
 801256e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012572:	2400      	movs	r4, #0
 8012574:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012576:	9002      	str	r0, [sp, #8]
 8012578:	9006      	str	r0, [sp, #24]
 801257a:	9107      	str	r1, [sp, #28]
 801257c:	9104      	str	r1, [sp, #16]
 801257e:	4809      	ldr	r0, [pc, #36]	@ (80125a4 <siprintf+0x3c>)
 8012580:	4909      	ldr	r1, [pc, #36]	@ (80125a8 <siprintf+0x40>)
 8012582:	f853 2b04 	ldr.w	r2, [r3], #4
 8012586:	9105      	str	r1, [sp, #20]
 8012588:	a902      	add	r1, sp, #8
 801258a:	6800      	ldr	r0, [r0, #0]
 801258c:	9301      	str	r3, [sp, #4]
 801258e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012590:	f001 fc1a 	bl	8013dc8 <_svfiprintf_r>
 8012594:	9b02      	ldr	r3, [sp, #8]
 8012596:	701c      	strb	r4, [r3, #0]
 8012598:	b01d      	add	sp, #116	@ 0x74
 801259a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801259e:	b003      	add	sp, #12
 80125a0:	4770      	bx	lr
 80125a2:	bf00      	nop
 80125a4:	2000009c 	.word	0x2000009c
 80125a8:	ffff0208 	.word	0xffff0208

080125ac <__sread>:
 80125ac:	b510      	push	{r4, lr}
 80125ae:	460c      	mov	r4, r1
 80125b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125b4:	f000 f86c 	bl	8012690 <_read_r>
 80125b8:	2800      	cmp	r0, #0
 80125ba:	bfab      	itete	ge
 80125bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80125be:	89a3      	ldrhlt	r3, [r4, #12]
 80125c0:	181b      	addge	r3, r3, r0
 80125c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80125c6:	bfac      	ite	ge
 80125c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80125ca:	81a3      	strhlt	r3, [r4, #12]
 80125cc:	bd10      	pop	{r4, pc}

080125ce <__swrite>:
 80125ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125d2:	461f      	mov	r7, r3
 80125d4:	898b      	ldrh	r3, [r1, #12]
 80125d6:	4605      	mov	r5, r0
 80125d8:	460c      	mov	r4, r1
 80125da:	05db      	lsls	r3, r3, #23
 80125dc:	4616      	mov	r6, r2
 80125de:	d505      	bpl.n	80125ec <__swrite+0x1e>
 80125e0:	2302      	movs	r3, #2
 80125e2:	2200      	movs	r2, #0
 80125e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125e8:	f000 f840 	bl	801266c <_lseek_r>
 80125ec:	89a3      	ldrh	r3, [r4, #12]
 80125ee:	4632      	mov	r2, r6
 80125f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125f4:	4628      	mov	r0, r5
 80125f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80125fa:	81a3      	strh	r3, [r4, #12]
 80125fc:	463b      	mov	r3, r7
 80125fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012602:	f000 b857 	b.w	80126b4 <_write_r>

08012606 <__sseek>:
 8012606:	b510      	push	{r4, lr}
 8012608:	460c      	mov	r4, r1
 801260a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801260e:	f000 f82d 	bl	801266c <_lseek_r>
 8012612:	1c43      	adds	r3, r0, #1
 8012614:	89a3      	ldrh	r3, [r4, #12]
 8012616:	bf15      	itete	ne
 8012618:	6560      	strne	r0, [r4, #84]	@ 0x54
 801261a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801261e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012622:	81a3      	strheq	r3, [r4, #12]
 8012624:	bf18      	it	ne
 8012626:	81a3      	strhne	r3, [r4, #12]
 8012628:	bd10      	pop	{r4, pc}

0801262a <__sclose>:
 801262a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801262e:	f000 b80d 	b.w	801264c <_close_r>

08012632 <memset>:
 8012632:	4402      	add	r2, r0
 8012634:	4603      	mov	r3, r0
 8012636:	4293      	cmp	r3, r2
 8012638:	d100      	bne.n	801263c <memset+0xa>
 801263a:	4770      	bx	lr
 801263c:	f803 1b01 	strb.w	r1, [r3], #1
 8012640:	e7f9      	b.n	8012636 <memset+0x4>
	...

08012644 <_localeconv_r>:
 8012644:	4800      	ldr	r0, [pc, #0]	@ (8012648 <_localeconv_r+0x4>)
 8012646:	4770      	bx	lr
 8012648:	200001dc 	.word	0x200001dc

0801264c <_close_r>:
 801264c:	b538      	push	{r3, r4, r5, lr}
 801264e:	2300      	movs	r3, #0
 8012650:	4d05      	ldr	r5, [pc, #20]	@ (8012668 <_close_r+0x1c>)
 8012652:	4604      	mov	r4, r0
 8012654:	4608      	mov	r0, r1
 8012656:	602b      	str	r3, [r5, #0]
 8012658:	f7ef fba6 	bl	8001da8 <_close>
 801265c:	1c43      	adds	r3, r0, #1
 801265e:	d102      	bne.n	8012666 <_close_r+0x1a>
 8012660:	682b      	ldr	r3, [r5, #0]
 8012662:	b103      	cbz	r3, 8012666 <_close_r+0x1a>
 8012664:	6023      	str	r3, [r4, #0]
 8012666:	bd38      	pop	{r3, r4, r5, pc}
 8012668:	20001190 	.word	0x20001190

0801266c <_lseek_r>:
 801266c:	b538      	push	{r3, r4, r5, lr}
 801266e:	4604      	mov	r4, r0
 8012670:	4d06      	ldr	r5, [pc, #24]	@ (801268c <_lseek_r+0x20>)
 8012672:	4608      	mov	r0, r1
 8012674:	4611      	mov	r1, r2
 8012676:	2200      	movs	r2, #0
 8012678:	602a      	str	r2, [r5, #0]
 801267a:	461a      	mov	r2, r3
 801267c:	f7ef fbbb 	bl	8001df6 <_lseek>
 8012680:	1c43      	adds	r3, r0, #1
 8012682:	d102      	bne.n	801268a <_lseek_r+0x1e>
 8012684:	682b      	ldr	r3, [r5, #0]
 8012686:	b103      	cbz	r3, 801268a <_lseek_r+0x1e>
 8012688:	6023      	str	r3, [r4, #0]
 801268a:	bd38      	pop	{r3, r4, r5, pc}
 801268c:	20001190 	.word	0x20001190

08012690 <_read_r>:
 8012690:	b538      	push	{r3, r4, r5, lr}
 8012692:	4604      	mov	r4, r0
 8012694:	4d06      	ldr	r5, [pc, #24]	@ (80126b0 <_read_r+0x20>)
 8012696:	4608      	mov	r0, r1
 8012698:	4611      	mov	r1, r2
 801269a:	2200      	movs	r2, #0
 801269c:	602a      	str	r2, [r5, #0]
 801269e:	461a      	mov	r2, r3
 80126a0:	f7ef fb65 	bl	8001d6e <_read>
 80126a4:	1c43      	adds	r3, r0, #1
 80126a6:	d102      	bne.n	80126ae <_read_r+0x1e>
 80126a8:	682b      	ldr	r3, [r5, #0]
 80126aa:	b103      	cbz	r3, 80126ae <_read_r+0x1e>
 80126ac:	6023      	str	r3, [r4, #0]
 80126ae:	bd38      	pop	{r3, r4, r5, pc}
 80126b0:	20001190 	.word	0x20001190

080126b4 <_write_r>:
 80126b4:	b538      	push	{r3, r4, r5, lr}
 80126b6:	4604      	mov	r4, r0
 80126b8:	4d06      	ldr	r5, [pc, #24]	@ (80126d4 <_write_r+0x20>)
 80126ba:	4608      	mov	r0, r1
 80126bc:	4611      	mov	r1, r2
 80126be:	2200      	movs	r2, #0
 80126c0:	602a      	str	r2, [r5, #0]
 80126c2:	461a      	mov	r2, r3
 80126c4:	f7ee fc3e 	bl	8000f44 <_write>
 80126c8:	1c43      	adds	r3, r0, #1
 80126ca:	d102      	bne.n	80126d2 <_write_r+0x1e>
 80126cc:	682b      	ldr	r3, [r5, #0]
 80126ce:	b103      	cbz	r3, 80126d2 <_write_r+0x1e>
 80126d0:	6023      	str	r3, [r4, #0]
 80126d2:	bd38      	pop	{r3, r4, r5, pc}
 80126d4:	20001190 	.word	0x20001190

080126d8 <__errno>:
 80126d8:	4b01      	ldr	r3, [pc, #4]	@ (80126e0 <__errno+0x8>)
 80126da:	6818      	ldr	r0, [r3, #0]
 80126dc:	4770      	bx	lr
 80126de:	bf00      	nop
 80126e0:	2000009c 	.word	0x2000009c

080126e4 <__libc_init_array>:
 80126e4:	b570      	push	{r4, r5, r6, lr}
 80126e6:	4d0d      	ldr	r5, [pc, #52]	@ (801271c <__libc_init_array+0x38>)
 80126e8:	2600      	movs	r6, #0
 80126ea:	4c0d      	ldr	r4, [pc, #52]	@ (8012720 <__libc_init_array+0x3c>)
 80126ec:	1b64      	subs	r4, r4, r5
 80126ee:	10a4      	asrs	r4, r4, #2
 80126f0:	42a6      	cmp	r6, r4
 80126f2:	d109      	bne.n	8012708 <__libc_init_array+0x24>
 80126f4:	4d0b      	ldr	r5, [pc, #44]	@ (8012724 <__libc_init_array+0x40>)
 80126f6:	2600      	movs	r6, #0
 80126f8:	4c0b      	ldr	r4, [pc, #44]	@ (8012728 <__libc_init_array+0x44>)
 80126fa:	f002 f885 	bl	8014808 <_init>
 80126fe:	1b64      	subs	r4, r4, r5
 8012700:	10a4      	asrs	r4, r4, #2
 8012702:	42a6      	cmp	r6, r4
 8012704:	d105      	bne.n	8012712 <__libc_init_array+0x2e>
 8012706:	bd70      	pop	{r4, r5, r6, pc}
 8012708:	f855 3b04 	ldr.w	r3, [r5], #4
 801270c:	3601      	adds	r6, #1
 801270e:	4798      	blx	r3
 8012710:	e7ee      	b.n	80126f0 <__libc_init_array+0xc>
 8012712:	f855 3b04 	ldr.w	r3, [r5], #4
 8012716:	3601      	adds	r6, #1
 8012718:	4798      	blx	r3
 801271a:	e7f2      	b.n	8012702 <__libc_init_array+0x1e>
 801271c:	080167a4 	.word	0x080167a4
 8012720:	080167a4 	.word	0x080167a4
 8012724:	080167a4 	.word	0x080167a4
 8012728:	080167a8 	.word	0x080167a8

0801272c <__retarget_lock_init_recursive>:
 801272c:	4770      	bx	lr

0801272e <__retarget_lock_acquire_recursive>:
 801272e:	4770      	bx	lr

08012730 <__retarget_lock_release_recursive>:
 8012730:	4770      	bx	lr

08012732 <memchr>:
 8012732:	b2c9      	uxtb	r1, r1
 8012734:	4603      	mov	r3, r0
 8012736:	4402      	add	r2, r0
 8012738:	b510      	push	{r4, lr}
 801273a:	4293      	cmp	r3, r2
 801273c:	4618      	mov	r0, r3
 801273e:	d101      	bne.n	8012744 <memchr+0x12>
 8012740:	2000      	movs	r0, #0
 8012742:	e003      	b.n	801274c <memchr+0x1a>
 8012744:	7804      	ldrb	r4, [r0, #0]
 8012746:	3301      	adds	r3, #1
 8012748:	428c      	cmp	r4, r1
 801274a:	d1f6      	bne.n	801273a <memchr+0x8>
 801274c:	bd10      	pop	{r4, pc}

0801274e <quorem>:
 801274e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012752:	6903      	ldr	r3, [r0, #16]
 8012754:	4607      	mov	r7, r0
 8012756:	690c      	ldr	r4, [r1, #16]
 8012758:	42a3      	cmp	r3, r4
 801275a:	f2c0 8083 	blt.w	8012864 <quorem+0x116>
 801275e:	3c01      	subs	r4, #1
 8012760:	f100 0514 	add.w	r5, r0, #20
 8012764:	f101 0814 	add.w	r8, r1, #20
 8012768:	00a3      	lsls	r3, r4, #2
 801276a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801276e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012772:	9300      	str	r3, [sp, #0]
 8012774:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012778:	9301      	str	r3, [sp, #4]
 801277a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801277e:	3301      	adds	r3, #1
 8012780:	429a      	cmp	r2, r3
 8012782:	fbb2 f6f3 	udiv	r6, r2, r3
 8012786:	d331      	bcc.n	80127ec <quorem+0x9e>
 8012788:	f04f 0a00 	mov.w	sl, #0
 801278c:	46c4      	mov	ip, r8
 801278e:	46ae      	mov	lr, r5
 8012790:	46d3      	mov	fp, sl
 8012792:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012796:	b298      	uxth	r0, r3
 8012798:	45e1      	cmp	r9, ip
 801279a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801279e:	fb06 a000 	mla	r0, r6, r0, sl
 80127a2:	ea4f 4210 	mov.w	r2, r0, lsr #16
 80127a6:	b280      	uxth	r0, r0
 80127a8:	fb06 2303 	mla	r3, r6, r3, r2
 80127ac:	f8de 2000 	ldr.w	r2, [lr]
 80127b0:	b292      	uxth	r2, r2
 80127b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80127b6:	eba2 0200 	sub.w	r2, r2, r0
 80127ba:	b29b      	uxth	r3, r3
 80127bc:	f8de 0000 	ldr.w	r0, [lr]
 80127c0:	445a      	add	r2, fp
 80127c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80127c6:	b292      	uxth	r2, r2
 80127c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80127cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80127d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80127d4:	f84e 2b04 	str.w	r2, [lr], #4
 80127d8:	d2db      	bcs.n	8012792 <quorem+0x44>
 80127da:	9b00      	ldr	r3, [sp, #0]
 80127dc:	58eb      	ldr	r3, [r5, r3]
 80127de:	b92b      	cbnz	r3, 80127ec <quorem+0x9e>
 80127e0:	9b01      	ldr	r3, [sp, #4]
 80127e2:	3b04      	subs	r3, #4
 80127e4:	429d      	cmp	r5, r3
 80127e6:	461a      	mov	r2, r3
 80127e8:	d330      	bcc.n	801284c <quorem+0xfe>
 80127ea:	613c      	str	r4, [r7, #16]
 80127ec:	4638      	mov	r0, r7
 80127ee:	f001 f983 	bl	8013af8 <__mcmp>
 80127f2:	2800      	cmp	r0, #0
 80127f4:	db26      	blt.n	8012844 <quorem+0xf6>
 80127f6:	4629      	mov	r1, r5
 80127f8:	2000      	movs	r0, #0
 80127fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80127fe:	f8d1 c000 	ldr.w	ip, [r1]
 8012802:	fa1f fe82 	uxth.w	lr, r2
 8012806:	45c1      	cmp	r9, r8
 8012808:	fa1f f38c 	uxth.w	r3, ip
 801280c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8012810:	eba3 030e 	sub.w	r3, r3, lr
 8012814:	4403      	add	r3, r0
 8012816:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801281a:	b29b      	uxth	r3, r3
 801281c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012824:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012828:	f841 3b04 	str.w	r3, [r1], #4
 801282c:	d2e5      	bcs.n	80127fa <quorem+0xac>
 801282e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012832:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012836:	b922      	cbnz	r2, 8012842 <quorem+0xf4>
 8012838:	3b04      	subs	r3, #4
 801283a:	429d      	cmp	r5, r3
 801283c:	461a      	mov	r2, r3
 801283e:	d30b      	bcc.n	8012858 <quorem+0x10a>
 8012840:	613c      	str	r4, [r7, #16]
 8012842:	3601      	adds	r6, #1
 8012844:	4630      	mov	r0, r6
 8012846:	b003      	add	sp, #12
 8012848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801284c:	6812      	ldr	r2, [r2, #0]
 801284e:	3b04      	subs	r3, #4
 8012850:	2a00      	cmp	r2, #0
 8012852:	d1ca      	bne.n	80127ea <quorem+0x9c>
 8012854:	3c01      	subs	r4, #1
 8012856:	e7c5      	b.n	80127e4 <quorem+0x96>
 8012858:	6812      	ldr	r2, [r2, #0]
 801285a:	3b04      	subs	r3, #4
 801285c:	2a00      	cmp	r2, #0
 801285e:	d1ef      	bne.n	8012840 <quorem+0xf2>
 8012860:	3c01      	subs	r4, #1
 8012862:	e7ea      	b.n	801283a <quorem+0xec>
 8012864:	2000      	movs	r0, #0
 8012866:	e7ee      	b.n	8012846 <quorem+0xf8>

08012868 <_dtoa_r>:
 8012868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801286c:	69c7      	ldr	r7, [r0, #28]
 801286e:	b097      	sub	sp, #92	@ 0x5c
 8012870:	4681      	mov	r9, r0
 8012872:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012874:	9107      	str	r1, [sp, #28]
 8012876:	920c      	str	r2, [sp, #48]	@ 0x30
 8012878:	9311      	str	r3, [sp, #68]	@ 0x44
 801287a:	ec55 4b10 	vmov	r4, r5, d0
 801287e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012882:	b97f      	cbnz	r7, 80128a4 <_dtoa_r+0x3c>
 8012884:	2010      	movs	r0, #16
 8012886:	f000 fe0b 	bl	80134a0 <malloc>
 801288a:	4602      	mov	r2, r0
 801288c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012890:	b920      	cbnz	r0, 801289c <_dtoa_r+0x34>
 8012892:	4ba9      	ldr	r3, [pc, #676]	@ (8012b38 <_dtoa_r+0x2d0>)
 8012894:	21ef      	movs	r1, #239	@ 0xef
 8012896:	48a9      	ldr	r0, [pc, #676]	@ (8012b3c <_dtoa_r+0x2d4>)
 8012898:	f001 fe4c 	bl	8014534 <__assert_func>
 801289c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80128a0:	6007      	str	r7, [r0, #0]
 80128a2:	60c7      	str	r7, [r0, #12]
 80128a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80128a8:	6819      	ldr	r1, [r3, #0]
 80128aa:	b159      	cbz	r1, 80128c4 <_dtoa_r+0x5c>
 80128ac:	685a      	ldr	r2, [r3, #4]
 80128ae:	2301      	movs	r3, #1
 80128b0:	4648      	mov	r0, r9
 80128b2:	4093      	lsls	r3, r2
 80128b4:	604a      	str	r2, [r1, #4]
 80128b6:	608b      	str	r3, [r1, #8]
 80128b8:	f000 fee8 	bl	801368c <_Bfree>
 80128bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80128c0:	2200      	movs	r2, #0
 80128c2:	601a      	str	r2, [r3, #0]
 80128c4:	1e2b      	subs	r3, r5, #0
 80128c6:	bfb7      	itett	lt
 80128c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80128cc:	2300      	movge	r3, #0
 80128ce:	2201      	movlt	r2, #1
 80128d0:	9305      	strlt	r3, [sp, #20]
 80128d2:	bfa8      	it	ge
 80128d4:	6033      	strge	r3, [r6, #0]
 80128d6:	9f05      	ldr	r7, [sp, #20]
 80128d8:	4b99      	ldr	r3, [pc, #612]	@ (8012b40 <_dtoa_r+0x2d8>)
 80128da:	bfb8      	it	lt
 80128dc:	6032      	strlt	r2, [r6, #0]
 80128de:	43bb      	bics	r3, r7
 80128e0:	d112      	bne.n	8012908 <_dtoa_r+0xa0>
 80128e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80128e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80128e8:	6013      	str	r3, [r2, #0]
 80128ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80128ee:	4323      	orrs	r3, r4
 80128f0:	f000 855a 	beq.w	80133a8 <_dtoa_r+0xb40>
 80128f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80128f6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012b54 <_dtoa_r+0x2ec>
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	f000 855c 	beq.w	80133b8 <_dtoa_r+0xb50>
 8012900:	f10a 0303 	add.w	r3, sl, #3
 8012904:	f000 bd56 	b.w	80133b4 <_dtoa_r+0xb4c>
 8012908:	ed9d 7b04 	vldr	d7, [sp, #16]
 801290c:	2200      	movs	r2, #0
 801290e:	2300      	movs	r3, #0
 8012910:	ec51 0b17 	vmov	r0, r1, d7
 8012914:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012918:	f7ee f8e6 	bl	8000ae8 <__aeabi_dcmpeq>
 801291c:	4680      	mov	r8, r0
 801291e:	b158      	cbz	r0, 8012938 <_dtoa_r+0xd0>
 8012920:	2301      	movs	r3, #1
 8012922:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012924:	6013      	str	r3, [r2, #0]
 8012926:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012928:	b113      	cbz	r3, 8012930 <_dtoa_r+0xc8>
 801292a:	4b86      	ldr	r3, [pc, #536]	@ (8012b44 <_dtoa_r+0x2dc>)
 801292c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801292e:	6013      	str	r3, [r2, #0]
 8012930:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8012b58 <_dtoa_r+0x2f0>
 8012934:	f000 bd40 	b.w	80133b8 <_dtoa_r+0xb50>
 8012938:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801293c:	aa14      	add	r2, sp, #80	@ 0x50
 801293e:	a915      	add	r1, sp, #84	@ 0x54
 8012940:	4648      	mov	r0, r9
 8012942:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012946:	f001 f98b 	bl	8013c60 <__d2b>
 801294a:	9002      	str	r0, [sp, #8]
 801294c:	2e00      	cmp	r6, #0
 801294e:	d076      	beq.n	8012a3e <_dtoa_r+0x1d6>
 8012950:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012952:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012956:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801295a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801295e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012962:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012966:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801296a:	4619      	mov	r1, r3
 801296c:	2200      	movs	r2, #0
 801296e:	4b76      	ldr	r3, [pc, #472]	@ (8012b48 <_dtoa_r+0x2e0>)
 8012970:	f7ed fc9a 	bl	80002a8 <__aeabi_dsub>
 8012974:	a36a      	add	r3, pc, #424	@ (adr r3, 8012b20 <_dtoa_r+0x2b8>)
 8012976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801297a:	f7ed fe4d 	bl	8000618 <__aeabi_dmul>
 801297e:	a36a      	add	r3, pc, #424	@ (adr r3, 8012b28 <_dtoa_r+0x2c0>)
 8012980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012984:	f7ed fc92 	bl	80002ac <__adddf3>
 8012988:	4604      	mov	r4, r0
 801298a:	460d      	mov	r5, r1
 801298c:	4630      	mov	r0, r6
 801298e:	f7ed fdd9 	bl	8000544 <__aeabi_i2d>
 8012992:	a367      	add	r3, pc, #412	@ (adr r3, 8012b30 <_dtoa_r+0x2c8>)
 8012994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012998:	f7ed fe3e 	bl	8000618 <__aeabi_dmul>
 801299c:	4602      	mov	r2, r0
 801299e:	460b      	mov	r3, r1
 80129a0:	4620      	mov	r0, r4
 80129a2:	4629      	mov	r1, r5
 80129a4:	f7ed fc82 	bl	80002ac <__adddf3>
 80129a8:	4604      	mov	r4, r0
 80129aa:	460d      	mov	r5, r1
 80129ac:	f7ee f8e4 	bl	8000b78 <__aeabi_d2iz>
 80129b0:	2200      	movs	r2, #0
 80129b2:	4607      	mov	r7, r0
 80129b4:	2300      	movs	r3, #0
 80129b6:	4620      	mov	r0, r4
 80129b8:	4629      	mov	r1, r5
 80129ba:	f7ee f89f 	bl	8000afc <__aeabi_dcmplt>
 80129be:	b140      	cbz	r0, 80129d2 <_dtoa_r+0x16a>
 80129c0:	4638      	mov	r0, r7
 80129c2:	f7ed fdbf 	bl	8000544 <__aeabi_i2d>
 80129c6:	4622      	mov	r2, r4
 80129c8:	462b      	mov	r3, r5
 80129ca:	f7ee f88d 	bl	8000ae8 <__aeabi_dcmpeq>
 80129ce:	b900      	cbnz	r0, 80129d2 <_dtoa_r+0x16a>
 80129d0:	3f01      	subs	r7, #1
 80129d2:	2f16      	cmp	r7, #22
 80129d4:	d852      	bhi.n	8012a7c <_dtoa_r+0x214>
 80129d6:	4b5d      	ldr	r3, [pc, #372]	@ (8012b4c <_dtoa_r+0x2e4>)
 80129d8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80129dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80129e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129e4:	f7ee f88a 	bl	8000afc <__aeabi_dcmplt>
 80129e8:	2800      	cmp	r0, #0
 80129ea:	d049      	beq.n	8012a80 <_dtoa_r+0x218>
 80129ec:	3f01      	subs	r7, #1
 80129ee:	2300      	movs	r3, #0
 80129f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80129f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80129f4:	1b9b      	subs	r3, r3, r6
 80129f6:	1e5a      	subs	r2, r3, #1
 80129f8:	bf4c      	ite	mi
 80129fa:	f1c3 0301 	rsbmi	r3, r3, #1
 80129fe:	2300      	movpl	r3, #0
 8012a00:	9206      	str	r2, [sp, #24]
 8012a02:	bf45      	ittet	mi
 8012a04:	9300      	strmi	r3, [sp, #0]
 8012a06:	2300      	movmi	r3, #0
 8012a08:	9300      	strpl	r3, [sp, #0]
 8012a0a:	9306      	strmi	r3, [sp, #24]
 8012a0c:	2f00      	cmp	r7, #0
 8012a0e:	db39      	blt.n	8012a84 <_dtoa_r+0x21c>
 8012a10:	9b06      	ldr	r3, [sp, #24]
 8012a12:	970d      	str	r7, [sp, #52]	@ 0x34
 8012a14:	443b      	add	r3, r7
 8012a16:	9306      	str	r3, [sp, #24]
 8012a18:	2300      	movs	r3, #0
 8012a1a:	9308      	str	r3, [sp, #32]
 8012a1c:	9b07      	ldr	r3, [sp, #28]
 8012a1e:	2b09      	cmp	r3, #9
 8012a20:	d863      	bhi.n	8012aea <_dtoa_r+0x282>
 8012a22:	2b05      	cmp	r3, #5
 8012a24:	bfc5      	ittet	gt
 8012a26:	3b04      	subgt	r3, #4
 8012a28:	2400      	movgt	r4, #0
 8012a2a:	2401      	movle	r4, #1
 8012a2c:	9307      	strgt	r3, [sp, #28]
 8012a2e:	9b07      	ldr	r3, [sp, #28]
 8012a30:	3b02      	subs	r3, #2
 8012a32:	2b03      	cmp	r3, #3
 8012a34:	d865      	bhi.n	8012b02 <_dtoa_r+0x29a>
 8012a36:	e8df f003 	tbb	[pc, r3]
 8012a3a:	5654      	.short	0x5654
 8012a3c:	2d39      	.short	0x2d39
 8012a3e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012a42:	441e      	add	r6, r3
 8012a44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012a48:	2b20      	cmp	r3, #32
 8012a4a:	bfc9      	itett	gt
 8012a4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012a50:	f1c3 0320 	rsble	r3, r3, #32
 8012a54:	409f      	lslgt	r7, r3
 8012a56:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012a5a:	bfd8      	it	le
 8012a5c:	fa04 f003 	lslle.w	r0, r4, r3
 8012a60:	f106 36ff 	add.w	r6, r6, #4294967295
 8012a64:	bfc4      	itt	gt
 8012a66:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012a6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8012a6e:	f7ed fd59 	bl	8000524 <__aeabi_ui2d>
 8012a72:	2201      	movs	r2, #1
 8012a74:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012a78:	9212      	str	r2, [sp, #72]	@ 0x48
 8012a7a:	e776      	b.n	801296a <_dtoa_r+0x102>
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	e7b7      	b.n	80129f0 <_dtoa_r+0x188>
 8012a80:	9010      	str	r0, [sp, #64]	@ 0x40
 8012a82:	e7b6      	b.n	80129f2 <_dtoa_r+0x18a>
 8012a84:	9b00      	ldr	r3, [sp, #0]
 8012a86:	1bdb      	subs	r3, r3, r7
 8012a88:	9300      	str	r3, [sp, #0]
 8012a8a:	427b      	negs	r3, r7
 8012a8c:	9308      	str	r3, [sp, #32]
 8012a8e:	2300      	movs	r3, #0
 8012a90:	930d      	str	r3, [sp, #52]	@ 0x34
 8012a92:	e7c3      	b.n	8012a1c <_dtoa_r+0x1b4>
 8012a94:	2301      	movs	r3, #1
 8012a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a9a:	eb07 0b03 	add.w	fp, r7, r3
 8012a9e:	f10b 0301 	add.w	r3, fp, #1
 8012aa2:	2b01      	cmp	r3, #1
 8012aa4:	9303      	str	r3, [sp, #12]
 8012aa6:	bfb8      	it	lt
 8012aa8:	2301      	movlt	r3, #1
 8012aaa:	e006      	b.n	8012aba <_dtoa_r+0x252>
 8012aac:	2301      	movs	r3, #1
 8012aae:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ab0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	dd28      	ble.n	8012b08 <_dtoa_r+0x2a0>
 8012ab6:	469b      	mov	fp, r3
 8012ab8:	9303      	str	r3, [sp, #12]
 8012aba:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012abe:	2100      	movs	r1, #0
 8012ac0:	2204      	movs	r2, #4
 8012ac2:	f102 0514 	add.w	r5, r2, #20
 8012ac6:	429d      	cmp	r5, r3
 8012ac8:	d926      	bls.n	8012b18 <_dtoa_r+0x2b0>
 8012aca:	6041      	str	r1, [r0, #4]
 8012acc:	4648      	mov	r0, r9
 8012ace:	f000 fd9d 	bl	801360c <_Balloc>
 8012ad2:	4682      	mov	sl, r0
 8012ad4:	2800      	cmp	r0, #0
 8012ad6:	d141      	bne.n	8012b5c <_dtoa_r+0x2f4>
 8012ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8012b50 <_dtoa_r+0x2e8>)
 8012ada:	4602      	mov	r2, r0
 8012adc:	f240 11af 	movw	r1, #431	@ 0x1af
 8012ae0:	e6d9      	b.n	8012896 <_dtoa_r+0x2e>
 8012ae2:	2300      	movs	r3, #0
 8012ae4:	e7e3      	b.n	8012aae <_dtoa_r+0x246>
 8012ae6:	2300      	movs	r3, #0
 8012ae8:	e7d5      	b.n	8012a96 <_dtoa_r+0x22e>
 8012aea:	2401      	movs	r4, #1
 8012aec:	2300      	movs	r3, #0
 8012aee:	9409      	str	r4, [sp, #36]	@ 0x24
 8012af0:	9307      	str	r3, [sp, #28]
 8012af2:	f04f 3bff 	mov.w	fp, #4294967295
 8012af6:	2200      	movs	r2, #0
 8012af8:	2312      	movs	r3, #18
 8012afa:	f8cd b00c 	str.w	fp, [sp, #12]
 8012afe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012b00:	e7db      	b.n	8012aba <_dtoa_r+0x252>
 8012b02:	2301      	movs	r3, #1
 8012b04:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b06:	e7f4      	b.n	8012af2 <_dtoa_r+0x28a>
 8012b08:	f04f 0b01 	mov.w	fp, #1
 8012b0c:	465b      	mov	r3, fp
 8012b0e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012b12:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012b16:	e7d0      	b.n	8012aba <_dtoa_r+0x252>
 8012b18:	3101      	adds	r1, #1
 8012b1a:	0052      	lsls	r2, r2, #1
 8012b1c:	e7d1      	b.n	8012ac2 <_dtoa_r+0x25a>
 8012b1e:	bf00      	nop
 8012b20:	636f4361 	.word	0x636f4361
 8012b24:	3fd287a7 	.word	0x3fd287a7
 8012b28:	8b60c8b3 	.word	0x8b60c8b3
 8012b2c:	3fc68a28 	.word	0x3fc68a28
 8012b30:	509f79fb 	.word	0x509f79fb
 8012b34:	3fd34413 	.word	0x3fd34413
 8012b38:	08016469 	.word	0x08016469
 8012b3c:	08016480 	.word	0x08016480
 8012b40:	7ff00000 	.word	0x7ff00000
 8012b44:	08016439 	.word	0x08016439
 8012b48:	3ff80000 	.word	0x3ff80000
 8012b4c:	080165d0 	.word	0x080165d0
 8012b50:	080164d8 	.word	0x080164d8
 8012b54:	08016465 	.word	0x08016465
 8012b58:	08016438 	.word	0x08016438
 8012b5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012b60:	6018      	str	r0, [r3, #0]
 8012b62:	9b03      	ldr	r3, [sp, #12]
 8012b64:	2b0e      	cmp	r3, #14
 8012b66:	f200 80a1 	bhi.w	8012cac <_dtoa_r+0x444>
 8012b6a:	2c00      	cmp	r4, #0
 8012b6c:	f000 809e 	beq.w	8012cac <_dtoa_r+0x444>
 8012b70:	2f00      	cmp	r7, #0
 8012b72:	dd33      	ble.n	8012bdc <_dtoa_r+0x374>
 8012b74:	f007 020f 	and.w	r2, r7, #15
 8012b78:	4b9b      	ldr	r3, [pc, #620]	@ (8012de8 <_dtoa_r+0x580>)
 8012b7a:	05f8      	lsls	r0, r7, #23
 8012b7c:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012b80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012b84:	ed93 7b00 	vldr	d7, [r3]
 8012b88:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012b8c:	d516      	bpl.n	8012bbc <_dtoa_r+0x354>
 8012b8e:	4b97      	ldr	r3, [pc, #604]	@ (8012dec <_dtoa_r+0x584>)
 8012b90:	f004 040f 	and.w	r4, r4, #15
 8012b94:	2603      	movs	r6, #3
 8012b96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012b9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012b9e:	f7ed fe65 	bl	800086c <__aeabi_ddiv>
 8012ba2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ba6:	4d91      	ldr	r5, [pc, #580]	@ (8012dec <_dtoa_r+0x584>)
 8012ba8:	b954      	cbnz	r4, 8012bc0 <_dtoa_r+0x358>
 8012baa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012bb2:	f7ed fe5b 	bl	800086c <__aeabi_ddiv>
 8012bb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012bba:	e028      	b.n	8012c0e <_dtoa_r+0x3a6>
 8012bbc:	2602      	movs	r6, #2
 8012bbe:	e7f2      	b.n	8012ba6 <_dtoa_r+0x33e>
 8012bc0:	07e1      	lsls	r1, r4, #31
 8012bc2:	d508      	bpl.n	8012bd6 <_dtoa_r+0x36e>
 8012bc4:	3601      	adds	r6, #1
 8012bc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012bca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012bce:	f7ed fd23 	bl	8000618 <__aeabi_dmul>
 8012bd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012bd6:	1064      	asrs	r4, r4, #1
 8012bd8:	3508      	adds	r5, #8
 8012bda:	e7e5      	b.n	8012ba8 <_dtoa_r+0x340>
 8012bdc:	f000 80af 	beq.w	8012d3e <_dtoa_r+0x4d6>
 8012be0:	427c      	negs	r4, r7
 8012be2:	4b81      	ldr	r3, [pc, #516]	@ (8012de8 <_dtoa_r+0x580>)
 8012be4:	4d81      	ldr	r5, [pc, #516]	@ (8012dec <_dtoa_r+0x584>)
 8012be6:	2602      	movs	r6, #2
 8012be8:	f004 020f 	and.w	r2, r4, #15
 8012bec:	1124      	asrs	r4, r4, #4
 8012bee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bfa:	f7ed fd0d 	bl	8000618 <__aeabi_dmul>
 8012bfe:	2300      	movs	r3, #0
 8012c00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c04:	2c00      	cmp	r4, #0
 8012c06:	f040 808f 	bne.w	8012d28 <_dtoa_r+0x4c0>
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d1d3      	bne.n	8012bb6 <_dtoa_r+0x34e>
 8012c0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012c10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	f000 8094 	beq.w	8012d42 <_dtoa_r+0x4da>
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	4b74      	ldr	r3, [pc, #464]	@ (8012df0 <_dtoa_r+0x588>)
 8012c1e:	4620      	mov	r0, r4
 8012c20:	4629      	mov	r1, r5
 8012c22:	f7ed ff6b 	bl	8000afc <__aeabi_dcmplt>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	f000 808b 	beq.w	8012d42 <_dtoa_r+0x4da>
 8012c2c:	9b03      	ldr	r3, [sp, #12]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	f000 8087 	beq.w	8012d42 <_dtoa_r+0x4da>
 8012c34:	f1bb 0f00 	cmp.w	fp, #0
 8012c38:	dd34      	ble.n	8012ca4 <_dtoa_r+0x43c>
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	f107 38ff 	add.w	r8, r7, #4294967295
 8012c40:	3601      	adds	r6, #1
 8012c42:	465c      	mov	r4, fp
 8012c44:	2200      	movs	r2, #0
 8012c46:	4b6b      	ldr	r3, [pc, #428]	@ (8012df4 <_dtoa_r+0x58c>)
 8012c48:	4629      	mov	r1, r5
 8012c4a:	f7ed fce5 	bl	8000618 <__aeabi_dmul>
 8012c4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012c52:	4630      	mov	r0, r6
 8012c54:	f7ed fc76 	bl	8000544 <__aeabi_i2d>
 8012c58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c5c:	f7ed fcdc 	bl	8000618 <__aeabi_dmul>
 8012c60:	2200      	movs	r2, #0
 8012c62:	4b65      	ldr	r3, [pc, #404]	@ (8012df8 <_dtoa_r+0x590>)
 8012c64:	f7ed fb22 	bl	80002ac <__adddf3>
 8012c68:	4605      	mov	r5, r0
 8012c6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012c6e:	2c00      	cmp	r4, #0
 8012c70:	d16a      	bne.n	8012d48 <_dtoa_r+0x4e0>
 8012c72:	2200      	movs	r2, #0
 8012c74:	4b61      	ldr	r3, [pc, #388]	@ (8012dfc <_dtoa_r+0x594>)
 8012c76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c7a:	f7ed fb15 	bl	80002a8 <__aeabi_dsub>
 8012c7e:	4602      	mov	r2, r0
 8012c80:	460b      	mov	r3, r1
 8012c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012c86:	462a      	mov	r2, r5
 8012c88:	4633      	mov	r3, r6
 8012c8a:	f7ed ff55 	bl	8000b38 <__aeabi_dcmpgt>
 8012c8e:	2800      	cmp	r0, #0
 8012c90:	f040 8298 	bne.w	80131c4 <_dtoa_r+0x95c>
 8012c94:	462a      	mov	r2, r5
 8012c96:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012c9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c9e:	f7ed ff2d 	bl	8000afc <__aeabi_dcmplt>
 8012ca2:	bb38      	cbnz	r0, 8012cf4 <_dtoa_r+0x48c>
 8012ca4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012ca8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012cac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	f2c0 8157 	blt.w	8012f62 <_dtoa_r+0x6fa>
 8012cb4:	2f0e      	cmp	r7, #14
 8012cb6:	f300 8154 	bgt.w	8012f62 <_dtoa_r+0x6fa>
 8012cba:	4b4b      	ldr	r3, [pc, #300]	@ (8012de8 <_dtoa_r+0x580>)
 8012cbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012cc0:	ed93 7b00 	vldr	d7, [r3]
 8012cc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	ed8d 7b00 	vstr	d7, [sp]
 8012ccc:	f280 80e5 	bge.w	8012e9a <_dtoa_r+0x632>
 8012cd0:	9b03      	ldr	r3, [sp, #12]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	f300 80e1 	bgt.w	8012e9a <_dtoa_r+0x632>
 8012cd8:	d10c      	bne.n	8012cf4 <_dtoa_r+0x48c>
 8012cda:	2200      	movs	r2, #0
 8012cdc:	4b47      	ldr	r3, [pc, #284]	@ (8012dfc <_dtoa_r+0x594>)
 8012cde:	ec51 0b17 	vmov	r0, r1, d7
 8012ce2:	f7ed fc99 	bl	8000618 <__aeabi_dmul>
 8012ce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012cea:	f7ed ff1b 	bl	8000b24 <__aeabi_dcmpge>
 8012cee:	2800      	cmp	r0, #0
 8012cf0:	f000 8266 	beq.w	80131c0 <_dtoa_r+0x958>
 8012cf4:	2400      	movs	r4, #0
 8012cf6:	4625      	mov	r5, r4
 8012cf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012cfa:	4656      	mov	r6, sl
 8012cfc:	ea6f 0803 	mvn.w	r8, r3
 8012d00:	2700      	movs	r7, #0
 8012d02:	4621      	mov	r1, r4
 8012d04:	4648      	mov	r0, r9
 8012d06:	f000 fcc1 	bl	801368c <_Bfree>
 8012d0a:	2d00      	cmp	r5, #0
 8012d0c:	f000 80bd 	beq.w	8012e8a <_dtoa_r+0x622>
 8012d10:	b12f      	cbz	r7, 8012d1e <_dtoa_r+0x4b6>
 8012d12:	42af      	cmp	r7, r5
 8012d14:	d003      	beq.n	8012d1e <_dtoa_r+0x4b6>
 8012d16:	4639      	mov	r1, r7
 8012d18:	4648      	mov	r0, r9
 8012d1a:	f000 fcb7 	bl	801368c <_Bfree>
 8012d1e:	4629      	mov	r1, r5
 8012d20:	4648      	mov	r0, r9
 8012d22:	f000 fcb3 	bl	801368c <_Bfree>
 8012d26:	e0b0      	b.n	8012e8a <_dtoa_r+0x622>
 8012d28:	07e2      	lsls	r2, r4, #31
 8012d2a:	d505      	bpl.n	8012d38 <_dtoa_r+0x4d0>
 8012d2c:	3601      	adds	r6, #1
 8012d2e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012d32:	f7ed fc71 	bl	8000618 <__aeabi_dmul>
 8012d36:	2301      	movs	r3, #1
 8012d38:	1064      	asrs	r4, r4, #1
 8012d3a:	3508      	adds	r5, #8
 8012d3c:	e762      	b.n	8012c04 <_dtoa_r+0x39c>
 8012d3e:	2602      	movs	r6, #2
 8012d40:	e765      	b.n	8012c0e <_dtoa_r+0x3a6>
 8012d42:	46b8      	mov	r8, r7
 8012d44:	9c03      	ldr	r4, [sp, #12]
 8012d46:	e784      	b.n	8012c52 <_dtoa_r+0x3ea>
 8012d48:	4b27      	ldr	r3, [pc, #156]	@ (8012de8 <_dtoa_r+0x580>)
 8012d4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012d50:	4454      	add	r4, sl
 8012d52:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012d56:	2900      	cmp	r1, #0
 8012d58:	d054      	beq.n	8012e04 <_dtoa_r+0x59c>
 8012d5a:	2000      	movs	r0, #0
 8012d5c:	4928      	ldr	r1, [pc, #160]	@ (8012e00 <_dtoa_r+0x598>)
 8012d5e:	f7ed fd85 	bl	800086c <__aeabi_ddiv>
 8012d62:	4633      	mov	r3, r6
 8012d64:	4656      	mov	r6, sl
 8012d66:	462a      	mov	r2, r5
 8012d68:	f7ed fa9e 	bl	80002a8 <__aeabi_dsub>
 8012d6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012d70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d74:	f7ed ff00 	bl	8000b78 <__aeabi_d2iz>
 8012d78:	4605      	mov	r5, r0
 8012d7a:	f7ed fbe3 	bl	8000544 <__aeabi_i2d>
 8012d7e:	4602      	mov	r2, r0
 8012d80:	460b      	mov	r3, r1
 8012d82:	3530      	adds	r5, #48	@ 0x30
 8012d84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d88:	f7ed fa8e 	bl	80002a8 <__aeabi_dsub>
 8012d8c:	4602      	mov	r2, r0
 8012d8e:	460b      	mov	r3, r1
 8012d90:	f806 5b01 	strb.w	r5, [r6], #1
 8012d94:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012d9c:	f7ed feae 	bl	8000afc <__aeabi_dcmplt>
 8012da0:	2800      	cmp	r0, #0
 8012da2:	d172      	bne.n	8012e8a <_dtoa_r+0x622>
 8012da4:	2000      	movs	r0, #0
 8012da6:	4912      	ldr	r1, [pc, #72]	@ (8012df0 <_dtoa_r+0x588>)
 8012da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dac:	f7ed fa7c 	bl	80002a8 <__aeabi_dsub>
 8012db0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012db4:	f7ed fea2 	bl	8000afc <__aeabi_dcmplt>
 8012db8:	2800      	cmp	r0, #0
 8012dba:	f040 80b4 	bne.w	8012f26 <_dtoa_r+0x6be>
 8012dbe:	42a6      	cmp	r6, r4
 8012dc0:	f43f af70 	beq.w	8012ca4 <_dtoa_r+0x43c>
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8012df4 <_dtoa_r+0x58c>)
 8012dc8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012dcc:	f7ed fc24 	bl	8000618 <__aeabi_dmul>
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	4b08      	ldr	r3, [pc, #32]	@ (8012df4 <_dtoa_r+0x58c>)
 8012dd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012dd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ddc:	f7ed fc1c 	bl	8000618 <__aeabi_dmul>
 8012de0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012de4:	e7c4      	b.n	8012d70 <_dtoa_r+0x508>
 8012de6:	bf00      	nop
 8012de8:	080165d0 	.word	0x080165d0
 8012dec:	080165a8 	.word	0x080165a8
 8012df0:	3ff00000 	.word	0x3ff00000
 8012df4:	40240000 	.word	0x40240000
 8012df8:	401c0000 	.word	0x401c0000
 8012dfc:	40140000 	.word	0x40140000
 8012e00:	3fe00000 	.word	0x3fe00000
 8012e04:	4631      	mov	r1, r6
 8012e06:	4656      	mov	r6, sl
 8012e08:	4628      	mov	r0, r5
 8012e0a:	f7ed fc05 	bl	8000618 <__aeabi_dmul>
 8012e0e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012e10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012e14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e18:	f7ed feae 	bl	8000b78 <__aeabi_d2iz>
 8012e1c:	4605      	mov	r5, r0
 8012e1e:	f7ed fb91 	bl	8000544 <__aeabi_i2d>
 8012e22:	4602      	mov	r2, r0
 8012e24:	3530      	adds	r5, #48	@ 0x30
 8012e26:	460b      	mov	r3, r1
 8012e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e2c:	f7ed fa3c 	bl	80002a8 <__aeabi_dsub>
 8012e30:	f806 5b01 	strb.w	r5, [r6], #1
 8012e34:	4602      	mov	r2, r0
 8012e36:	460b      	mov	r3, r1
 8012e38:	42a6      	cmp	r6, r4
 8012e3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012e3e:	f04f 0200 	mov.w	r2, #0
 8012e42:	d124      	bne.n	8012e8e <_dtoa_r+0x626>
 8012e44:	4baf      	ldr	r3, [pc, #700]	@ (8013104 <_dtoa_r+0x89c>)
 8012e46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012e4a:	f7ed fa2f 	bl	80002ac <__adddf3>
 8012e4e:	4602      	mov	r2, r0
 8012e50:	460b      	mov	r3, r1
 8012e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e56:	f7ed fe6f 	bl	8000b38 <__aeabi_dcmpgt>
 8012e5a:	2800      	cmp	r0, #0
 8012e5c:	d163      	bne.n	8012f26 <_dtoa_r+0x6be>
 8012e5e:	2000      	movs	r0, #0
 8012e60:	49a8      	ldr	r1, [pc, #672]	@ (8013104 <_dtoa_r+0x89c>)
 8012e62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012e66:	f7ed fa1f 	bl	80002a8 <__aeabi_dsub>
 8012e6a:	4602      	mov	r2, r0
 8012e6c:	460b      	mov	r3, r1
 8012e6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e72:	f7ed fe43 	bl	8000afc <__aeabi_dcmplt>
 8012e76:	2800      	cmp	r0, #0
 8012e78:	f43f af14 	beq.w	8012ca4 <_dtoa_r+0x43c>
 8012e7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012e7e:	1e73      	subs	r3, r6, #1
 8012e80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012e82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012e86:	2b30      	cmp	r3, #48	@ 0x30
 8012e88:	d0f8      	beq.n	8012e7c <_dtoa_r+0x614>
 8012e8a:	4647      	mov	r7, r8
 8012e8c:	e03b      	b.n	8012f06 <_dtoa_r+0x69e>
 8012e8e:	4b9e      	ldr	r3, [pc, #632]	@ (8013108 <_dtoa_r+0x8a0>)
 8012e90:	f7ed fbc2 	bl	8000618 <__aeabi_dmul>
 8012e94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e98:	e7bc      	b.n	8012e14 <_dtoa_r+0x5ac>
 8012e9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012e9e:	4656      	mov	r6, sl
 8012ea0:	4620      	mov	r0, r4
 8012ea2:	4629      	mov	r1, r5
 8012ea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ea8:	f7ed fce0 	bl	800086c <__aeabi_ddiv>
 8012eac:	f7ed fe64 	bl	8000b78 <__aeabi_d2iz>
 8012eb0:	4680      	mov	r8, r0
 8012eb2:	f7ed fb47 	bl	8000544 <__aeabi_i2d>
 8012eb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012eba:	f7ed fbad 	bl	8000618 <__aeabi_dmul>
 8012ebe:	4602      	mov	r2, r0
 8012ec0:	4620      	mov	r0, r4
 8012ec2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012ec6:	460b      	mov	r3, r1
 8012ec8:	4629      	mov	r1, r5
 8012eca:	f7ed f9ed 	bl	80002a8 <__aeabi_dsub>
 8012ece:	9d03      	ldr	r5, [sp, #12]
 8012ed0:	f806 4b01 	strb.w	r4, [r6], #1
 8012ed4:	eba6 040a 	sub.w	r4, r6, sl
 8012ed8:	4602      	mov	r2, r0
 8012eda:	460b      	mov	r3, r1
 8012edc:	42a5      	cmp	r5, r4
 8012ede:	d133      	bne.n	8012f48 <_dtoa_r+0x6e0>
 8012ee0:	f7ed f9e4 	bl	80002ac <__adddf3>
 8012ee4:	4604      	mov	r4, r0
 8012ee6:	460d      	mov	r5, r1
 8012ee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012eec:	f7ed fe24 	bl	8000b38 <__aeabi_dcmpgt>
 8012ef0:	b9c0      	cbnz	r0, 8012f24 <_dtoa_r+0x6bc>
 8012ef2:	4620      	mov	r0, r4
 8012ef4:	4629      	mov	r1, r5
 8012ef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012efa:	f7ed fdf5 	bl	8000ae8 <__aeabi_dcmpeq>
 8012efe:	b110      	cbz	r0, 8012f06 <_dtoa_r+0x69e>
 8012f00:	f018 0f01 	tst.w	r8, #1
 8012f04:	d10e      	bne.n	8012f24 <_dtoa_r+0x6bc>
 8012f06:	9902      	ldr	r1, [sp, #8]
 8012f08:	4648      	mov	r0, r9
 8012f0a:	f000 fbbf 	bl	801368c <_Bfree>
 8012f0e:	2300      	movs	r3, #0
 8012f10:	3701      	adds	r7, #1
 8012f12:	7033      	strb	r3, [r6, #0]
 8012f14:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012f16:	601f      	str	r7, [r3, #0]
 8012f18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	f000 824c 	beq.w	80133b8 <_dtoa_r+0xb50>
 8012f20:	601e      	str	r6, [r3, #0]
 8012f22:	e249      	b.n	80133b8 <_dtoa_r+0xb50>
 8012f24:	46b8      	mov	r8, r7
 8012f26:	4633      	mov	r3, r6
 8012f28:	461e      	mov	r6, r3
 8012f2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012f2e:	2a39      	cmp	r2, #57	@ 0x39
 8012f30:	d106      	bne.n	8012f40 <_dtoa_r+0x6d8>
 8012f32:	459a      	cmp	sl, r3
 8012f34:	d1f8      	bne.n	8012f28 <_dtoa_r+0x6c0>
 8012f36:	2230      	movs	r2, #48	@ 0x30
 8012f38:	f108 0801 	add.w	r8, r8, #1
 8012f3c:	f88a 2000 	strb.w	r2, [sl]
 8012f40:	781a      	ldrb	r2, [r3, #0]
 8012f42:	3201      	adds	r2, #1
 8012f44:	701a      	strb	r2, [r3, #0]
 8012f46:	e7a0      	b.n	8012e8a <_dtoa_r+0x622>
 8012f48:	2200      	movs	r2, #0
 8012f4a:	4b6f      	ldr	r3, [pc, #444]	@ (8013108 <_dtoa_r+0x8a0>)
 8012f4c:	f7ed fb64 	bl	8000618 <__aeabi_dmul>
 8012f50:	2200      	movs	r2, #0
 8012f52:	2300      	movs	r3, #0
 8012f54:	4604      	mov	r4, r0
 8012f56:	460d      	mov	r5, r1
 8012f58:	f7ed fdc6 	bl	8000ae8 <__aeabi_dcmpeq>
 8012f5c:	2800      	cmp	r0, #0
 8012f5e:	d09f      	beq.n	8012ea0 <_dtoa_r+0x638>
 8012f60:	e7d1      	b.n	8012f06 <_dtoa_r+0x69e>
 8012f62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f64:	2a00      	cmp	r2, #0
 8012f66:	f000 80ea 	beq.w	801313e <_dtoa_r+0x8d6>
 8012f6a:	9a07      	ldr	r2, [sp, #28]
 8012f6c:	2a01      	cmp	r2, #1
 8012f6e:	f300 80cd 	bgt.w	801310c <_dtoa_r+0x8a4>
 8012f72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012f74:	2a00      	cmp	r2, #0
 8012f76:	f000 80c1 	beq.w	80130fc <_dtoa_r+0x894>
 8012f7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012f7e:	9c08      	ldr	r4, [sp, #32]
 8012f80:	9e00      	ldr	r6, [sp, #0]
 8012f82:	9a00      	ldr	r2, [sp, #0]
 8012f84:	2101      	movs	r1, #1
 8012f86:	4648      	mov	r0, r9
 8012f88:	441a      	add	r2, r3
 8012f8a:	9200      	str	r2, [sp, #0]
 8012f8c:	9a06      	ldr	r2, [sp, #24]
 8012f8e:	441a      	add	r2, r3
 8012f90:	9206      	str	r2, [sp, #24]
 8012f92:	f000 fc31 	bl	80137f8 <__i2b>
 8012f96:	4605      	mov	r5, r0
 8012f98:	b166      	cbz	r6, 8012fb4 <_dtoa_r+0x74c>
 8012f9a:	9b06      	ldr	r3, [sp, #24]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	dd09      	ble.n	8012fb4 <_dtoa_r+0x74c>
 8012fa0:	42b3      	cmp	r3, r6
 8012fa2:	9a00      	ldr	r2, [sp, #0]
 8012fa4:	bfa8      	it	ge
 8012fa6:	4633      	movge	r3, r6
 8012fa8:	1ad2      	subs	r2, r2, r3
 8012faa:	1af6      	subs	r6, r6, r3
 8012fac:	9200      	str	r2, [sp, #0]
 8012fae:	9a06      	ldr	r2, [sp, #24]
 8012fb0:	1ad3      	subs	r3, r2, r3
 8012fb2:	9306      	str	r3, [sp, #24]
 8012fb4:	9b08      	ldr	r3, [sp, #32]
 8012fb6:	b30b      	cbz	r3, 8012ffc <_dtoa_r+0x794>
 8012fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	f000 80c6 	beq.w	801314c <_dtoa_r+0x8e4>
 8012fc0:	2c00      	cmp	r4, #0
 8012fc2:	f000 80c0 	beq.w	8013146 <_dtoa_r+0x8de>
 8012fc6:	4629      	mov	r1, r5
 8012fc8:	4622      	mov	r2, r4
 8012fca:	4648      	mov	r0, r9
 8012fcc:	f000 fcce 	bl	801396c <__pow5mult>
 8012fd0:	9a02      	ldr	r2, [sp, #8]
 8012fd2:	4601      	mov	r1, r0
 8012fd4:	4605      	mov	r5, r0
 8012fd6:	4648      	mov	r0, r9
 8012fd8:	f000 fc24 	bl	8013824 <__multiply>
 8012fdc:	9902      	ldr	r1, [sp, #8]
 8012fde:	4680      	mov	r8, r0
 8012fe0:	4648      	mov	r0, r9
 8012fe2:	f000 fb53 	bl	801368c <_Bfree>
 8012fe6:	9b08      	ldr	r3, [sp, #32]
 8012fe8:	1b1b      	subs	r3, r3, r4
 8012fea:	9308      	str	r3, [sp, #32]
 8012fec:	f000 80b1 	beq.w	8013152 <_dtoa_r+0x8ea>
 8012ff0:	9a08      	ldr	r2, [sp, #32]
 8012ff2:	4641      	mov	r1, r8
 8012ff4:	4648      	mov	r0, r9
 8012ff6:	f000 fcb9 	bl	801396c <__pow5mult>
 8012ffa:	9002      	str	r0, [sp, #8]
 8012ffc:	2101      	movs	r1, #1
 8012ffe:	4648      	mov	r0, r9
 8013000:	f000 fbfa 	bl	80137f8 <__i2b>
 8013004:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013006:	4604      	mov	r4, r0
 8013008:	2b00      	cmp	r3, #0
 801300a:	f000 81d9 	beq.w	80133c0 <_dtoa_r+0xb58>
 801300e:	461a      	mov	r2, r3
 8013010:	4601      	mov	r1, r0
 8013012:	4648      	mov	r0, r9
 8013014:	f000 fcaa 	bl	801396c <__pow5mult>
 8013018:	9b07      	ldr	r3, [sp, #28]
 801301a:	4604      	mov	r4, r0
 801301c:	2b01      	cmp	r3, #1
 801301e:	f300 809f 	bgt.w	8013160 <_dtoa_r+0x8f8>
 8013022:	9b04      	ldr	r3, [sp, #16]
 8013024:	2b00      	cmp	r3, #0
 8013026:	f040 8097 	bne.w	8013158 <_dtoa_r+0x8f0>
 801302a:	9b05      	ldr	r3, [sp, #20]
 801302c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013030:	2b00      	cmp	r3, #0
 8013032:	f040 8093 	bne.w	801315c <_dtoa_r+0x8f4>
 8013036:	9b05      	ldr	r3, [sp, #20]
 8013038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801303c:	0d1b      	lsrs	r3, r3, #20
 801303e:	051b      	lsls	r3, r3, #20
 8013040:	b133      	cbz	r3, 8013050 <_dtoa_r+0x7e8>
 8013042:	9b00      	ldr	r3, [sp, #0]
 8013044:	3301      	adds	r3, #1
 8013046:	9300      	str	r3, [sp, #0]
 8013048:	9b06      	ldr	r3, [sp, #24]
 801304a:	3301      	adds	r3, #1
 801304c:	9306      	str	r3, [sp, #24]
 801304e:	2301      	movs	r3, #1
 8013050:	9308      	str	r3, [sp, #32]
 8013052:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013054:	2b00      	cmp	r3, #0
 8013056:	f000 81b9 	beq.w	80133cc <_dtoa_r+0xb64>
 801305a:	6923      	ldr	r3, [r4, #16]
 801305c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013060:	6918      	ldr	r0, [r3, #16]
 8013062:	f000 fb7d 	bl	8013760 <__hi0bits>
 8013066:	f1c0 0020 	rsb	r0, r0, #32
 801306a:	9b06      	ldr	r3, [sp, #24]
 801306c:	4418      	add	r0, r3
 801306e:	f010 001f 	ands.w	r0, r0, #31
 8013072:	f000 8082 	beq.w	801317a <_dtoa_r+0x912>
 8013076:	f1c0 0320 	rsb	r3, r0, #32
 801307a:	2b04      	cmp	r3, #4
 801307c:	dd73      	ble.n	8013166 <_dtoa_r+0x8fe>
 801307e:	f1c0 001c 	rsb	r0, r0, #28
 8013082:	9b00      	ldr	r3, [sp, #0]
 8013084:	4403      	add	r3, r0
 8013086:	4406      	add	r6, r0
 8013088:	9300      	str	r3, [sp, #0]
 801308a:	9b06      	ldr	r3, [sp, #24]
 801308c:	4403      	add	r3, r0
 801308e:	9306      	str	r3, [sp, #24]
 8013090:	9b00      	ldr	r3, [sp, #0]
 8013092:	2b00      	cmp	r3, #0
 8013094:	dd05      	ble.n	80130a2 <_dtoa_r+0x83a>
 8013096:	461a      	mov	r2, r3
 8013098:	9902      	ldr	r1, [sp, #8]
 801309a:	4648      	mov	r0, r9
 801309c:	f000 fcc0 	bl	8013a20 <__lshift>
 80130a0:	9002      	str	r0, [sp, #8]
 80130a2:	9b06      	ldr	r3, [sp, #24]
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	dd05      	ble.n	80130b4 <_dtoa_r+0x84c>
 80130a8:	4621      	mov	r1, r4
 80130aa:	461a      	mov	r2, r3
 80130ac:	4648      	mov	r0, r9
 80130ae:	f000 fcb7 	bl	8013a20 <__lshift>
 80130b2:	4604      	mov	r4, r0
 80130b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d061      	beq.n	801317e <_dtoa_r+0x916>
 80130ba:	4621      	mov	r1, r4
 80130bc:	9802      	ldr	r0, [sp, #8]
 80130be:	f000 fd1b 	bl	8013af8 <__mcmp>
 80130c2:	2800      	cmp	r0, #0
 80130c4:	da5b      	bge.n	801317e <_dtoa_r+0x916>
 80130c6:	2300      	movs	r3, #0
 80130c8:	220a      	movs	r2, #10
 80130ca:	9902      	ldr	r1, [sp, #8]
 80130cc:	4648      	mov	r0, r9
 80130ce:	f000 faff 	bl	80136d0 <__multadd>
 80130d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130d4:	f107 38ff 	add.w	r8, r7, #4294967295
 80130d8:	9002      	str	r0, [sp, #8]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	f000 8178 	beq.w	80133d0 <_dtoa_r+0xb68>
 80130e0:	4629      	mov	r1, r5
 80130e2:	2300      	movs	r3, #0
 80130e4:	220a      	movs	r2, #10
 80130e6:	4648      	mov	r0, r9
 80130e8:	f000 faf2 	bl	80136d0 <__multadd>
 80130ec:	f1bb 0f00 	cmp.w	fp, #0
 80130f0:	4605      	mov	r5, r0
 80130f2:	dc6f      	bgt.n	80131d4 <_dtoa_r+0x96c>
 80130f4:	9b07      	ldr	r3, [sp, #28]
 80130f6:	2b02      	cmp	r3, #2
 80130f8:	dc49      	bgt.n	801318e <_dtoa_r+0x926>
 80130fa:	e06b      	b.n	80131d4 <_dtoa_r+0x96c>
 80130fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80130fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013102:	e73c      	b.n	8012f7e <_dtoa_r+0x716>
 8013104:	3fe00000 	.word	0x3fe00000
 8013108:	40240000 	.word	0x40240000
 801310c:	9b03      	ldr	r3, [sp, #12]
 801310e:	1e5c      	subs	r4, r3, #1
 8013110:	9b08      	ldr	r3, [sp, #32]
 8013112:	42a3      	cmp	r3, r4
 8013114:	db09      	blt.n	801312a <_dtoa_r+0x8c2>
 8013116:	1b1c      	subs	r4, r3, r4
 8013118:	9b03      	ldr	r3, [sp, #12]
 801311a:	2b00      	cmp	r3, #0
 801311c:	f6bf af30 	bge.w	8012f80 <_dtoa_r+0x718>
 8013120:	9b00      	ldr	r3, [sp, #0]
 8013122:	9a03      	ldr	r2, [sp, #12]
 8013124:	1a9e      	subs	r6, r3, r2
 8013126:	2300      	movs	r3, #0
 8013128:	e72b      	b.n	8012f82 <_dtoa_r+0x71a>
 801312a:	9b08      	ldr	r3, [sp, #32]
 801312c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801312e:	1ae3      	subs	r3, r4, r3
 8013130:	9408      	str	r4, [sp, #32]
 8013132:	9e00      	ldr	r6, [sp, #0]
 8013134:	2400      	movs	r4, #0
 8013136:	441a      	add	r2, r3
 8013138:	9b03      	ldr	r3, [sp, #12]
 801313a:	920d      	str	r2, [sp, #52]	@ 0x34
 801313c:	e721      	b.n	8012f82 <_dtoa_r+0x71a>
 801313e:	9c08      	ldr	r4, [sp, #32]
 8013140:	9e00      	ldr	r6, [sp, #0]
 8013142:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013144:	e728      	b.n	8012f98 <_dtoa_r+0x730>
 8013146:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801314a:	e751      	b.n	8012ff0 <_dtoa_r+0x788>
 801314c:	9a08      	ldr	r2, [sp, #32]
 801314e:	9902      	ldr	r1, [sp, #8]
 8013150:	e750      	b.n	8012ff4 <_dtoa_r+0x78c>
 8013152:	f8cd 8008 	str.w	r8, [sp, #8]
 8013156:	e751      	b.n	8012ffc <_dtoa_r+0x794>
 8013158:	2300      	movs	r3, #0
 801315a:	e779      	b.n	8013050 <_dtoa_r+0x7e8>
 801315c:	9b04      	ldr	r3, [sp, #16]
 801315e:	e777      	b.n	8013050 <_dtoa_r+0x7e8>
 8013160:	2300      	movs	r3, #0
 8013162:	9308      	str	r3, [sp, #32]
 8013164:	e779      	b.n	801305a <_dtoa_r+0x7f2>
 8013166:	d093      	beq.n	8013090 <_dtoa_r+0x828>
 8013168:	331c      	adds	r3, #28
 801316a:	9a00      	ldr	r2, [sp, #0]
 801316c:	441a      	add	r2, r3
 801316e:	441e      	add	r6, r3
 8013170:	9200      	str	r2, [sp, #0]
 8013172:	9a06      	ldr	r2, [sp, #24]
 8013174:	441a      	add	r2, r3
 8013176:	9206      	str	r2, [sp, #24]
 8013178:	e78a      	b.n	8013090 <_dtoa_r+0x828>
 801317a:	4603      	mov	r3, r0
 801317c:	e7f4      	b.n	8013168 <_dtoa_r+0x900>
 801317e:	9b03      	ldr	r3, [sp, #12]
 8013180:	46b8      	mov	r8, r7
 8013182:	2b00      	cmp	r3, #0
 8013184:	dc20      	bgt.n	80131c8 <_dtoa_r+0x960>
 8013186:	469b      	mov	fp, r3
 8013188:	9b07      	ldr	r3, [sp, #28]
 801318a:	2b02      	cmp	r3, #2
 801318c:	dd1e      	ble.n	80131cc <_dtoa_r+0x964>
 801318e:	f1bb 0f00 	cmp.w	fp, #0
 8013192:	f47f adb1 	bne.w	8012cf8 <_dtoa_r+0x490>
 8013196:	4621      	mov	r1, r4
 8013198:	465b      	mov	r3, fp
 801319a:	2205      	movs	r2, #5
 801319c:	4648      	mov	r0, r9
 801319e:	f000 fa97 	bl	80136d0 <__multadd>
 80131a2:	4601      	mov	r1, r0
 80131a4:	4604      	mov	r4, r0
 80131a6:	9802      	ldr	r0, [sp, #8]
 80131a8:	f000 fca6 	bl	8013af8 <__mcmp>
 80131ac:	2800      	cmp	r0, #0
 80131ae:	f77f ada3 	ble.w	8012cf8 <_dtoa_r+0x490>
 80131b2:	4656      	mov	r6, sl
 80131b4:	2331      	movs	r3, #49	@ 0x31
 80131b6:	f108 0801 	add.w	r8, r8, #1
 80131ba:	f806 3b01 	strb.w	r3, [r6], #1
 80131be:	e59f      	b.n	8012d00 <_dtoa_r+0x498>
 80131c0:	46b8      	mov	r8, r7
 80131c2:	9c03      	ldr	r4, [sp, #12]
 80131c4:	4625      	mov	r5, r4
 80131c6:	e7f4      	b.n	80131b2 <_dtoa_r+0x94a>
 80131c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80131cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	f000 8102 	beq.w	80133d8 <_dtoa_r+0xb70>
 80131d4:	2e00      	cmp	r6, #0
 80131d6:	dd05      	ble.n	80131e4 <_dtoa_r+0x97c>
 80131d8:	4629      	mov	r1, r5
 80131da:	4632      	mov	r2, r6
 80131dc:	4648      	mov	r0, r9
 80131de:	f000 fc1f 	bl	8013a20 <__lshift>
 80131e2:	4605      	mov	r5, r0
 80131e4:	9b08      	ldr	r3, [sp, #32]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d05c      	beq.n	80132a4 <_dtoa_r+0xa3c>
 80131ea:	6869      	ldr	r1, [r5, #4]
 80131ec:	4648      	mov	r0, r9
 80131ee:	f000 fa0d 	bl	801360c <_Balloc>
 80131f2:	4606      	mov	r6, r0
 80131f4:	b928      	cbnz	r0, 8013202 <_dtoa_r+0x99a>
 80131f6:	4b83      	ldr	r3, [pc, #524]	@ (8013404 <_dtoa_r+0xb9c>)
 80131f8:	4602      	mov	r2, r0
 80131fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80131fe:	f7ff bb4a 	b.w	8012896 <_dtoa_r+0x2e>
 8013202:	692a      	ldr	r2, [r5, #16]
 8013204:	f105 010c 	add.w	r1, r5, #12
 8013208:	300c      	adds	r0, #12
 801320a:	3202      	adds	r2, #2
 801320c:	0092      	lsls	r2, r2, #2
 801320e:	f001 f983 	bl	8014518 <memcpy>
 8013212:	2201      	movs	r2, #1
 8013214:	4631      	mov	r1, r6
 8013216:	4648      	mov	r0, r9
 8013218:	f000 fc02 	bl	8013a20 <__lshift>
 801321c:	f10a 0301 	add.w	r3, sl, #1
 8013220:	462f      	mov	r7, r5
 8013222:	4605      	mov	r5, r0
 8013224:	9300      	str	r3, [sp, #0]
 8013226:	eb0a 030b 	add.w	r3, sl, fp
 801322a:	9308      	str	r3, [sp, #32]
 801322c:	9b04      	ldr	r3, [sp, #16]
 801322e:	f003 0301 	and.w	r3, r3, #1
 8013232:	9306      	str	r3, [sp, #24]
 8013234:	9b00      	ldr	r3, [sp, #0]
 8013236:	4621      	mov	r1, r4
 8013238:	9802      	ldr	r0, [sp, #8]
 801323a:	f103 3bff 	add.w	fp, r3, #4294967295
 801323e:	f7ff fa86 	bl	801274e <quorem>
 8013242:	4603      	mov	r3, r0
 8013244:	4639      	mov	r1, r7
 8013246:	9003      	str	r0, [sp, #12]
 8013248:	3330      	adds	r3, #48	@ 0x30
 801324a:	9802      	ldr	r0, [sp, #8]
 801324c:	9309      	str	r3, [sp, #36]	@ 0x24
 801324e:	f000 fc53 	bl	8013af8 <__mcmp>
 8013252:	462a      	mov	r2, r5
 8013254:	9004      	str	r0, [sp, #16]
 8013256:	4621      	mov	r1, r4
 8013258:	4648      	mov	r0, r9
 801325a:	f000 fc69 	bl	8013b30 <__mdiff>
 801325e:	68c2      	ldr	r2, [r0, #12]
 8013260:	4606      	mov	r6, r0
 8013262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013264:	bb02      	cbnz	r2, 80132a8 <_dtoa_r+0xa40>
 8013266:	4601      	mov	r1, r0
 8013268:	9802      	ldr	r0, [sp, #8]
 801326a:	f000 fc45 	bl	8013af8 <__mcmp>
 801326e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013270:	4602      	mov	r2, r0
 8013272:	4631      	mov	r1, r6
 8013274:	4648      	mov	r0, r9
 8013276:	920c      	str	r2, [sp, #48]	@ 0x30
 8013278:	9309      	str	r3, [sp, #36]	@ 0x24
 801327a:	f000 fa07 	bl	801368c <_Bfree>
 801327e:	9b07      	ldr	r3, [sp, #28]
 8013280:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013282:	9e00      	ldr	r6, [sp, #0]
 8013284:	ea42 0103 	orr.w	r1, r2, r3
 8013288:	9b06      	ldr	r3, [sp, #24]
 801328a:	4319      	orrs	r1, r3
 801328c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801328e:	d10d      	bne.n	80132ac <_dtoa_r+0xa44>
 8013290:	2b39      	cmp	r3, #57	@ 0x39
 8013292:	d027      	beq.n	80132e4 <_dtoa_r+0xa7c>
 8013294:	9a04      	ldr	r2, [sp, #16]
 8013296:	2a00      	cmp	r2, #0
 8013298:	dd01      	ble.n	801329e <_dtoa_r+0xa36>
 801329a:	9b03      	ldr	r3, [sp, #12]
 801329c:	3331      	adds	r3, #49	@ 0x31
 801329e:	f88b 3000 	strb.w	r3, [fp]
 80132a2:	e52e      	b.n	8012d02 <_dtoa_r+0x49a>
 80132a4:	4628      	mov	r0, r5
 80132a6:	e7b9      	b.n	801321c <_dtoa_r+0x9b4>
 80132a8:	2201      	movs	r2, #1
 80132aa:	e7e2      	b.n	8013272 <_dtoa_r+0xa0a>
 80132ac:	9904      	ldr	r1, [sp, #16]
 80132ae:	2900      	cmp	r1, #0
 80132b0:	db04      	blt.n	80132bc <_dtoa_r+0xa54>
 80132b2:	9807      	ldr	r0, [sp, #28]
 80132b4:	4301      	orrs	r1, r0
 80132b6:	9806      	ldr	r0, [sp, #24]
 80132b8:	4301      	orrs	r1, r0
 80132ba:	d120      	bne.n	80132fe <_dtoa_r+0xa96>
 80132bc:	2a00      	cmp	r2, #0
 80132be:	ddee      	ble.n	801329e <_dtoa_r+0xa36>
 80132c0:	2201      	movs	r2, #1
 80132c2:	9902      	ldr	r1, [sp, #8]
 80132c4:	4648      	mov	r0, r9
 80132c6:	9300      	str	r3, [sp, #0]
 80132c8:	f000 fbaa 	bl	8013a20 <__lshift>
 80132cc:	4621      	mov	r1, r4
 80132ce:	9002      	str	r0, [sp, #8]
 80132d0:	f000 fc12 	bl	8013af8 <__mcmp>
 80132d4:	2800      	cmp	r0, #0
 80132d6:	9b00      	ldr	r3, [sp, #0]
 80132d8:	dc02      	bgt.n	80132e0 <_dtoa_r+0xa78>
 80132da:	d1e0      	bne.n	801329e <_dtoa_r+0xa36>
 80132dc:	07da      	lsls	r2, r3, #31
 80132de:	d5de      	bpl.n	801329e <_dtoa_r+0xa36>
 80132e0:	2b39      	cmp	r3, #57	@ 0x39
 80132e2:	d1da      	bne.n	801329a <_dtoa_r+0xa32>
 80132e4:	2339      	movs	r3, #57	@ 0x39
 80132e6:	f88b 3000 	strb.w	r3, [fp]
 80132ea:	4633      	mov	r3, r6
 80132ec:	461e      	mov	r6, r3
 80132ee:	3b01      	subs	r3, #1
 80132f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80132f4:	2a39      	cmp	r2, #57	@ 0x39
 80132f6:	d04f      	beq.n	8013398 <_dtoa_r+0xb30>
 80132f8:	3201      	adds	r2, #1
 80132fa:	701a      	strb	r2, [r3, #0]
 80132fc:	e501      	b.n	8012d02 <_dtoa_r+0x49a>
 80132fe:	2a00      	cmp	r2, #0
 8013300:	dd03      	ble.n	801330a <_dtoa_r+0xaa2>
 8013302:	2b39      	cmp	r3, #57	@ 0x39
 8013304:	d0ee      	beq.n	80132e4 <_dtoa_r+0xa7c>
 8013306:	3301      	adds	r3, #1
 8013308:	e7c9      	b.n	801329e <_dtoa_r+0xa36>
 801330a:	9a00      	ldr	r2, [sp, #0]
 801330c:	9908      	ldr	r1, [sp, #32]
 801330e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013312:	428a      	cmp	r2, r1
 8013314:	d029      	beq.n	801336a <_dtoa_r+0xb02>
 8013316:	2300      	movs	r3, #0
 8013318:	220a      	movs	r2, #10
 801331a:	9902      	ldr	r1, [sp, #8]
 801331c:	4648      	mov	r0, r9
 801331e:	f000 f9d7 	bl	80136d0 <__multadd>
 8013322:	42af      	cmp	r7, r5
 8013324:	9002      	str	r0, [sp, #8]
 8013326:	f04f 0300 	mov.w	r3, #0
 801332a:	f04f 020a 	mov.w	r2, #10
 801332e:	4639      	mov	r1, r7
 8013330:	4648      	mov	r0, r9
 8013332:	d107      	bne.n	8013344 <_dtoa_r+0xadc>
 8013334:	f000 f9cc 	bl	80136d0 <__multadd>
 8013338:	4607      	mov	r7, r0
 801333a:	4605      	mov	r5, r0
 801333c:	9b00      	ldr	r3, [sp, #0]
 801333e:	3301      	adds	r3, #1
 8013340:	9300      	str	r3, [sp, #0]
 8013342:	e777      	b.n	8013234 <_dtoa_r+0x9cc>
 8013344:	f000 f9c4 	bl	80136d0 <__multadd>
 8013348:	4629      	mov	r1, r5
 801334a:	4607      	mov	r7, r0
 801334c:	2300      	movs	r3, #0
 801334e:	220a      	movs	r2, #10
 8013350:	4648      	mov	r0, r9
 8013352:	f000 f9bd 	bl	80136d0 <__multadd>
 8013356:	4605      	mov	r5, r0
 8013358:	e7f0      	b.n	801333c <_dtoa_r+0xad4>
 801335a:	f1bb 0f00 	cmp.w	fp, #0
 801335e:	f04f 0700 	mov.w	r7, #0
 8013362:	bfcc      	ite	gt
 8013364:	465e      	movgt	r6, fp
 8013366:	2601      	movle	r6, #1
 8013368:	4456      	add	r6, sl
 801336a:	2201      	movs	r2, #1
 801336c:	9902      	ldr	r1, [sp, #8]
 801336e:	4648      	mov	r0, r9
 8013370:	9300      	str	r3, [sp, #0]
 8013372:	f000 fb55 	bl	8013a20 <__lshift>
 8013376:	4621      	mov	r1, r4
 8013378:	9002      	str	r0, [sp, #8]
 801337a:	f000 fbbd 	bl	8013af8 <__mcmp>
 801337e:	2800      	cmp	r0, #0
 8013380:	dcb3      	bgt.n	80132ea <_dtoa_r+0xa82>
 8013382:	d102      	bne.n	801338a <_dtoa_r+0xb22>
 8013384:	9b00      	ldr	r3, [sp, #0]
 8013386:	07db      	lsls	r3, r3, #31
 8013388:	d4af      	bmi.n	80132ea <_dtoa_r+0xa82>
 801338a:	4633      	mov	r3, r6
 801338c:	461e      	mov	r6, r3
 801338e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013392:	2a30      	cmp	r2, #48	@ 0x30
 8013394:	d0fa      	beq.n	801338c <_dtoa_r+0xb24>
 8013396:	e4b4      	b.n	8012d02 <_dtoa_r+0x49a>
 8013398:	459a      	cmp	sl, r3
 801339a:	d1a7      	bne.n	80132ec <_dtoa_r+0xa84>
 801339c:	2331      	movs	r3, #49	@ 0x31
 801339e:	f108 0801 	add.w	r8, r8, #1
 80133a2:	f88a 3000 	strb.w	r3, [sl]
 80133a6:	e4ac      	b.n	8012d02 <_dtoa_r+0x49a>
 80133a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80133aa:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8013408 <_dtoa_r+0xba0>
 80133ae:	b11b      	cbz	r3, 80133b8 <_dtoa_r+0xb50>
 80133b0:	f10a 0308 	add.w	r3, sl, #8
 80133b4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80133b6:	6013      	str	r3, [r2, #0]
 80133b8:	4650      	mov	r0, sl
 80133ba:	b017      	add	sp, #92	@ 0x5c
 80133bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133c0:	9b07      	ldr	r3, [sp, #28]
 80133c2:	2b01      	cmp	r3, #1
 80133c4:	f77f ae2d 	ble.w	8013022 <_dtoa_r+0x7ba>
 80133c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80133ca:	9308      	str	r3, [sp, #32]
 80133cc:	2001      	movs	r0, #1
 80133ce:	e64c      	b.n	801306a <_dtoa_r+0x802>
 80133d0:	f1bb 0f00 	cmp.w	fp, #0
 80133d4:	f77f aed8 	ble.w	8013188 <_dtoa_r+0x920>
 80133d8:	4656      	mov	r6, sl
 80133da:	4621      	mov	r1, r4
 80133dc:	9802      	ldr	r0, [sp, #8]
 80133de:	f7ff f9b6 	bl	801274e <quorem>
 80133e2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80133e6:	f806 3b01 	strb.w	r3, [r6], #1
 80133ea:	eba6 020a 	sub.w	r2, r6, sl
 80133ee:	4593      	cmp	fp, r2
 80133f0:	ddb3      	ble.n	801335a <_dtoa_r+0xaf2>
 80133f2:	2300      	movs	r3, #0
 80133f4:	220a      	movs	r2, #10
 80133f6:	9902      	ldr	r1, [sp, #8]
 80133f8:	4648      	mov	r0, r9
 80133fa:	f000 f969 	bl	80136d0 <__multadd>
 80133fe:	9002      	str	r0, [sp, #8]
 8013400:	e7eb      	b.n	80133da <_dtoa_r+0xb72>
 8013402:	bf00      	nop
 8013404:	080164d8 	.word	0x080164d8
 8013408:	0801645c 	.word	0x0801645c

0801340c <_free_r>:
 801340c:	b538      	push	{r3, r4, r5, lr}
 801340e:	4605      	mov	r5, r0
 8013410:	2900      	cmp	r1, #0
 8013412:	d041      	beq.n	8013498 <_free_r+0x8c>
 8013414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013418:	1f0c      	subs	r4, r1, #4
 801341a:	2b00      	cmp	r3, #0
 801341c:	bfb8      	it	lt
 801341e:	18e4      	addlt	r4, r4, r3
 8013420:	f000 f8e8 	bl	80135f4 <__malloc_lock>
 8013424:	4a1d      	ldr	r2, [pc, #116]	@ (801349c <_free_r+0x90>)
 8013426:	6813      	ldr	r3, [r2, #0]
 8013428:	b933      	cbnz	r3, 8013438 <_free_r+0x2c>
 801342a:	6063      	str	r3, [r4, #4]
 801342c:	6014      	str	r4, [r2, #0]
 801342e:	4628      	mov	r0, r5
 8013430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013434:	f000 b8e4 	b.w	8013600 <__malloc_unlock>
 8013438:	42a3      	cmp	r3, r4
 801343a:	d908      	bls.n	801344e <_free_r+0x42>
 801343c:	6820      	ldr	r0, [r4, #0]
 801343e:	1821      	adds	r1, r4, r0
 8013440:	428b      	cmp	r3, r1
 8013442:	bf01      	itttt	eq
 8013444:	6819      	ldreq	r1, [r3, #0]
 8013446:	685b      	ldreq	r3, [r3, #4]
 8013448:	1809      	addeq	r1, r1, r0
 801344a:	6021      	streq	r1, [r4, #0]
 801344c:	e7ed      	b.n	801342a <_free_r+0x1e>
 801344e:	461a      	mov	r2, r3
 8013450:	685b      	ldr	r3, [r3, #4]
 8013452:	b10b      	cbz	r3, 8013458 <_free_r+0x4c>
 8013454:	42a3      	cmp	r3, r4
 8013456:	d9fa      	bls.n	801344e <_free_r+0x42>
 8013458:	6811      	ldr	r1, [r2, #0]
 801345a:	1850      	adds	r0, r2, r1
 801345c:	42a0      	cmp	r0, r4
 801345e:	d10b      	bne.n	8013478 <_free_r+0x6c>
 8013460:	6820      	ldr	r0, [r4, #0]
 8013462:	4401      	add	r1, r0
 8013464:	1850      	adds	r0, r2, r1
 8013466:	6011      	str	r1, [r2, #0]
 8013468:	4283      	cmp	r3, r0
 801346a:	d1e0      	bne.n	801342e <_free_r+0x22>
 801346c:	6818      	ldr	r0, [r3, #0]
 801346e:	685b      	ldr	r3, [r3, #4]
 8013470:	4408      	add	r0, r1
 8013472:	6053      	str	r3, [r2, #4]
 8013474:	6010      	str	r0, [r2, #0]
 8013476:	e7da      	b.n	801342e <_free_r+0x22>
 8013478:	d902      	bls.n	8013480 <_free_r+0x74>
 801347a:	230c      	movs	r3, #12
 801347c:	602b      	str	r3, [r5, #0]
 801347e:	e7d6      	b.n	801342e <_free_r+0x22>
 8013480:	6820      	ldr	r0, [r4, #0]
 8013482:	1821      	adds	r1, r4, r0
 8013484:	428b      	cmp	r3, r1
 8013486:	bf02      	ittt	eq
 8013488:	6819      	ldreq	r1, [r3, #0]
 801348a:	685b      	ldreq	r3, [r3, #4]
 801348c:	1809      	addeq	r1, r1, r0
 801348e:	6063      	str	r3, [r4, #4]
 8013490:	bf08      	it	eq
 8013492:	6021      	streq	r1, [r4, #0]
 8013494:	6054      	str	r4, [r2, #4]
 8013496:	e7ca      	b.n	801342e <_free_r+0x22>
 8013498:	bd38      	pop	{r3, r4, r5, pc}
 801349a:	bf00      	nop
 801349c:	2000119c 	.word	0x2000119c

080134a0 <malloc>:
 80134a0:	4b02      	ldr	r3, [pc, #8]	@ (80134ac <malloc+0xc>)
 80134a2:	4601      	mov	r1, r0
 80134a4:	6818      	ldr	r0, [r3, #0]
 80134a6:	f000 b825 	b.w	80134f4 <_malloc_r>
 80134aa:	bf00      	nop
 80134ac:	2000009c 	.word	0x2000009c

080134b0 <sbrk_aligned>:
 80134b0:	b570      	push	{r4, r5, r6, lr}
 80134b2:	4e0f      	ldr	r6, [pc, #60]	@ (80134f0 <sbrk_aligned+0x40>)
 80134b4:	460c      	mov	r4, r1
 80134b6:	4605      	mov	r5, r0
 80134b8:	6831      	ldr	r1, [r6, #0]
 80134ba:	b911      	cbnz	r1, 80134c2 <sbrk_aligned+0x12>
 80134bc:	f001 f81c 	bl	80144f8 <_sbrk_r>
 80134c0:	6030      	str	r0, [r6, #0]
 80134c2:	4621      	mov	r1, r4
 80134c4:	4628      	mov	r0, r5
 80134c6:	f001 f817 	bl	80144f8 <_sbrk_r>
 80134ca:	1c43      	adds	r3, r0, #1
 80134cc:	d103      	bne.n	80134d6 <sbrk_aligned+0x26>
 80134ce:	f04f 34ff 	mov.w	r4, #4294967295
 80134d2:	4620      	mov	r0, r4
 80134d4:	bd70      	pop	{r4, r5, r6, pc}
 80134d6:	1cc4      	adds	r4, r0, #3
 80134d8:	f024 0403 	bic.w	r4, r4, #3
 80134dc:	42a0      	cmp	r0, r4
 80134de:	d0f8      	beq.n	80134d2 <sbrk_aligned+0x22>
 80134e0:	1a21      	subs	r1, r4, r0
 80134e2:	4628      	mov	r0, r5
 80134e4:	f001 f808 	bl	80144f8 <_sbrk_r>
 80134e8:	3001      	adds	r0, #1
 80134ea:	d1f2      	bne.n	80134d2 <sbrk_aligned+0x22>
 80134ec:	e7ef      	b.n	80134ce <sbrk_aligned+0x1e>
 80134ee:	bf00      	nop
 80134f0:	20001198 	.word	0x20001198

080134f4 <_malloc_r>:
 80134f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134f8:	1ccd      	adds	r5, r1, #3
 80134fa:	4606      	mov	r6, r0
 80134fc:	f025 0503 	bic.w	r5, r5, #3
 8013500:	3508      	adds	r5, #8
 8013502:	2d0c      	cmp	r5, #12
 8013504:	bf38      	it	cc
 8013506:	250c      	movcc	r5, #12
 8013508:	2d00      	cmp	r5, #0
 801350a:	db01      	blt.n	8013510 <_malloc_r+0x1c>
 801350c:	42a9      	cmp	r1, r5
 801350e:	d904      	bls.n	801351a <_malloc_r+0x26>
 8013510:	230c      	movs	r3, #12
 8013512:	6033      	str	r3, [r6, #0]
 8013514:	2000      	movs	r0, #0
 8013516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801351a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80135f0 <_malloc_r+0xfc>
 801351e:	f000 f869 	bl	80135f4 <__malloc_lock>
 8013522:	f8d8 3000 	ldr.w	r3, [r8]
 8013526:	461c      	mov	r4, r3
 8013528:	bb44      	cbnz	r4, 801357c <_malloc_r+0x88>
 801352a:	4629      	mov	r1, r5
 801352c:	4630      	mov	r0, r6
 801352e:	f7ff ffbf 	bl	80134b0 <sbrk_aligned>
 8013532:	1c43      	adds	r3, r0, #1
 8013534:	4604      	mov	r4, r0
 8013536:	d158      	bne.n	80135ea <_malloc_r+0xf6>
 8013538:	f8d8 4000 	ldr.w	r4, [r8]
 801353c:	4627      	mov	r7, r4
 801353e:	2f00      	cmp	r7, #0
 8013540:	d143      	bne.n	80135ca <_malloc_r+0xd6>
 8013542:	2c00      	cmp	r4, #0
 8013544:	d04b      	beq.n	80135de <_malloc_r+0xea>
 8013546:	6823      	ldr	r3, [r4, #0]
 8013548:	4639      	mov	r1, r7
 801354a:	4630      	mov	r0, r6
 801354c:	eb04 0903 	add.w	r9, r4, r3
 8013550:	f000 ffd2 	bl	80144f8 <_sbrk_r>
 8013554:	4581      	cmp	r9, r0
 8013556:	d142      	bne.n	80135de <_malloc_r+0xea>
 8013558:	6821      	ldr	r1, [r4, #0]
 801355a:	4630      	mov	r0, r6
 801355c:	1a6d      	subs	r5, r5, r1
 801355e:	4629      	mov	r1, r5
 8013560:	f7ff ffa6 	bl	80134b0 <sbrk_aligned>
 8013564:	3001      	adds	r0, #1
 8013566:	d03a      	beq.n	80135de <_malloc_r+0xea>
 8013568:	6823      	ldr	r3, [r4, #0]
 801356a:	442b      	add	r3, r5
 801356c:	6023      	str	r3, [r4, #0]
 801356e:	f8d8 3000 	ldr.w	r3, [r8]
 8013572:	685a      	ldr	r2, [r3, #4]
 8013574:	bb62      	cbnz	r2, 80135d0 <_malloc_r+0xdc>
 8013576:	f8c8 7000 	str.w	r7, [r8]
 801357a:	e00f      	b.n	801359c <_malloc_r+0xa8>
 801357c:	6822      	ldr	r2, [r4, #0]
 801357e:	1b52      	subs	r2, r2, r5
 8013580:	d420      	bmi.n	80135c4 <_malloc_r+0xd0>
 8013582:	2a0b      	cmp	r2, #11
 8013584:	d917      	bls.n	80135b6 <_malloc_r+0xc2>
 8013586:	1961      	adds	r1, r4, r5
 8013588:	42a3      	cmp	r3, r4
 801358a:	6025      	str	r5, [r4, #0]
 801358c:	bf18      	it	ne
 801358e:	6059      	strne	r1, [r3, #4]
 8013590:	6863      	ldr	r3, [r4, #4]
 8013592:	bf08      	it	eq
 8013594:	f8c8 1000 	streq.w	r1, [r8]
 8013598:	5162      	str	r2, [r4, r5]
 801359a:	604b      	str	r3, [r1, #4]
 801359c:	4630      	mov	r0, r6
 801359e:	f000 f82f 	bl	8013600 <__malloc_unlock>
 80135a2:	f104 000b 	add.w	r0, r4, #11
 80135a6:	1d23      	adds	r3, r4, #4
 80135a8:	f020 0007 	bic.w	r0, r0, #7
 80135ac:	1ac2      	subs	r2, r0, r3
 80135ae:	bf1c      	itt	ne
 80135b0:	1a1b      	subne	r3, r3, r0
 80135b2:	50a3      	strne	r3, [r4, r2]
 80135b4:	e7af      	b.n	8013516 <_malloc_r+0x22>
 80135b6:	6862      	ldr	r2, [r4, #4]
 80135b8:	42a3      	cmp	r3, r4
 80135ba:	bf0c      	ite	eq
 80135bc:	f8c8 2000 	streq.w	r2, [r8]
 80135c0:	605a      	strne	r2, [r3, #4]
 80135c2:	e7eb      	b.n	801359c <_malloc_r+0xa8>
 80135c4:	4623      	mov	r3, r4
 80135c6:	6864      	ldr	r4, [r4, #4]
 80135c8:	e7ae      	b.n	8013528 <_malloc_r+0x34>
 80135ca:	463c      	mov	r4, r7
 80135cc:	687f      	ldr	r7, [r7, #4]
 80135ce:	e7b6      	b.n	801353e <_malloc_r+0x4a>
 80135d0:	461a      	mov	r2, r3
 80135d2:	685b      	ldr	r3, [r3, #4]
 80135d4:	42a3      	cmp	r3, r4
 80135d6:	d1fb      	bne.n	80135d0 <_malloc_r+0xdc>
 80135d8:	2300      	movs	r3, #0
 80135da:	6053      	str	r3, [r2, #4]
 80135dc:	e7de      	b.n	801359c <_malloc_r+0xa8>
 80135de:	230c      	movs	r3, #12
 80135e0:	4630      	mov	r0, r6
 80135e2:	6033      	str	r3, [r6, #0]
 80135e4:	f000 f80c 	bl	8013600 <__malloc_unlock>
 80135e8:	e794      	b.n	8013514 <_malloc_r+0x20>
 80135ea:	6005      	str	r5, [r0, #0]
 80135ec:	e7d6      	b.n	801359c <_malloc_r+0xa8>
 80135ee:	bf00      	nop
 80135f0:	2000119c 	.word	0x2000119c

080135f4 <__malloc_lock>:
 80135f4:	4801      	ldr	r0, [pc, #4]	@ (80135fc <__malloc_lock+0x8>)
 80135f6:	f7ff b89a 	b.w	801272e <__retarget_lock_acquire_recursive>
 80135fa:	bf00      	nop
 80135fc:	20001194 	.word	0x20001194

08013600 <__malloc_unlock>:
 8013600:	4801      	ldr	r0, [pc, #4]	@ (8013608 <__malloc_unlock+0x8>)
 8013602:	f7ff b895 	b.w	8012730 <__retarget_lock_release_recursive>
 8013606:	bf00      	nop
 8013608:	20001194 	.word	0x20001194

0801360c <_Balloc>:
 801360c:	b570      	push	{r4, r5, r6, lr}
 801360e:	69c6      	ldr	r6, [r0, #28]
 8013610:	4604      	mov	r4, r0
 8013612:	460d      	mov	r5, r1
 8013614:	b976      	cbnz	r6, 8013634 <_Balloc+0x28>
 8013616:	2010      	movs	r0, #16
 8013618:	f7ff ff42 	bl	80134a0 <malloc>
 801361c:	4602      	mov	r2, r0
 801361e:	61e0      	str	r0, [r4, #28]
 8013620:	b920      	cbnz	r0, 801362c <_Balloc+0x20>
 8013622:	4b18      	ldr	r3, [pc, #96]	@ (8013684 <_Balloc+0x78>)
 8013624:	216b      	movs	r1, #107	@ 0x6b
 8013626:	4818      	ldr	r0, [pc, #96]	@ (8013688 <_Balloc+0x7c>)
 8013628:	f000 ff84 	bl	8014534 <__assert_func>
 801362c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013630:	6006      	str	r6, [r0, #0]
 8013632:	60c6      	str	r6, [r0, #12]
 8013634:	69e6      	ldr	r6, [r4, #28]
 8013636:	68f3      	ldr	r3, [r6, #12]
 8013638:	b183      	cbz	r3, 801365c <_Balloc+0x50>
 801363a:	69e3      	ldr	r3, [r4, #28]
 801363c:	68db      	ldr	r3, [r3, #12]
 801363e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013642:	b9b8      	cbnz	r0, 8013674 <_Balloc+0x68>
 8013644:	2101      	movs	r1, #1
 8013646:	4620      	mov	r0, r4
 8013648:	fa01 f605 	lsl.w	r6, r1, r5
 801364c:	1d72      	adds	r2, r6, #5
 801364e:	0092      	lsls	r2, r2, #2
 8013650:	f000 ff8e 	bl	8014570 <_calloc_r>
 8013654:	b160      	cbz	r0, 8013670 <_Balloc+0x64>
 8013656:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801365a:	e00e      	b.n	801367a <_Balloc+0x6e>
 801365c:	2221      	movs	r2, #33	@ 0x21
 801365e:	2104      	movs	r1, #4
 8013660:	4620      	mov	r0, r4
 8013662:	f000 ff85 	bl	8014570 <_calloc_r>
 8013666:	69e3      	ldr	r3, [r4, #28]
 8013668:	60f0      	str	r0, [r6, #12]
 801366a:	68db      	ldr	r3, [r3, #12]
 801366c:	2b00      	cmp	r3, #0
 801366e:	d1e4      	bne.n	801363a <_Balloc+0x2e>
 8013670:	2000      	movs	r0, #0
 8013672:	bd70      	pop	{r4, r5, r6, pc}
 8013674:	6802      	ldr	r2, [r0, #0]
 8013676:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801367a:	2300      	movs	r3, #0
 801367c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013680:	e7f7      	b.n	8013672 <_Balloc+0x66>
 8013682:	bf00      	nop
 8013684:	08016469 	.word	0x08016469
 8013688:	080164e9 	.word	0x080164e9

0801368c <_Bfree>:
 801368c:	b570      	push	{r4, r5, r6, lr}
 801368e:	69c6      	ldr	r6, [r0, #28]
 8013690:	4605      	mov	r5, r0
 8013692:	460c      	mov	r4, r1
 8013694:	b976      	cbnz	r6, 80136b4 <_Bfree+0x28>
 8013696:	2010      	movs	r0, #16
 8013698:	f7ff ff02 	bl	80134a0 <malloc>
 801369c:	4602      	mov	r2, r0
 801369e:	61e8      	str	r0, [r5, #28]
 80136a0:	b920      	cbnz	r0, 80136ac <_Bfree+0x20>
 80136a2:	4b09      	ldr	r3, [pc, #36]	@ (80136c8 <_Bfree+0x3c>)
 80136a4:	218f      	movs	r1, #143	@ 0x8f
 80136a6:	4809      	ldr	r0, [pc, #36]	@ (80136cc <_Bfree+0x40>)
 80136a8:	f000 ff44 	bl	8014534 <__assert_func>
 80136ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136b0:	6006      	str	r6, [r0, #0]
 80136b2:	60c6      	str	r6, [r0, #12]
 80136b4:	b13c      	cbz	r4, 80136c6 <_Bfree+0x3a>
 80136b6:	69eb      	ldr	r3, [r5, #28]
 80136b8:	6862      	ldr	r2, [r4, #4]
 80136ba:	68db      	ldr	r3, [r3, #12]
 80136bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80136c0:	6021      	str	r1, [r4, #0]
 80136c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80136c6:	bd70      	pop	{r4, r5, r6, pc}
 80136c8:	08016469 	.word	0x08016469
 80136cc:	080164e9 	.word	0x080164e9

080136d0 <__multadd>:
 80136d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136d4:	f101 0c14 	add.w	ip, r1, #20
 80136d8:	4607      	mov	r7, r0
 80136da:	460c      	mov	r4, r1
 80136dc:	461e      	mov	r6, r3
 80136de:	690d      	ldr	r5, [r1, #16]
 80136e0:	2000      	movs	r0, #0
 80136e2:	f8dc 3000 	ldr.w	r3, [ip]
 80136e6:	3001      	adds	r0, #1
 80136e8:	b299      	uxth	r1, r3
 80136ea:	4285      	cmp	r5, r0
 80136ec:	fb02 6101 	mla	r1, r2, r1, r6
 80136f0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80136f4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 80136f8:	b289      	uxth	r1, r1
 80136fa:	fb02 3306 	mla	r3, r2, r6, r3
 80136fe:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013702:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013706:	f84c 1b04 	str.w	r1, [ip], #4
 801370a:	dcea      	bgt.n	80136e2 <__multadd+0x12>
 801370c:	b30e      	cbz	r6, 8013752 <__multadd+0x82>
 801370e:	68a3      	ldr	r3, [r4, #8]
 8013710:	42ab      	cmp	r3, r5
 8013712:	dc19      	bgt.n	8013748 <__multadd+0x78>
 8013714:	6861      	ldr	r1, [r4, #4]
 8013716:	4638      	mov	r0, r7
 8013718:	3101      	adds	r1, #1
 801371a:	f7ff ff77 	bl	801360c <_Balloc>
 801371e:	4680      	mov	r8, r0
 8013720:	b928      	cbnz	r0, 801372e <__multadd+0x5e>
 8013722:	4602      	mov	r2, r0
 8013724:	4b0c      	ldr	r3, [pc, #48]	@ (8013758 <__multadd+0x88>)
 8013726:	21ba      	movs	r1, #186	@ 0xba
 8013728:	480c      	ldr	r0, [pc, #48]	@ (801375c <__multadd+0x8c>)
 801372a:	f000 ff03 	bl	8014534 <__assert_func>
 801372e:	6922      	ldr	r2, [r4, #16]
 8013730:	f104 010c 	add.w	r1, r4, #12
 8013734:	300c      	adds	r0, #12
 8013736:	3202      	adds	r2, #2
 8013738:	0092      	lsls	r2, r2, #2
 801373a:	f000 feed 	bl	8014518 <memcpy>
 801373e:	4621      	mov	r1, r4
 8013740:	4644      	mov	r4, r8
 8013742:	4638      	mov	r0, r7
 8013744:	f7ff ffa2 	bl	801368c <_Bfree>
 8013748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801374c:	3501      	adds	r5, #1
 801374e:	615e      	str	r6, [r3, #20]
 8013750:	6125      	str	r5, [r4, #16]
 8013752:	4620      	mov	r0, r4
 8013754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013758:	080164d8 	.word	0x080164d8
 801375c:	080164e9 	.word	0x080164e9

08013760 <__hi0bits>:
 8013760:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013764:	4603      	mov	r3, r0
 8013766:	bf36      	itet	cc
 8013768:	0403      	lslcc	r3, r0, #16
 801376a:	2000      	movcs	r0, #0
 801376c:	2010      	movcc	r0, #16
 801376e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013772:	bf3c      	itt	cc
 8013774:	021b      	lslcc	r3, r3, #8
 8013776:	3008      	addcc	r0, #8
 8013778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801377c:	bf3c      	itt	cc
 801377e:	011b      	lslcc	r3, r3, #4
 8013780:	3004      	addcc	r0, #4
 8013782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013786:	bf3c      	itt	cc
 8013788:	009b      	lslcc	r3, r3, #2
 801378a:	3002      	addcc	r0, #2
 801378c:	2b00      	cmp	r3, #0
 801378e:	db05      	blt.n	801379c <__hi0bits+0x3c>
 8013790:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013794:	f100 0001 	add.w	r0, r0, #1
 8013798:	bf08      	it	eq
 801379a:	2020      	moveq	r0, #32
 801379c:	4770      	bx	lr

0801379e <__lo0bits>:
 801379e:	6803      	ldr	r3, [r0, #0]
 80137a0:	4602      	mov	r2, r0
 80137a2:	f013 0007 	ands.w	r0, r3, #7
 80137a6:	d00b      	beq.n	80137c0 <__lo0bits+0x22>
 80137a8:	07d9      	lsls	r1, r3, #31
 80137aa:	d421      	bmi.n	80137f0 <__lo0bits+0x52>
 80137ac:	0798      	lsls	r0, r3, #30
 80137ae:	bf47      	ittee	mi
 80137b0:	085b      	lsrmi	r3, r3, #1
 80137b2:	2001      	movmi	r0, #1
 80137b4:	089b      	lsrpl	r3, r3, #2
 80137b6:	2002      	movpl	r0, #2
 80137b8:	bf4c      	ite	mi
 80137ba:	6013      	strmi	r3, [r2, #0]
 80137bc:	6013      	strpl	r3, [r2, #0]
 80137be:	4770      	bx	lr
 80137c0:	b299      	uxth	r1, r3
 80137c2:	b909      	cbnz	r1, 80137c8 <__lo0bits+0x2a>
 80137c4:	0c1b      	lsrs	r3, r3, #16
 80137c6:	2010      	movs	r0, #16
 80137c8:	b2d9      	uxtb	r1, r3
 80137ca:	b909      	cbnz	r1, 80137d0 <__lo0bits+0x32>
 80137cc:	3008      	adds	r0, #8
 80137ce:	0a1b      	lsrs	r3, r3, #8
 80137d0:	0719      	lsls	r1, r3, #28
 80137d2:	bf04      	itt	eq
 80137d4:	091b      	lsreq	r3, r3, #4
 80137d6:	3004      	addeq	r0, #4
 80137d8:	0799      	lsls	r1, r3, #30
 80137da:	bf04      	itt	eq
 80137dc:	089b      	lsreq	r3, r3, #2
 80137de:	3002      	addeq	r0, #2
 80137e0:	07d9      	lsls	r1, r3, #31
 80137e2:	d403      	bmi.n	80137ec <__lo0bits+0x4e>
 80137e4:	085b      	lsrs	r3, r3, #1
 80137e6:	f100 0001 	add.w	r0, r0, #1
 80137ea:	d003      	beq.n	80137f4 <__lo0bits+0x56>
 80137ec:	6013      	str	r3, [r2, #0]
 80137ee:	4770      	bx	lr
 80137f0:	2000      	movs	r0, #0
 80137f2:	4770      	bx	lr
 80137f4:	2020      	movs	r0, #32
 80137f6:	4770      	bx	lr

080137f8 <__i2b>:
 80137f8:	b510      	push	{r4, lr}
 80137fa:	460c      	mov	r4, r1
 80137fc:	2101      	movs	r1, #1
 80137fe:	f7ff ff05 	bl	801360c <_Balloc>
 8013802:	4602      	mov	r2, r0
 8013804:	b928      	cbnz	r0, 8013812 <__i2b+0x1a>
 8013806:	4b05      	ldr	r3, [pc, #20]	@ (801381c <__i2b+0x24>)
 8013808:	f240 1145 	movw	r1, #325	@ 0x145
 801380c:	4804      	ldr	r0, [pc, #16]	@ (8013820 <__i2b+0x28>)
 801380e:	f000 fe91 	bl	8014534 <__assert_func>
 8013812:	2301      	movs	r3, #1
 8013814:	6144      	str	r4, [r0, #20]
 8013816:	6103      	str	r3, [r0, #16]
 8013818:	bd10      	pop	{r4, pc}
 801381a:	bf00      	nop
 801381c:	080164d8 	.word	0x080164d8
 8013820:	080164e9 	.word	0x080164e9

08013824 <__multiply>:
 8013824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013828:	4617      	mov	r7, r2
 801382a:	690a      	ldr	r2, [r1, #16]
 801382c:	4689      	mov	r9, r1
 801382e:	b085      	sub	sp, #20
 8013830:	693b      	ldr	r3, [r7, #16]
 8013832:	429a      	cmp	r2, r3
 8013834:	bfa2      	ittt	ge
 8013836:	463b      	movge	r3, r7
 8013838:	460f      	movge	r7, r1
 801383a:	4699      	movge	r9, r3
 801383c:	693d      	ldr	r5, [r7, #16]
 801383e:	68bb      	ldr	r3, [r7, #8]
 8013840:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013844:	6879      	ldr	r1, [r7, #4]
 8013846:	eb05 060a 	add.w	r6, r5, sl
 801384a:	42b3      	cmp	r3, r6
 801384c:	bfb8      	it	lt
 801384e:	3101      	addlt	r1, #1
 8013850:	f7ff fedc 	bl	801360c <_Balloc>
 8013854:	b930      	cbnz	r0, 8013864 <__multiply+0x40>
 8013856:	4602      	mov	r2, r0
 8013858:	4b42      	ldr	r3, [pc, #264]	@ (8013964 <__multiply+0x140>)
 801385a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801385e:	4842      	ldr	r0, [pc, #264]	@ (8013968 <__multiply+0x144>)
 8013860:	f000 fe68 	bl	8014534 <__assert_func>
 8013864:	f100 0414 	add.w	r4, r0, #20
 8013868:	2200      	movs	r2, #0
 801386a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801386e:	4623      	mov	r3, r4
 8013870:	4573      	cmp	r3, lr
 8013872:	d320      	bcc.n	80138b6 <__multiply+0x92>
 8013874:	f107 0814 	add.w	r8, r7, #20
 8013878:	f109 0114 	add.w	r1, r9, #20
 801387c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013880:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013884:	9302      	str	r3, [sp, #8]
 8013886:	1beb      	subs	r3, r5, r7
 8013888:	3715      	adds	r7, #21
 801388a:	3b15      	subs	r3, #21
 801388c:	f023 0303 	bic.w	r3, r3, #3
 8013890:	3304      	adds	r3, #4
 8013892:	42bd      	cmp	r5, r7
 8013894:	bf38      	it	cc
 8013896:	2304      	movcc	r3, #4
 8013898:	9301      	str	r3, [sp, #4]
 801389a:	9b02      	ldr	r3, [sp, #8]
 801389c:	9103      	str	r1, [sp, #12]
 801389e:	428b      	cmp	r3, r1
 80138a0:	d80c      	bhi.n	80138bc <__multiply+0x98>
 80138a2:	2e00      	cmp	r6, #0
 80138a4:	dd03      	ble.n	80138ae <__multiply+0x8a>
 80138a6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d057      	beq.n	801395e <__multiply+0x13a>
 80138ae:	6106      	str	r6, [r0, #16]
 80138b0:	b005      	add	sp, #20
 80138b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138b6:	f843 2b04 	str.w	r2, [r3], #4
 80138ba:	e7d9      	b.n	8013870 <__multiply+0x4c>
 80138bc:	f8b1 a000 	ldrh.w	sl, [r1]
 80138c0:	f1ba 0f00 	cmp.w	sl, #0
 80138c4:	d021      	beq.n	801390a <__multiply+0xe6>
 80138c6:	46c4      	mov	ip, r8
 80138c8:	46a1      	mov	r9, r4
 80138ca:	2700      	movs	r7, #0
 80138cc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80138d0:	f8d9 3000 	ldr.w	r3, [r9]
 80138d4:	fa1f fb82 	uxth.w	fp, r2
 80138d8:	4565      	cmp	r5, ip
 80138da:	b29b      	uxth	r3, r3
 80138dc:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80138e0:	fb0a 330b 	mla	r3, sl, fp, r3
 80138e4:	443b      	add	r3, r7
 80138e6:	f8d9 7000 	ldr.w	r7, [r9]
 80138ea:	ea4f 4717 	mov.w	r7, r7, lsr #16
 80138ee:	fb0a 7202 	mla	r2, sl, r2, r7
 80138f2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80138f6:	b29b      	uxth	r3, r3
 80138f8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80138fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013900:	f849 3b04 	str.w	r3, [r9], #4
 8013904:	d8e2      	bhi.n	80138cc <__multiply+0xa8>
 8013906:	9b01      	ldr	r3, [sp, #4]
 8013908:	50e7      	str	r7, [r4, r3]
 801390a:	9b03      	ldr	r3, [sp, #12]
 801390c:	3104      	adds	r1, #4
 801390e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013912:	f1b9 0f00 	cmp.w	r9, #0
 8013916:	d020      	beq.n	801395a <__multiply+0x136>
 8013918:	6823      	ldr	r3, [r4, #0]
 801391a:	4647      	mov	r7, r8
 801391c:	46a4      	mov	ip, r4
 801391e:	f04f 0a00 	mov.w	sl, #0
 8013922:	f8b7 b000 	ldrh.w	fp, [r7]
 8013926:	b29b      	uxth	r3, r3
 8013928:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801392c:	fb09 220b 	mla	r2, r9, fp, r2
 8013930:	4452      	add	r2, sl
 8013932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013936:	f84c 3b04 	str.w	r3, [ip], #4
 801393a:	f857 3b04 	ldr.w	r3, [r7], #4
 801393e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013942:	f8bc 3000 	ldrh.w	r3, [ip]
 8013946:	42bd      	cmp	r5, r7
 8013948:	fb09 330a 	mla	r3, r9, sl, r3
 801394c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013950:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013954:	d8e5      	bhi.n	8013922 <__multiply+0xfe>
 8013956:	9a01      	ldr	r2, [sp, #4]
 8013958:	50a3      	str	r3, [r4, r2]
 801395a:	3404      	adds	r4, #4
 801395c:	e79d      	b.n	801389a <__multiply+0x76>
 801395e:	3e01      	subs	r6, #1
 8013960:	e79f      	b.n	80138a2 <__multiply+0x7e>
 8013962:	bf00      	nop
 8013964:	080164d8 	.word	0x080164d8
 8013968:	080164e9 	.word	0x080164e9

0801396c <__pow5mult>:
 801396c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013970:	4615      	mov	r5, r2
 8013972:	f012 0203 	ands.w	r2, r2, #3
 8013976:	4607      	mov	r7, r0
 8013978:	460e      	mov	r6, r1
 801397a:	d007      	beq.n	801398c <__pow5mult+0x20>
 801397c:	3a01      	subs	r2, #1
 801397e:	4c25      	ldr	r4, [pc, #148]	@ (8013a14 <__pow5mult+0xa8>)
 8013980:	2300      	movs	r3, #0
 8013982:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013986:	f7ff fea3 	bl	80136d0 <__multadd>
 801398a:	4606      	mov	r6, r0
 801398c:	10ad      	asrs	r5, r5, #2
 801398e:	d03d      	beq.n	8013a0c <__pow5mult+0xa0>
 8013990:	69fc      	ldr	r4, [r7, #28]
 8013992:	b97c      	cbnz	r4, 80139b4 <__pow5mult+0x48>
 8013994:	2010      	movs	r0, #16
 8013996:	f7ff fd83 	bl	80134a0 <malloc>
 801399a:	4602      	mov	r2, r0
 801399c:	61f8      	str	r0, [r7, #28]
 801399e:	b928      	cbnz	r0, 80139ac <__pow5mult+0x40>
 80139a0:	4b1d      	ldr	r3, [pc, #116]	@ (8013a18 <__pow5mult+0xac>)
 80139a2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80139a6:	481d      	ldr	r0, [pc, #116]	@ (8013a1c <__pow5mult+0xb0>)
 80139a8:	f000 fdc4 	bl	8014534 <__assert_func>
 80139ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80139b0:	6004      	str	r4, [r0, #0]
 80139b2:	60c4      	str	r4, [r0, #12]
 80139b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80139b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80139bc:	b94c      	cbnz	r4, 80139d2 <__pow5mult+0x66>
 80139be:	f240 2171 	movw	r1, #625	@ 0x271
 80139c2:	4638      	mov	r0, r7
 80139c4:	f7ff ff18 	bl	80137f8 <__i2b>
 80139c8:	2300      	movs	r3, #0
 80139ca:	4604      	mov	r4, r0
 80139cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80139d0:	6003      	str	r3, [r0, #0]
 80139d2:	f04f 0900 	mov.w	r9, #0
 80139d6:	07eb      	lsls	r3, r5, #31
 80139d8:	d50a      	bpl.n	80139f0 <__pow5mult+0x84>
 80139da:	4631      	mov	r1, r6
 80139dc:	4622      	mov	r2, r4
 80139de:	4638      	mov	r0, r7
 80139e0:	f7ff ff20 	bl	8013824 <__multiply>
 80139e4:	4680      	mov	r8, r0
 80139e6:	4631      	mov	r1, r6
 80139e8:	4638      	mov	r0, r7
 80139ea:	4646      	mov	r6, r8
 80139ec:	f7ff fe4e 	bl	801368c <_Bfree>
 80139f0:	106d      	asrs	r5, r5, #1
 80139f2:	d00b      	beq.n	8013a0c <__pow5mult+0xa0>
 80139f4:	6820      	ldr	r0, [r4, #0]
 80139f6:	b938      	cbnz	r0, 8013a08 <__pow5mult+0x9c>
 80139f8:	4622      	mov	r2, r4
 80139fa:	4621      	mov	r1, r4
 80139fc:	4638      	mov	r0, r7
 80139fe:	f7ff ff11 	bl	8013824 <__multiply>
 8013a02:	6020      	str	r0, [r4, #0]
 8013a04:	f8c0 9000 	str.w	r9, [r0]
 8013a08:	4604      	mov	r4, r0
 8013a0a:	e7e4      	b.n	80139d6 <__pow5mult+0x6a>
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a12:	bf00      	nop
 8013a14:	0801659c 	.word	0x0801659c
 8013a18:	08016469 	.word	0x08016469
 8013a1c:	080164e9 	.word	0x080164e9

08013a20 <__lshift>:
 8013a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a24:	460c      	mov	r4, r1
 8013a26:	4607      	mov	r7, r0
 8013a28:	4691      	mov	r9, r2
 8013a2a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013a2e:	6923      	ldr	r3, [r4, #16]
 8013a30:	6849      	ldr	r1, [r1, #4]
 8013a32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013a36:	68a3      	ldr	r3, [r4, #8]
 8013a38:	f108 0601 	add.w	r6, r8, #1
 8013a3c:	42b3      	cmp	r3, r6
 8013a3e:	db0b      	blt.n	8013a58 <__lshift+0x38>
 8013a40:	4638      	mov	r0, r7
 8013a42:	f7ff fde3 	bl	801360c <_Balloc>
 8013a46:	4605      	mov	r5, r0
 8013a48:	b948      	cbnz	r0, 8013a5e <__lshift+0x3e>
 8013a4a:	4602      	mov	r2, r0
 8013a4c:	4b28      	ldr	r3, [pc, #160]	@ (8013af0 <__lshift+0xd0>)
 8013a4e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013a52:	4828      	ldr	r0, [pc, #160]	@ (8013af4 <__lshift+0xd4>)
 8013a54:	f000 fd6e 	bl	8014534 <__assert_func>
 8013a58:	3101      	adds	r1, #1
 8013a5a:	005b      	lsls	r3, r3, #1
 8013a5c:	e7ee      	b.n	8013a3c <__lshift+0x1c>
 8013a5e:	2300      	movs	r3, #0
 8013a60:	f100 0114 	add.w	r1, r0, #20
 8013a64:	f100 0210 	add.w	r2, r0, #16
 8013a68:	4618      	mov	r0, r3
 8013a6a:	4553      	cmp	r3, sl
 8013a6c:	db33      	blt.n	8013ad6 <__lshift+0xb6>
 8013a6e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013a72:	f104 0314 	add.w	r3, r4, #20
 8013a76:	6920      	ldr	r0, [r4, #16]
 8013a78:	f019 091f 	ands.w	r9, r9, #31
 8013a7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013a80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013a84:	d02b      	beq.n	8013ade <__lshift+0xbe>
 8013a86:	f1c9 0e20 	rsb	lr, r9, #32
 8013a8a:	468a      	mov	sl, r1
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	6818      	ldr	r0, [r3, #0]
 8013a90:	fa00 f009 	lsl.w	r0, r0, r9
 8013a94:	4310      	orrs	r0, r2
 8013a96:	f84a 0b04 	str.w	r0, [sl], #4
 8013a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a9e:	459c      	cmp	ip, r3
 8013aa0:	fa22 f20e 	lsr.w	r2, r2, lr
 8013aa4:	d8f3      	bhi.n	8013a8e <__lshift+0x6e>
 8013aa6:	ebac 0304 	sub.w	r3, ip, r4
 8013aaa:	f104 0015 	add.w	r0, r4, #21
 8013aae:	3b15      	subs	r3, #21
 8013ab0:	f023 0303 	bic.w	r3, r3, #3
 8013ab4:	3304      	adds	r3, #4
 8013ab6:	4560      	cmp	r0, ip
 8013ab8:	bf88      	it	hi
 8013aba:	2304      	movhi	r3, #4
 8013abc:	50ca      	str	r2, [r1, r3]
 8013abe:	b10a      	cbz	r2, 8013ac4 <__lshift+0xa4>
 8013ac0:	f108 0602 	add.w	r6, r8, #2
 8013ac4:	3e01      	subs	r6, #1
 8013ac6:	4638      	mov	r0, r7
 8013ac8:	4621      	mov	r1, r4
 8013aca:	612e      	str	r6, [r5, #16]
 8013acc:	f7ff fdde 	bl	801368c <_Bfree>
 8013ad0:	4628      	mov	r0, r5
 8013ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ad6:	3301      	adds	r3, #1
 8013ad8:	f842 0f04 	str.w	r0, [r2, #4]!
 8013adc:	e7c5      	b.n	8013a6a <__lshift+0x4a>
 8013ade:	3904      	subs	r1, #4
 8013ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ae4:	459c      	cmp	ip, r3
 8013ae6:	f841 2f04 	str.w	r2, [r1, #4]!
 8013aea:	d8f9      	bhi.n	8013ae0 <__lshift+0xc0>
 8013aec:	e7ea      	b.n	8013ac4 <__lshift+0xa4>
 8013aee:	bf00      	nop
 8013af0:	080164d8 	.word	0x080164d8
 8013af4:	080164e9 	.word	0x080164e9

08013af8 <__mcmp>:
 8013af8:	4603      	mov	r3, r0
 8013afa:	690a      	ldr	r2, [r1, #16]
 8013afc:	6900      	ldr	r0, [r0, #16]
 8013afe:	1a80      	subs	r0, r0, r2
 8013b00:	b530      	push	{r4, r5, lr}
 8013b02:	d10e      	bne.n	8013b22 <__mcmp+0x2a>
 8013b04:	3314      	adds	r3, #20
 8013b06:	3114      	adds	r1, #20
 8013b08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013b0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013b10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013b14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013b18:	4295      	cmp	r5, r2
 8013b1a:	d003      	beq.n	8013b24 <__mcmp+0x2c>
 8013b1c:	d205      	bcs.n	8013b2a <__mcmp+0x32>
 8013b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b22:	bd30      	pop	{r4, r5, pc}
 8013b24:	42a3      	cmp	r3, r4
 8013b26:	d3f3      	bcc.n	8013b10 <__mcmp+0x18>
 8013b28:	e7fb      	b.n	8013b22 <__mcmp+0x2a>
 8013b2a:	2001      	movs	r0, #1
 8013b2c:	e7f9      	b.n	8013b22 <__mcmp+0x2a>
	...

08013b30 <__mdiff>:
 8013b30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b34:	4689      	mov	r9, r1
 8013b36:	4606      	mov	r6, r0
 8013b38:	4611      	mov	r1, r2
 8013b3a:	4614      	mov	r4, r2
 8013b3c:	4648      	mov	r0, r9
 8013b3e:	f7ff ffdb 	bl	8013af8 <__mcmp>
 8013b42:	1e05      	subs	r5, r0, #0
 8013b44:	d112      	bne.n	8013b6c <__mdiff+0x3c>
 8013b46:	4629      	mov	r1, r5
 8013b48:	4630      	mov	r0, r6
 8013b4a:	f7ff fd5f 	bl	801360c <_Balloc>
 8013b4e:	4602      	mov	r2, r0
 8013b50:	b928      	cbnz	r0, 8013b5e <__mdiff+0x2e>
 8013b52:	4b41      	ldr	r3, [pc, #260]	@ (8013c58 <__mdiff+0x128>)
 8013b54:	f240 2137 	movw	r1, #567	@ 0x237
 8013b58:	4840      	ldr	r0, [pc, #256]	@ (8013c5c <__mdiff+0x12c>)
 8013b5a:	f000 fceb 	bl	8014534 <__assert_func>
 8013b5e:	2301      	movs	r3, #1
 8013b60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013b64:	4610      	mov	r0, r2
 8013b66:	b003      	add	sp, #12
 8013b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b6c:	bfbc      	itt	lt
 8013b6e:	464b      	movlt	r3, r9
 8013b70:	46a1      	movlt	r9, r4
 8013b72:	4630      	mov	r0, r6
 8013b74:	bfb8      	it	lt
 8013b76:	2501      	movlt	r5, #1
 8013b78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013b7c:	bfb4      	ite	lt
 8013b7e:	461c      	movlt	r4, r3
 8013b80:	2500      	movge	r5, #0
 8013b82:	f7ff fd43 	bl	801360c <_Balloc>
 8013b86:	4602      	mov	r2, r0
 8013b88:	b918      	cbnz	r0, 8013b92 <__mdiff+0x62>
 8013b8a:	4b33      	ldr	r3, [pc, #204]	@ (8013c58 <__mdiff+0x128>)
 8013b8c:	f240 2145 	movw	r1, #581	@ 0x245
 8013b90:	e7e2      	b.n	8013b58 <__mdiff+0x28>
 8013b92:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013b96:	f104 0e14 	add.w	lr, r4, #20
 8013b9a:	6926      	ldr	r6, [r4, #16]
 8013b9c:	f100 0b14 	add.w	fp, r0, #20
 8013ba0:	60c5      	str	r5, [r0, #12]
 8013ba2:	f109 0514 	add.w	r5, r9, #20
 8013ba6:	f109 0310 	add.w	r3, r9, #16
 8013baa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013bae:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013bb2:	46d9      	mov	r9, fp
 8013bb4:	f04f 0c00 	mov.w	ip, #0
 8013bb8:	9301      	str	r3, [sp, #4]
 8013bba:	9b01      	ldr	r3, [sp, #4]
 8013bbc:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013bc0:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013bc4:	4576      	cmp	r6, lr
 8013bc6:	9301      	str	r3, [sp, #4]
 8013bc8:	fa1f f38a 	uxth.w	r3, sl
 8013bcc:	4619      	mov	r1, r3
 8013bce:	b283      	uxth	r3, r0
 8013bd0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8013bd4:	eba1 0303 	sub.w	r3, r1, r3
 8013bd8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013bdc:	4463      	add	r3, ip
 8013bde:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013be2:	b29b      	uxth	r3, r3
 8013be4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013be8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013bec:	f849 3b04 	str.w	r3, [r9], #4
 8013bf0:	d8e3      	bhi.n	8013bba <__mdiff+0x8a>
 8013bf2:	1b33      	subs	r3, r6, r4
 8013bf4:	3415      	adds	r4, #21
 8013bf6:	3b15      	subs	r3, #21
 8013bf8:	f023 0303 	bic.w	r3, r3, #3
 8013bfc:	3304      	adds	r3, #4
 8013bfe:	42a6      	cmp	r6, r4
 8013c00:	bf38      	it	cc
 8013c02:	2304      	movcc	r3, #4
 8013c04:	441d      	add	r5, r3
 8013c06:	445b      	add	r3, fp
 8013c08:	462c      	mov	r4, r5
 8013c0a:	461e      	mov	r6, r3
 8013c0c:	4544      	cmp	r4, r8
 8013c0e:	d30e      	bcc.n	8013c2e <__mdiff+0xfe>
 8013c10:	f108 0103 	add.w	r1, r8, #3
 8013c14:	1b49      	subs	r1, r1, r5
 8013c16:	3d03      	subs	r5, #3
 8013c18:	f021 0103 	bic.w	r1, r1, #3
 8013c1c:	45a8      	cmp	r8, r5
 8013c1e:	bf38      	it	cc
 8013c20:	2100      	movcc	r1, #0
 8013c22:	440b      	add	r3, r1
 8013c24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013c28:	b199      	cbz	r1, 8013c52 <__mdiff+0x122>
 8013c2a:	6117      	str	r7, [r2, #16]
 8013c2c:	e79a      	b.n	8013b64 <__mdiff+0x34>
 8013c2e:	f854 1b04 	ldr.w	r1, [r4], #4
 8013c32:	46e6      	mov	lr, ip
 8013c34:	fa1f fc81 	uxth.w	ip, r1
 8013c38:	0c08      	lsrs	r0, r1, #16
 8013c3a:	4471      	add	r1, lr
 8013c3c:	44f4      	add	ip, lr
 8013c3e:	b289      	uxth	r1, r1
 8013c40:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013c44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013c48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013c4c:	f846 1b04 	str.w	r1, [r6], #4
 8013c50:	e7dc      	b.n	8013c0c <__mdiff+0xdc>
 8013c52:	3f01      	subs	r7, #1
 8013c54:	e7e6      	b.n	8013c24 <__mdiff+0xf4>
 8013c56:	bf00      	nop
 8013c58:	080164d8 	.word	0x080164d8
 8013c5c:	080164e9 	.word	0x080164e9

08013c60 <__d2b>:
 8013c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013c64:	460f      	mov	r7, r1
 8013c66:	2101      	movs	r1, #1
 8013c68:	4616      	mov	r6, r2
 8013c6a:	ec59 8b10 	vmov	r8, r9, d0
 8013c6e:	f7ff fccd 	bl	801360c <_Balloc>
 8013c72:	4604      	mov	r4, r0
 8013c74:	b930      	cbnz	r0, 8013c84 <__d2b+0x24>
 8013c76:	4602      	mov	r2, r0
 8013c78:	4b23      	ldr	r3, [pc, #140]	@ (8013d08 <__d2b+0xa8>)
 8013c7a:	f240 310f 	movw	r1, #783	@ 0x30f
 8013c7e:	4823      	ldr	r0, [pc, #140]	@ (8013d0c <__d2b+0xac>)
 8013c80:	f000 fc58 	bl	8014534 <__assert_func>
 8013c84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013c88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013c8c:	b10d      	cbz	r5, 8013c92 <__d2b+0x32>
 8013c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013c92:	9301      	str	r3, [sp, #4]
 8013c94:	f1b8 0300 	subs.w	r3, r8, #0
 8013c98:	d023      	beq.n	8013ce2 <__d2b+0x82>
 8013c9a:	4668      	mov	r0, sp
 8013c9c:	9300      	str	r3, [sp, #0]
 8013c9e:	f7ff fd7e 	bl	801379e <__lo0bits>
 8013ca2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013ca6:	b1d0      	cbz	r0, 8013cde <__d2b+0x7e>
 8013ca8:	f1c0 0320 	rsb	r3, r0, #32
 8013cac:	fa02 f303 	lsl.w	r3, r2, r3
 8013cb0:	40c2      	lsrs	r2, r0
 8013cb2:	430b      	orrs	r3, r1
 8013cb4:	9201      	str	r2, [sp, #4]
 8013cb6:	6163      	str	r3, [r4, #20]
 8013cb8:	9b01      	ldr	r3, [sp, #4]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	61a3      	str	r3, [r4, #24]
 8013cbe:	bf0c      	ite	eq
 8013cc0:	2201      	moveq	r2, #1
 8013cc2:	2202      	movne	r2, #2
 8013cc4:	6122      	str	r2, [r4, #16]
 8013cc6:	b1a5      	cbz	r5, 8013cf2 <__d2b+0x92>
 8013cc8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013ccc:	4405      	add	r5, r0
 8013cce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013cd2:	603d      	str	r5, [r7, #0]
 8013cd4:	6030      	str	r0, [r6, #0]
 8013cd6:	4620      	mov	r0, r4
 8013cd8:	b003      	add	sp, #12
 8013cda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013cde:	6161      	str	r1, [r4, #20]
 8013ce0:	e7ea      	b.n	8013cb8 <__d2b+0x58>
 8013ce2:	a801      	add	r0, sp, #4
 8013ce4:	f7ff fd5b 	bl	801379e <__lo0bits>
 8013ce8:	9b01      	ldr	r3, [sp, #4]
 8013cea:	3020      	adds	r0, #32
 8013cec:	2201      	movs	r2, #1
 8013cee:	6163      	str	r3, [r4, #20]
 8013cf0:	e7e8      	b.n	8013cc4 <__d2b+0x64>
 8013cf2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013cf6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013cfa:	6038      	str	r0, [r7, #0]
 8013cfc:	6918      	ldr	r0, [r3, #16]
 8013cfe:	f7ff fd2f 	bl	8013760 <__hi0bits>
 8013d02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013d06:	e7e5      	b.n	8013cd4 <__d2b+0x74>
 8013d08:	080164d8 	.word	0x080164d8
 8013d0c:	080164e9 	.word	0x080164e9

08013d10 <__ssputs_r>:
 8013d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d14:	461f      	mov	r7, r3
 8013d16:	688e      	ldr	r6, [r1, #8]
 8013d18:	4682      	mov	sl, r0
 8013d1a:	460c      	mov	r4, r1
 8013d1c:	42be      	cmp	r6, r7
 8013d1e:	4690      	mov	r8, r2
 8013d20:	680b      	ldr	r3, [r1, #0]
 8013d22:	d82d      	bhi.n	8013d80 <__ssputs_r+0x70>
 8013d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013d28:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013d2c:	d026      	beq.n	8013d7c <__ssputs_r+0x6c>
 8013d2e:	6965      	ldr	r5, [r4, #20]
 8013d30:	6909      	ldr	r1, [r1, #16]
 8013d32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d36:	eba3 0901 	sub.w	r9, r3, r1
 8013d3a:	1c7b      	adds	r3, r7, #1
 8013d3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013d40:	444b      	add	r3, r9
 8013d42:	106d      	asrs	r5, r5, #1
 8013d44:	429d      	cmp	r5, r3
 8013d46:	bf38      	it	cc
 8013d48:	461d      	movcc	r5, r3
 8013d4a:	0553      	lsls	r3, r2, #21
 8013d4c:	d527      	bpl.n	8013d9e <__ssputs_r+0x8e>
 8013d4e:	4629      	mov	r1, r5
 8013d50:	f7ff fbd0 	bl	80134f4 <_malloc_r>
 8013d54:	4606      	mov	r6, r0
 8013d56:	b360      	cbz	r0, 8013db2 <__ssputs_r+0xa2>
 8013d58:	464a      	mov	r2, r9
 8013d5a:	6921      	ldr	r1, [r4, #16]
 8013d5c:	f000 fbdc 	bl	8014518 <memcpy>
 8013d60:	89a3      	ldrh	r3, [r4, #12]
 8013d62:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013d6a:	81a3      	strh	r3, [r4, #12]
 8013d6c:	6126      	str	r6, [r4, #16]
 8013d6e:	444e      	add	r6, r9
 8013d70:	6165      	str	r5, [r4, #20]
 8013d72:	eba5 0509 	sub.w	r5, r5, r9
 8013d76:	6026      	str	r6, [r4, #0]
 8013d78:	463e      	mov	r6, r7
 8013d7a:	60a5      	str	r5, [r4, #8]
 8013d7c:	42be      	cmp	r6, r7
 8013d7e:	d900      	bls.n	8013d82 <__ssputs_r+0x72>
 8013d80:	463e      	mov	r6, r7
 8013d82:	4632      	mov	r2, r6
 8013d84:	4641      	mov	r1, r8
 8013d86:	6820      	ldr	r0, [r4, #0]
 8013d88:	f000 fb9c 	bl	80144c4 <memmove>
 8013d8c:	68a3      	ldr	r3, [r4, #8]
 8013d8e:	2000      	movs	r0, #0
 8013d90:	1b9b      	subs	r3, r3, r6
 8013d92:	60a3      	str	r3, [r4, #8]
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	4433      	add	r3, r6
 8013d98:	6023      	str	r3, [r4, #0]
 8013d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d9e:	462a      	mov	r2, r5
 8013da0:	f000 fc0c 	bl	80145bc <_realloc_r>
 8013da4:	4606      	mov	r6, r0
 8013da6:	2800      	cmp	r0, #0
 8013da8:	d1e0      	bne.n	8013d6c <__ssputs_r+0x5c>
 8013daa:	6921      	ldr	r1, [r4, #16]
 8013dac:	4650      	mov	r0, sl
 8013dae:	f7ff fb2d 	bl	801340c <_free_r>
 8013db2:	230c      	movs	r3, #12
 8013db4:	f04f 30ff 	mov.w	r0, #4294967295
 8013db8:	f8ca 3000 	str.w	r3, [sl]
 8013dbc:	89a3      	ldrh	r3, [r4, #12]
 8013dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013dc2:	81a3      	strh	r3, [r4, #12]
 8013dc4:	e7e9      	b.n	8013d9a <__ssputs_r+0x8a>
	...

08013dc8 <_svfiprintf_r>:
 8013dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dcc:	4698      	mov	r8, r3
 8013dce:	898b      	ldrh	r3, [r1, #12]
 8013dd0:	b09d      	sub	sp, #116	@ 0x74
 8013dd2:	4607      	mov	r7, r0
 8013dd4:	061b      	lsls	r3, r3, #24
 8013dd6:	460d      	mov	r5, r1
 8013dd8:	4614      	mov	r4, r2
 8013dda:	d510      	bpl.n	8013dfe <_svfiprintf_r+0x36>
 8013ddc:	690b      	ldr	r3, [r1, #16]
 8013dde:	b973      	cbnz	r3, 8013dfe <_svfiprintf_r+0x36>
 8013de0:	2140      	movs	r1, #64	@ 0x40
 8013de2:	f7ff fb87 	bl	80134f4 <_malloc_r>
 8013de6:	6028      	str	r0, [r5, #0]
 8013de8:	6128      	str	r0, [r5, #16]
 8013dea:	b930      	cbnz	r0, 8013dfa <_svfiprintf_r+0x32>
 8013dec:	230c      	movs	r3, #12
 8013dee:	603b      	str	r3, [r7, #0]
 8013df0:	f04f 30ff 	mov.w	r0, #4294967295
 8013df4:	b01d      	add	sp, #116	@ 0x74
 8013df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dfa:	2340      	movs	r3, #64	@ 0x40
 8013dfc:	616b      	str	r3, [r5, #20]
 8013dfe:	2300      	movs	r3, #0
 8013e00:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e04:	f04f 0901 	mov.w	r9, #1
 8013e08:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8013fac <_svfiprintf_r+0x1e4>
 8013e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e0e:	2320      	movs	r3, #32
 8013e10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013e14:	2330      	movs	r3, #48	@ 0x30
 8013e16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013e1a:	4623      	mov	r3, r4
 8013e1c:	469a      	mov	sl, r3
 8013e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e22:	b10a      	cbz	r2, 8013e28 <_svfiprintf_r+0x60>
 8013e24:	2a25      	cmp	r2, #37	@ 0x25
 8013e26:	d1f9      	bne.n	8013e1c <_svfiprintf_r+0x54>
 8013e28:	ebba 0b04 	subs.w	fp, sl, r4
 8013e2c:	d00b      	beq.n	8013e46 <_svfiprintf_r+0x7e>
 8013e2e:	465b      	mov	r3, fp
 8013e30:	4622      	mov	r2, r4
 8013e32:	4629      	mov	r1, r5
 8013e34:	4638      	mov	r0, r7
 8013e36:	f7ff ff6b 	bl	8013d10 <__ssputs_r>
 8013e3a:	3001      	adds	r0, #1
 8013e3c:	f000 80a7 	beq.w	8013f8e <_svfiprintf_r+0x1c6>
 8013e40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013e42:	445a      	add	r2, fp
 8013e44:	9209      	str	r2, [sp, #36]	@ 0x24
 8013e46:	f89a 3000 	ldrb.w	r3, [sl]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	f000 809f 	beq.w	8013f8e <_svfiprintf_r+0x1c6>
 8013e50:	2300      	movs	r3, #0
 8013e52:	f04f 32ff 	mov.w	r2, #4294967295
 8013e56:	f10a 0a01 	add.w	sl, sl, #1
 8013e5a:	9304      	str	r3, [sp, #16]
 8013e5c:	9307      	str	r3, [sp, #28]
 8013e5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013e62:	931a      	str	r3, [sp, #104]	@ 0x68
 8013e64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e68:	4654      	mov	r4, sl
 8013e6a:	2205      	movs	r2, #5
 8013e6c:	484f      	ldr	r0, [pc, #316]	@ (8013fac <_svfiprintf_r+0x1e4>)
 8013e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e72:	f7fe fc5e 	bl	8012732 <memchr>
 8013e76:	9a04      	ldr	r2, [sp, #16]
 8013e78:	b9d8      	cbnz	r0, 8013eb2 <_svfiprintf_r+0xea>
 8013e7a:	06d0      	lsls	r0, r2, #27
 8013e7c:	bf44      	itt	mi
 8013e7e:	2320      	movmi	r3, #32
 8013e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e84:	0711      	lsls	r1, r2, #28
 8013e86:	bf44      	itt	mi
 8013e88:	232b      	movmi	r3, #43	@ 0x2b
 8013e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8013e92:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e94:	d015      	beq.n	8013ec2 <_svfiprintf_r+0xfa>
 8013e96:	9a07      	ldr	r2, [sp, #28]
 8013e98:	4654      	mov	r4, sl
 8013e9a:	2000      	movs	r0, #0
 8013e9c:	f04f 0c0a 	mov.w	ip, #10
 8013ea0:	4621      	mov	r1, r4
 8013ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ea6:	3b30      	subs	r3, #48	@ 0x30
 8013ea8:	2b09      	cmp	r3, #9
 8013eaa:	d94b      	bls.n	8013f44 <_svfiprintf_r+0x17c>
 8013eac:	b1b0      	cbz	r0, 8013edc <_svfiprintf_r+0x114>
 8013eae:	9207      	str	r2, [sp, #28]
 8013eb0:	e014      	b.n	8013edc <_svfiprintf_r+0x114>
 8013eb2:	eba0 0308 	sub.w	r3, r0, r8
 8013eb6:	46a2      	mov	sl, r4
 8013eb8:	fa09 f303 	lsl.w	r3, r9, r3
 8013ebc:	4313      	orrs	r3, r2
 8013ebe:	9304      	str	r3, [sp, #16]
 8013ec0:	e7d2      	b.n	8013e68 <_svfiprintf_r+0xa0>
 8013ec2:	9b03      	ldr	r3, [sp, #12]
 8013ec4:	1d19      	adds	r1, r3, #4
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	9103      	str	r1, [sp, #12]
 8013ecc:	bfbb      	ittet	lt
 8013ece:	425b      	neglt	r3, r3
 8013ed0:	f042 0202 	orrlt.w	r2, r2, #2
 8013ed4:	9307      	strge	r3, [sp, #28]
 8013ed6:	9307      	strlt	r3, [sp, #28]
 8013ed8:	bfb8      	it	lt
 8013eda:	9204      	strlt	r2, [sp, #16]
 8013edc:	7823      	ldrb	r3, [r4, #0]
 8013ede:	2b2e      	cmp	r3, #46	@ 0x2e
 8013ee0:	d10a      	bne.n	8013ef8 <_svfiprintf_r+0x130>
 8013ee2:	7863      	ldrb	r3, [r4, #1]
 8013ee4:	2b2a      	cmp	r3, #42	@ 0x2a
 8013ee6:	d132      	bne.n	8013f4e <_svfiprintf_r+0x186>
 8013ee8:	9b03      	ldr	r3, [sp, #12]
 8013eea:	3402      	adds	r4, #2
 8013eec:	1d1a      	adds	r2, r3, #4
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013ef4:	9203      	str	r2, [sp, #12]
 8013ef6:	9305      	str	r3, [sp, #20]
 8013ef8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013fbc <_svfiprintf_r+0x1f4>
 8013efc:	2203      	movs	r2, #3
 8013efe:	7821      	ldrb	r1, [r4, #0]
 8013f00:	4650      	mov	r0, sl
 8013f02:	f7fe fc16 	bl	8012732 <memchr>
 8013f06:	b138      	cbz	r0, 8013f18 <_svfiprintf_r+0x150>
 8013f08:	eba0 000a 	sub.w	r0, r0, sl
 8013f0c:	2240      	movs	r2, #64	@ 0x40
 8013f0e:	9b04      	ldr	r3, [sp, #16]
 8013f10:	3401      	adds	r4, #1
 8013f12:	4082      	lsls	r2, r0
 8013f14:	4313      	orrs	r3, r2
 8013f16:	9304      	str	r3, [sp, #16]
 8013f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f1c:	2206      	movs	r2, #6
 8013f1e:	4824      	ldr	r0, [pc, #144]	@ (8013fb0 <_svfiprintf_r+0x1e8>)
 8013f20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013f24:	f7fe fc05 	bl	8012732 <memchr>
 8013f28:	2800      	cmp	r0, #0
 8013f2a:	d036      	beq.n	8013f9a <_svfiprintf_r+0x1d2>
 8013f2c:	4b21      	ldr	r3, [pc, #132]	@ (8013fb4 <_svfiprintf_r+0x1ec>)
 8013f2e:	bb1b      	cbnz	r3, 8013f78 <_svfiprintf_r+0x1b0>
 8013f30:	9b03      	ldr	r3, [sp, #12]
 8013f32:	3307      	adds	r3, #7
 8013f34:	f023 0307 	bic.w	r3, r3, #7
 8013f38:	3308      	adds	r3, #8
 8013f3a:	9303      	str	r3, [sp, #12]
 8013f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013f3e:	4433      	add	r3, r6
 8013f40:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f42:	e76a      	b.n	8013e1a <_svfiprintf_r+0x52>
 8013f44:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f48:	460c      	mov	r4, r1
 8013f4a:	2001      	movs	r0, #1
 8013f4c:	e7a8      	b.n	8013ea0 <_svfiprintf_r+0xd8>
 8013f4e:	2300      	movs	r3, #0
 8013f50:	3401      	adds	r4, #1
 8013f52:	f04f 0c0a 	mov.w	ip, #10
 8013f56:	4619      	mov	r1, r3
 8013f58:	9305      	str	r3, [sp, #20]
 8013f5a:	4620      	mov	r0, r4
 8013f5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f60:	3a30      	subs	r2, #48	@ 0x30
 8013f62:	2a09      	cmp	r2, #9
 8013f64:	d903      	bls.n	8013f6e <_svfiprintf_r+0x1a6>
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d0c6      	beq.n	8013ef8 <_svfiprintf_r+0x130>
 8013f6a:	9105      	str	r1, [sp, #20]
 8013f6c:	e7c4      	b.n	8013ef8 <_svfiprintf_r+0x130>
 8013f6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f72:	4604      	mov	r4, r0
 8013f74:	2301      	movs	r3, #1
 8013f76:	e7f0      	b.n	8013f5a <_svfiprintf_r+0x192>
 8013f78:	ab03      	add	r3, sp, #12
 8013f7a:	462a      	mov	r2, r5
 8013f7c:	a904      	add	r1, sp, #16
 8013f7e:	4638      	mov	r0, r7
 8013f80:	9300      	str	r3, [sp, #0]
 8013f82:	4b0d      	ldr	r3, [pc, #52]	@ (8013fb8 <_svfiprintf_r+0x1f0>)
 8013f84:	f7fd fe62 	bl	8011c4c <_printf_float>
 8013f88:	1c42      	adds	r2, r0, #1
 8013f8a:	4606      	mov	r6, r0
 8013f8c:	d1d6      	bne.n	8013f3c <_svfiprintf_r+0x174>
 8013f8e:	89ab      	ldrh	r3, [r5, #12]
 8013f90:	065b      	lsls	r3, r3, #25
 8013f92:	f53f af2d 	bmi.w	8013df0 <_svfiprintf_r+0x28>
 8013f96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013f98:	e72c      	b.n	8013df4 <_svfiprintf_r+0x2c>
 8013f9a:	ab03      	add	r3, sp, #12
 8013f9c:	462a      	mov	r2, r5
 8013f9e:	a904      	add	r1, sp, #16
 8013fa0:	4638      	mov	r0, r7
 8013fa2:	9300      	str	r3, [sp, #0]
 8013fa4:	4b04      	ldr	r3, [pc, #16]	@ (8013fb8 <_svfiprintf_r+0x1f0>)
 8013fa6:	f7fe f8ed 	bl	8012184 <_printf_i>
 8013faa:	e7ed      	b.n	8013f88 <_svfiprintf_r+0x1c0>
 8013fac:	08016542 	.word	0x08016542
 8013fb0:	0801654c 	.word	0x0801654c
 8013fb4:	08011c4d 	.word	0x08011c4d
 8013fb8:	08013d11 	.word	0x08013d11
 8013fbc:	08016548 	.word	0x08016548

08013fc0 <__sfputc_r>:
 8013fc0:	6893      	ldr	r3, [r2, #8]
 8013fc2:	3b01      	subs	r3, #1
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	b410      	push	{r4}
 8013fc8:	6093      	str	r3, [r2, #8]
 8013fca:	da08      	bge.n	8013fde <__sfputc_r+0x1e>
 8013fcc:	6994      	ldr	r4, [r2, #24]
 8013fce:	42a3      	cmp	r3, r4
 8013fd0:	db01      	blt.n	8013fd6 <__sfputc_r+0x16>
 8013fd2:	290a      	cmp	r1, #10
 8013fd4:	d103      	bne.n	8013fde <__sfputc_r+0x1e>
 8013fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fda:	f000 b9df 	b.w	801439c <__swbuf_r>
 8013fde:	6813      	ldr	r3, [r2, #0]
 8013fe0:	1c58      	adds	r0, r3, #1
 8013fe2:	6010      	str	r0, [r2, #0]
 8013fe4:	4608      	mov	r0, r1
 8013fe6:	7019      	strb	r1, [r3, #0]
 8013fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013fec:	4770      	bx	lr

08013fee <__sfputs_r>:
 8013fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ff0:	4606      	mov	r6, r0
 8013ff2:	460f      	mov	r7, r1
 8013ff4:	4614      	mov	r4, r2
 8013ff6:	18d5      	adds	r5, r2, r3
 8013ff8:	42ac      	cmp	r4, r5
 8013ffa:	d101      	bne.n	8014000 <__sfputs_r+0x12>
 8013ffc:	2000      	movs	r0, #0
 8013ffe:	e007      	b.n	8014010 <__sfputs_r+0x22>
 8014000:	463a      	mov	r2, r7
 8014002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014006:	4630      	mov	r0, r6
 8014008:	f7ff ffda 	bl	8013fc0 <__sfputc_r>
 801400c:	1c43      	adds	r3, r0, #1
 801400e:	d1f3      	bne.n	8013ff8 <__sfputs_r+0xa>
 8014010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014014 <_vfiprintf_r>:
 8014014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014018:	460d      	mov	r5, r1
 801401a:	b09d      	sub	sp, #116	@ 0x74
 801401c:	4614      	mov	r4, r2
 801401e:	4698      	mov	r8, r3
 8014020:	4606      	mov	r6, r0
 8014022:	b118      	cbz	r0, 801402c <_vfiprintf_r+0x18>
 8014024:	6a03      	ldr	r3, [r0, #32]
 8014026:	b90b      	cbnz	r3, 801402c <_vfiprintf_r+0x18>
 8014028:	f7fe fa56 	bl	80124d8 <__sinit>
 801402c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801402e:	07d9      	lsls	r1, r3, #31
 8014030:	d405      	bmi.n	801403e <_vfiprintf_r+0x2a>
 8014032:	89ab      	ldrh	r3, [r5, #12]
 8014034:	059a      	lsls	r2, r3, #22
 8014036:	d402      	bmi.n	801403e <_vfiprintf_r+0x2a>
 8014038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801403a:	f7fe fb78 	bl	801272e <__retarget_lock_acquire_recursive>
 801403e:	89ab      	ldrh	r3, [r5, #12]
 8014040:	071b      	lsls	r3, r3, #28
 8014042:	d501      	bpl.n	8014048 <_vfiprintf_r+0x34>
 8014044:	692b      	ldr	r3, [r5, #16]
 8014046:	b99b      	cbnz	r3, 8014070 <_vfiprintf_r+0x5c>
 8014048:	4629      	mov	r1, r5
 801404a:	4630      	mov	r0, r6
 801404c:	f000 f9e4 	bl	8014418 <__swsetup_r>
 8014050:	b170      	cbz	r0, 8014070 <_vfiprintf_r+0x5c>
 8014052:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014054:	07dc      	lsls	r4, r3, #31
 8014056:	d504      	bpl.n	8014062 <_vfiprintf_r+0x4e>
 8014058:	f04f 30ff 	mov.w	r0, #4294967295
 801405c:	b01d      	add	sp, #116	@ 0x74
 801405e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014062:	89ab      	ldrh	r3, [r5, #12]
 8014064:	0598      	lsls	r0, r3, #22
 8014066:	d4f7      	bmi.n	8014058 <_vfiprintf_r+0x44>
 8014068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801406a:	f7fe fb61 	bl	8012730 <__retarget_lock_release_recursive>
 801406e:	e7f3      	b.n	8014058 <_vfiprintf_r+0x44>
 8014070:	2300      	movs	r3, #0
 8014072:	f8cd 800c 	str.w	r8, [sp, #12]
 8014076:	f04f 0901 	mov.w	r9, #1
 801407a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8014230 <_vfiprintf_r+0x21c>
 801407e:	9309      	str	r3, [sp, #36]	@ 0x24
 8014080:	2320      	movs	r3, #32
 8014082:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014086:	2330      	movs	r3, #48	@ 0x30
 8014088:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801408c:	4623      	mov	r3, r4
 801408e:	469a      	mov	sl, r3
 8014090:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014094:	b10a      	cbz	r2, 801409a <_vfiprintf_r+0x86>
 8014096:	2a25      	cmp	r2, #37	@ 0x25
 8014098:	d1f9      	bne.n	801408e <_vfiprintf_r+0x7a>
 801409a:	ebba 0b04 	subs.w	fp, sl, r4
 801409e:	d00b      	beq.n	80140b8 <_vfiprintf_r+0xa4>
 80140a0:	465b      	mov	r3, fp
 80140a2:	4622      	mov	r2, r4
 80140a4:	4629      	mov	r1, r5
 80140a6:	4630      	mov	r0, r6
 80140a8:	f7ff ffa1 	bl	8013fee <__sfputs_r>
 80140ac:	3001      	adds	r0, #1
 80140ae:	f000 80a7 	beq.w	8014200 <_vfiprintf_r+0x1ec>
 80140b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80140b4:	445a      	add	r2, fp
 80140b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80140b8:	f89a 3000 	ldrb.w	r3, [sl]
 80140bc:	2b00      	cmp	r3, #0
 80140be:	f000 809f 	beq.w	8014200 <_vfiprintf_r+0x1ec>
 80140c2:	2300      	movs	r3, #0
 80140c4:	f04f 32ff 	mov.w	r2, #4294967295
 80140c8:	f10a 0a01 	add.w	sl, sl, #1
 80140cc:	9304      	str	r3, [sp, #16]
 80140ce:	9307      	str	r3, [sp, #28]
 80140d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80140d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80140d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80140da:	4654      	mov	r4, sl
 80140dc:	2205      	movs	r2, #5
 80140de:	4854      	ldr	r0, [pc, #336]	@ (8014230 <_vfiprintf_r+0x21c>)
 80140e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80140e4:	f7fe fb25 	bl	8012732 <memchr>
 80140e8:	9a04      	ldr	r2, [sp, #16]
 80140ea:	b9d8      	cbnz	r0, 8014124 <_vfiprintf_r+0x110>
 80140ec:	06d1      	lsls	r1, r2, #27
 80140ee:	bf44      	itt	mi
 80140f0:	2320      	movmi	r3, #32
 80140f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80140f6:	0713      	lsls	r3, r2, #28
 80140f8:	bf44      	itt	mi
 80140fa:	232b      	movmi	r3, #43	@ 0x2b
 80140fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014100:	f89a 3000 	ldrb.w	r3, [sl]
 8014104:	2b2a      	cmp	r3, #42	@ 0x2a
 8014106:	d015      	beq.n	8014134 <_vfiprintf_r+0x120>
 8014108:	9a07      	ldr	r2, [sp, #28]
 801410a:	4654      	mov	r4, sl
 801410c:	2000      	movs	r0, #0
 801410e:	f04f 0c0a 	mov.w	ip, #10
 8014112:	4621      	mov	r1, r4
 8014114:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014118:	3b30      	subs	r3, #48	@ 0x30
 801411a:	2b09      	cmp	r3, #9
 801411c:	d94b      	bls.n	80141b6 <_vfiprintf_r+0x1a2>
 801411e:	b1b0      	cbz	r0, 801414e <_vfiprintf_r+0x13a>
 8014120:	9207      	str	r2, [sp, #28]
 8014122:	e014      	b.n	801414e <_vfiprintf_r+0x13a>
 8014124:	eba0 0308 	sub.w	r3, r0, r8
 8014128:	46a2      	mov	sl, r4
 801412a:	fa09 f303 	lsl.w	r3, r9, r3
 801412e:	4313      	orrs	r3, r2
 8014130:	9304      	str	r3, [sp, #16]
 8014132:	e7d2      	b.n	80140da <_vfiprintf_r+0xc6>
 8014134:	9b03      	ldr	r3, [sp, #12]
 8014136:	1d19      	adds	r1, r3, #4
 8014138:	681b      	ldr	r3, [r3, #0]
 801413a:	2b00      	cmp	r3, #0
 801413c:	9103      	str	r1, [sp, #12]
 801413e:	bfbb      	ittet	lt
 8014140:	425b      	neglt	r3, r3
 8014142:	f042 0202 	orrlt.w	r2, r2, #2
 8014146:	9307      	strge	r3, [sp, #28]
 8014148:	9307      	strlt	r3, [sp, #28]
 801414a:	bfb8      	it	lt
 801414c:	9204      	strlt	r2, [sp, #16]
 801414e:	7823      	ldrb	r3, [r4, #0]
 8014150:	2b2e      	cmp	r3, #46	@ 0x2e
 8014152:	d10a      	bne.n	801416a <_vfiprintf_r+0x156>
 8014154:	7863      	ldrb	r3, [r4, #1]
 8014156:	2b2a      	cmp	r3, #42	@ 0x2a
 8014158:	d132      	bne.n	80141c0 <_vfiprintf_r+0x1ac>
 801415a:	9b03      	ldr	r3, [sp, #12]
 801415c:	3402      	adds	r4, #2
 801415e:	1d1a      	adds	r2, r3, #4
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014166:	9203      	str	r2, [sp, #12]
 8014168:	9305      	str	r3, [sp, #20]
 801416a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014240 <_vfiprintf_r+0x22c>
 801416e:	2203      	movs	r2, #3
 8014170:	7821      	ldrb	r1, [r4, #0]
 8014172:	4650      	mov	r0, sl
 8014174:	f7fe fadd 	bl	8012732 <memchr>
 8014178:	b138      	cbz	r0, 801418a <_vfiprintf_r+0x176>
 801417a:	eba0 000a 	sub.w	r0, r0, sl
 801417e:	2240      	movs	r2, #64	@ 0x40
 8014180:	9b04      	ldr	r3, [sp, #16]
 8014182:	3401      	adds	r4, #1
 8014184:	4082      	lsls	r2, r0
 8014186:	4313      	orrs	r3, r2
 8014188:	9304      	str	r3, [sp, #16]
 801418a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801418e:	2206      	movs	r2, #6
 8014190:	4828      	ldr	r0, [pc, #160]	@ (8014234 <_vfiprintf_r+0x220>)
 8014192:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014196:	f7fe facc 	bl	8012732 <memchr>
 801419a:	2800      	cmp	r0, #0
 801419c:	d03f      	beq.n	801421e <_vfiprintf_r+0x20a>
 801419e:	4b26      	ldr	r3, [pc, #152]	@ (8014238 <_vfiprintf_r+0x224>)
 80141a0:	bb1b      	cbnz	r3, 80141ea <_vfiprintf_r+0x1d6>
 80141a2:	9b03      	ldr	r3, [sp, #12]
 80141a4:	3307      	adds	r3, #7
 80141a6:	f023 0307 	bic.w	r3, r3, #7
 80141aa:	3308      	adds	r3, #8
 80141ac:	9303      	str	r3, [sp, #12]
 80141ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80141b0:	443b      	add	r3, r7
 80141b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80141b4:	e76a      	b.n	801408c <_vfiprintf_r+0x78>
 80141b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80141ba:	460c      	mov	r4, r1
 80141bc:	2001      	movs	r0, #1
 80141be:	e7a8      	b.n	8014112 <_vfiprintf_r+0xfe>
 80141c0:	2300      	movs	r3, #0
 80141c2:	3401      	adds	r4, #1
 80141c4:	f04f 0c0a 	mov.w	ip, #10
 80141c8:	4619      	mov	r1, r3
 80141ca:	9305      	str	r3, [sp, #20]
 80141cc:	4620      	mov	r0, r4
 80141ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80141d2:	3a30      	subs	r2, #48	@ 0x30
 80141d4:	2a09      	cmp	r2, #9
 80141d6:	d903      	bls.n	80141e0 <_vfiprintf_r+0x1cc>
 80141d8:	2b00      	cmp	r3, #0
 80141da:	d0c6      	beq.n	801416a <_vfiprintf_r+0x156>
 80141dc:	9105      	str	r1, [sp, #20]
 80141de:	e7c4      	b.n	801416a <_vfiprintf_r+0x156>
 80141e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80141e4:	4604      	mov	r4, r0
 80141e6:	2301      	movs	r3, #1
 80141e8:	e7f0      	b.n	80141cc <_vfiprintf_r+0x1b8>
 80141ea:	ab03      	add	r3, sp, #12
 80141ec:	462a      	mov	r2, r5
 80141ee:	a904      	add	r1, sp, #16
 80141f0:	4630      	mov	r0, r6
 80141f2:	9300      	str	r3, [sp, #0]
 80141f4:	4b11      	ldr	r3, [pc, #68]	@ (801423c <_vfiprintf_r+0x228>)
 80141f6:	f7fd fd29 	bl	8011c4c <_printf_float>
 80141fa:	4607      	mov	r7, r0
 80141fc:	1c78      	adds	r0, r7, #1
 80141fe:	d1d6      	bne.n	80141ae <_vfiprintf_r+0x19a>
 8014200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014202:	07d9      	lsls	r1, r3, #31
 8014204:	d405      	bmi.n	8014212 <_vfiprintf_r+0x1fe>
 8014206:	89ab      	ldrh	r3, [r5, #12]
 8014208:	059a      	lsls	r2, r3, #22
 801420a:	d402      	bmi.n	8014212 <_vfiprintf_r+0x1fe>
 801420c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801420e:	f7fe fa8f 	bl	8012730 <__retarget_lock_release_recursive>
 8014212:	89ab      	ldrh	r3, [r5, #12]
 8014214:	065b      	lsls	r3, r3, #25
 8014216:	f53f af1f 	bmi.w	8014058 <_vfiprintf_r+0x44>
 801421a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801421c:	e71e      	b.n	801405c <_vfiprintf_r+0x48>
 801421e:	ab03      	add	r3, sp, #12
 8014220:	462a      	mov	r2, r5
 8014222:	a904      	add	r1, sp, #16
 8014224:	4630      	mov	r0, r6
 8014226:	9300      	str	r3, [sp, #0]
 8014228:	4b04      	ldr	r3, [pc, #16]	@ (801423c <_vfiprintf_r+0x228>)
 801422a:	f7fd ffab 	bl	8012184 <_printf_i>
 801422e:	e7e4      	b.n	80141fa <_vfiprintf_r+0x1e6>
 8014230:	08016542 	.word	0x08016542
 8014234:	0801654c 	.word	0x0801654c
 8014238:	08011c4d 	.word	0x08011c4d
 801423c:	08013fef 	.word	0x08013fef
 8014240:	08016548 	.word	0x08016548

08014244 <__sflush_r>:
 8014244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801424c:	0716      	lsls	r6, r2, #28
 801424e:	4605      	mov	r5, r0
 8014250:	460c      	mov	r4, r1
 8014252:	d454      	bmi.n	80142fe <__sflush_r+0xba>
 8014254:	684b      	ldr	r3, [r1, #4]
 8014256:	2b00      	cmp	r3, #0
 8014258:	dc02      	bgt.n	8014260 <__sflush_r+0x1c>
 801425a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801425c:	2b00      	cmp	r3, #0
 801425e:	dd48      	ble.n	80142f2 <__sflush_r+0xae>
 8014260:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014262:	2e00      	cmp	r6, #0
 8014264:	d045      	beq.n	80142f2 <__sflush_r+0xae>
 8014266:	2300      	movs	r3, #0
 8014268:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801426c:	682f      	ldr	r7, [r5, #0]
 801426e:	6a21      	ldr	r1, [r4, #32]
 8014270:	602b      	str	r3, [r5, #0]
 8014272:	d030      	beq.n	80142d6 <__sflush_r+0x92>
 8014274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014276:	89a3      	ldrh	r3, [r4, #12]
 8014278:	0759      	lsls	r1, r3, #29
 801427a:	d505      	bpl.n	8014288 <__sflush_r+0x44>
 801427c:	6863      	ldr	r3, [r4, #4]
 801427e:	1ad2      	subs	r2, r2, r3
 8014280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014282:	b10b      	cbz	r3, 8014288 <__sflush_r+0x44>
 8014284:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014286:	1ad2      	subs	r2, r2, r3
 8014288:	2300      	movs	r3, #0
 801428a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801428c:	6a21      	ldr	r1, [r4, #32]
 801428e:	4628      	mov	r0, r5
 8014290:	47b0      	blx	r6
 8014292:	1c43      	adds	r3, r0, #1
 8014294:	89a3      	ldrh	r3, [r4, #12]
 8014296:	d106      	bne.n	80142a6 <__sflush_r+0x62>
 8014298:	6829      	ldr	r1, [r5, #0]
 801429a:	291d      	cmp	r1, #29
 801429c:	d82b      	bhi.n	80142f6 <__sflush_r+0xb2>
 801429e:	4a2a      	ldr	r2, [pc, #168]	@ (8014348 <__sflush_r+0x104>)
 80142a0:	40ca      	lsrs	r2, r1
 80142a2:	07d6      	lsls	r6, r2, #31
 80142a4:	d527      	bpl.n	80142f6 <__sflush_r+0xb2>
 80142a6:	2200      	movs	r2, #0
 80142a8:	04d9      	lsls	r1, r3, #19
 80142aa:	6062      	str	r2, [r4, #4]
 80142ac:	6922      	ldr	r2, [r4, #16]
 80142ae:	6022      	str	r2, [r4, #0]
 80142b0:	d504      	bpl.n	80142bc <__sflush_r+0x78>
 80142b2:	1c42      	adds	r2, r0, #1
 80142b4:	d101      	bne.n	80142ba <__sflush_r+0x76>
 80142b6:	682b      	ldr	r3, [r5, #0]
 80142b8:	b903      	cbnz	r3, 80142bc <__sflush_r+0x78>
 80142ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80142bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80142be:	602f      	str	r7, [r5, #0]
 80142c0:	b1b9      	cbz	r1, 80142f2 <__sflush_r+0xae>
 80142c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80142c6:	4299      	cmp	r1, r3
 80142c8:	d002      	beq.n	80142d0 <__sflush_r+0x8c>
 80142ca:	4628      	mov	r0, r5
 80142cc:	f7ff f89e 	bl	801340c <_free_r>
 80142d0:	2300      	movs	r3, #0
 80142d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80142d4:	e00d      	b.n	80142f2 <__sflush_r+0xae>
 80142d6:	2301      	movs	r3, #1
 80142d8:	4628      	mov	r0, r5
 80142da:	47b0      	blx	r6
 80142dc:	4602      	mov	r2, r0
 80142de:	1c50      	adds	r0, r2, #1
 80142e0:	d1c9      	bne.n	8014276 <__sflush_r+0x32>
 80142e2:	682b      	ldr	r3, [r5, #0]
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d0c6      	beq.n	8014276 <__sflush_r+0x32>
 80142e8:	2b1d      	cmp	r3, #29
 80142ea:	d001      	beq.n	80142f0 <__sflush_r+0xac>
 80142ec:	2b16      	cmp	r3, #22
 80142ee:	d11d      	bne.n	801432c <__sflush_r+0xe8>
 80142f0:	602f      	str	r7, [r5, #0]
 80142f2:	2000      	movs	r0, #0
 80142f4:	e021      	b.n	801433a <__sflush_r+0xf6>
 80142f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142fa:	b21b      	sxth	r3, r3
 80142fc:	e01a      	b.n	8014334 <__sflush_r+0xf0>
 80142fe:	690f      	ldr	r7, [r1, #16]
 8014300:	2f00      	cmp	r7, #0
 8014302:	d0f6      	beq.n	80142f2 <__sflush_r+0xae>
 8014304:	0793      	lsls	r3, r2, #30
 8014306:	680e      	ldr	r6, [r1, #0]
 8014308:	600f      	str	r7, [r1, #0]
 801430a:	bf0c      	ite	eq
 801430c:	694b      	ldreq	r3, [r1, #20]
 801430e:	2300      	movne	r3, #0
 8014310:	eba6 0807 	sub.w	r8, r6, r7
 8014314:	608b      	str	r3, [r1, #8]
 8014316:	f1b8 0f00 	cmp.w	r8, #0
 801431a:	ddea      	ble.n	80142f2 <__sflush_r+0xae>
 801431c:	4643      	mov	r3, r8
 801431e:	463a      	mov	r2, r7
 8014320:	6a21      	ldr	r1, [r4, #32]
 8014322:	4628      	mov	r0, r5
 8014324:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014326:	47b0      	blx	r6
 8014328:	2800      	cmp	r0, #0
 801432a:	dc08      	bgt.n	801433e <__sflush_r+0xfa>
 801432c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014330:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014334:	f04f 30ff 	mov.w	r0, #4294967295
 8014338:	81a3      	strh	r3, [r4, #12]
 801433a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801433e:	4407      	add	r7, r0
 8014340:	eba8 0800 	sub.w	r8, r8, r0
 8014344:	e7e7      	b.n	8014316 <__sflush_r+0xd2>
 8014346:	bf00      	nop
 8014348:	20400001 	.word	0x20400001

0801434c <_fflush_r>:
 801434c:	b538      	push	{r3, r4, r5, lr}
 801434e:	690b      	ldr	r3, [r1, #16]
 8014350:	4605      	mov	r5, r0
 8014352:	460c      	mov	r4, r1
 8014354:	b913      	cbnz	r3, 801435c <_fflush_r+0x10>
 8014356:	2500      	movs	r5, #0
 8014358:	4628      	mov	r0, r5
 801435a:	bd38      	pop	{r3, r4, r5, pc}
 801435c:	b118      	cbz	r0, 8014366 <_fflush_r+0x1a>
 801435e:	6a03      	ldr	r3, [r0, #32]
 8014360:	b90b      	cbnz	r3, 8014366 <_fflush_r+0x1a>
 8014362:	f7fe f8b9 	bl	80124d8 <__sinit>
 8014366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d0f3      	beq.n	8014356 <_fflush_r+0xa>
 801436e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014370:	07d0      	lsls	r0, r2, #31
 8014372:	d404      	bmi.n	801437e <_fflush_r+0x32>
 8014374:	0599      	lsls	r1, r3, #22
 8014376:	d402      	bmi.n	801437e <_fflush_r+0x32>
 8014378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801437a:	f7fe f9d8 	bl	801272e <__retarget_lock_acquire_recursive>
 801437e:	4628      	mov	r0, r5
 8014380:	4621      	mov	r1, r4
 8014382:	f7ff ff5f 	bl	8014244 <__sflush_r>
 8014386:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014388:	4605      	mov	r5, r0
 801438a:	07da      	lsls	r2, r3, #31
 801438c:	d4e4      	bmi.n	8014358 <_fflush_r+0xc>
 801438e:	89a3      	ldrh	r3, [r4, #12]
 8014390:	059b      	lsls	r3, r3, #22
 8014392:	d4e1      	bmi.n	8014358 <_fflush_r+0xc>
 8014394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014396:	f7fe f9cb 	bl	8012730 <__retarget_lock_release_recursive>
 801439a:	e7dd      	b.n	8014358 <_fflush_r+0xc>

0801439c <__swbuf_r>:
 801439c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801439e:	460e      	mov	r6, r1
 80143a0:	4614      	mov	r4, r2
 80143a2:	4605      	mov	r5, r0
 80143a4:	b118      	cbz	r0, 80143ae <__swbuf_r+0x12>
 80143a6:	6a03      	ldr	r3, [r0, #32]
 80143a8:	b90b      	cbnz	r3, 80143ae <__swbuf_r+0x12>
 80143aa:	f7fe f895 	bl	80124d8 <__sinit>
 80143ae:	69a3      	ldr	r3, [r4, #24]
 80143b0:	60a3      	str	r3, [r4, #8]
 80143b2:	89a3      	ldrh	r3, [r4, #12]
 80143b4:	071a      	lsls	r2, r3, #28
 80143b6:	d501      	bpl.n	80143bc <__swbuf_r+0x20>
 80143b8:	6923      	ldr	r3, [r4, #16]
 80143ba:	b943      	cbnz	r3, 80143ce <__swbuf_r+0x32>
 80143bc:	4621      	mov	r1, r4
 80143be:	4628      	mov	r0, r5
 80143c0:	f000 f82a 	bl	8014418 <__swsetup_r>
 80143c4:	b118      	cbz	r0, 80143ce <__swbuf_r+0x32>
 80143c6:	f04f 37ff 	mov.w	r7, #4294967295
 80143ca:	4638      	mov	r0, r7
 80143cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143ce:	6823      	ldr	r3, [r4, #0]
 80143d0:	b2f6      	uxtb	r6, r6
 80143d2:	6922      	ldr	r2, [r4, #16]
 80143d4:	4637      	mov	r7, r6
 80143d6:	1a98      	subs	r0, r3, r2
 80143d8:	6963      	ldr	r3, [r4, #20]
 80143da:	4283      	cmp	r3, r0
 80143dc:	dc05      	bgt.n	80143ea <__swbuf_r+0x4e>
 80143de:	4621      	mov	r1, r4
 80143e0:	4628      	mov	r0, r5
 80143e2:	f7ff ffb3 	bl	801434c <_fflush_r>
 80143e6:	2800      	cmp	r0, #0
 80143e8:	d1ed      	bne.n	80143c6 <__swbuf_r+0x2a>
 80143ea:	68a3      	ldr	r3, [r4, #8]
 80143ec:	3b01      	subs	r3, #1
 80143ee:	60a3      	str	r3, [r4, #8]
 80143f0:	6823      	ldr	r3, [r4, #0]
 80143f2:	1c5a      	adds	r2, r3, #1
 80143f4:	6022      	str	r2, [r4, #0]
 80143f6:	701e      	strb	r6, [r3, #0]
 80143f8:	1c43      	adds	r3, r0, #1
 80143fa:	6962      	ldr	r2, [r4, #20]
 80143fc:	429a      	cmp	r2, r3
 80143fe:	d004      	beq.n	801440a <__swbuf_r+0x6e>
 8014400:	89a3      	ldrh	r3, [r4, #12]
 8014402:	07db      	lsls	r3, r3, #31
 8014404:	d5e1      	bpl.n	80143ca <__swbuf_r+0x2e>
 8014406:	2e0a      	cmp	r6, #10
 8014408:	d1df      	bne.n	80143ca <__swbuf_r+0x2e>
 801440a:	4621      	mov	r1, r4
 801440c:	4628      	mov	r0, r5
 801440e:	f7ff ff9d 	bl	801434c <_fflush_r>
 8014412:	2800      	cmp	r0, #0
 8014414:	d0d9      	beq.n	80143ca <__swbuf_r+0x2e>
 8014416:	e7d6      	b.n	80143c6 <__swbuf_r+0x2a>

08014418 <__swsetup_r>:
 8014418:	b538      	push	{r3, r4, r5, lr}
 801441a:	4b29      	ldr	r3, [pc, #164]	@ (80144c0 <__swsetup_r+0xa8>)
 801441c:	4605      	mov	r5, r0
 801441e:	460c      	mov	r4, r1
 8014420:	6818      	ldr	r0, [r3, #0]
 8014422:	b118      	cbz	r0, 801442c <__swsetup_r+0x14>
 8014424:	6a03      	ldr	r3, [r0, #32]
 8014426:	b90b      	cbnz	r3, 801442c <__swsetup_r+0x14>
 8014428:	f7fe f856 	bl	80124d8 <__sinit>
 801442c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014430:	0719      	lsls	r1, r3, #28
 8014432:	d422      	bmi.n	801447a <__swsetup_r+0x62>
 8014434:	06da      	lsls	r2, r3, #27
 8014436:	d407      	bmi.n	8014448 <__swsetup_r+0x30>
 8014438:	2209      	movs	r2, #9
 801443a:	602a      	str	r2, [r5, #0]
 801443c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014440:	f04f 30ff 	mov.w	r0, #4294967295
 8014444:	81a3      	strh	r3, [r4, #12]
 8014446:	e033      	b.n	80144b0 <__swsetup_r+0x98>
 8014448:	0758      	lsls	r0, r3, #29
 801444a:	d512      	bpl.n	8014472 <__swsetup_r+0x5a>
 801444c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801444e:	b141      	cbz	r1, 8014462 <__swsetup_r+0x4a>
 8014450:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014454:	4299      	cmp	r1, r3
 8014456:	d002      	beq.n	801445e <__swsetup_r+0x46>
 8014458:	4628      	mov	r0, r5
 801445a:	f7fe ffd7 	bl	801340c <_free_r>
 801445e:	2300      	movs	r3, #0
 8014460:	6363      	str	r3, [r4, #52]	@ 0x34
 8014462:	89a3      	ldrh	r3, [r4, #12]
 8014464:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014468:	81a3      	strh	r3, [r4, #12]
 801446a:	2300      	movs	r3, #0
 801446c:	6063      	str	r3, [r4, #4]
 801446e:	6923      	ldr	r3, [r4, #16]
 8014470:	6023      	str	r3, [r4, #0]
 8014472:	89a3      	ldrh	r3, [r4, #12]
 8014474:	f043 0308 	orr.w	r3, r3, #8
 8014478:	81a3      	strh	r3, [r4, #12]
 801447a:	6923      	ldr	r3, [r4, #16]
 801447c:	b94b      	cbnz	r3, 8014492 <__swsetup_r+0x7a>
 801447e:	89a3      	ldrh	r3, [r4, #12]
 8014480:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014488:	d003      	beq.n	8014492 <__swsetup_r+0x7a>
 801448a:	4621      	mov	r1, r4
 801448c:	4628      	mov	r0, r5
 801448e:	f000 f908 	bl	80146a2 <__smakebuf_r>
 8014492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014496:	f013 0201 	ands.w	r2, r3, #1
 801449a:	d00a      	beq.n	80144b2 <__swsetup_r+0x9a>
 801449c:	2200      	movs	r2, #0
 801449e:	60a2      	str	r2, [r4, #8]
 80144a0:	6962      	ldr	r2, [r4, #20]
 80144a2:	4252      	negs	r2, r2
 80144a4:	61a2      	str	r2, [r4, #24]
 80144a6:	6922      	ldr	r2, [r4, #16]
 80144a8:	b942      	cbnz	r2, 80144bc <__swsetup_r+0xa4>
 80144aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80144ae:	d1c5      	bne.n	801443c <__swsetup_r+0x24>
 80144b0:	bd38      	pop	{r3, r4, r5, pc}
 80144b2:	0799      	lsls	r1, r3, #30
 80144b4:	bf58      	it	pl
 80144b6:	6962      	ldrpl	r2, [r4, #20]
 80144b8:	60a2      	str	r2, [r4, #8]
 80144ba:	e7f4      	b.n	80144a6 <__swsetup_r+0x8e>
 80144bc:	2000      	movs	r0, #0
 80144be:	e7f7      	b.n	80144b0 <__swsetup_r+0x98>
 80144c0:	2000009c 	.word	0x2000009c

080144c4 <memmove>:
 80144c4:	4288      	cmp	r0, r1
 80144c6:	b510      	push	{r4, lr}
 80144c8:	eb01 0402 	add.w	r4, r1, r2
 80144cc:	d902      	bls.n	80144d4 <memmove+0x10>
 80144ce:	4284      	cmp	r4, r0
 80144d0:	4623      	mov	r3, r4
 80144d2:	d807      	bhi.n	80144e4 <memmove+0x20>
 80144d4:	1e43      	subs	r3, r0, #1
 80144d6:	42a1      	cmp	r1, r4
 80144d8:	d008      	beq.n	80144ec <memmove+0x28>
 80144da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80144de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80144e2:	e7f8      	b.n	80144d6 <memmove+0x12>
 80144e4:	4402      	add	r2, r0
 80144e6:	4601      	mov	r1, r0
 80144e8:	428a      	cmp	r2, r1
 80144ea:	d100      	bne.n	80144ee <memmove+0x2a>
 80144ec:	bd10      	pop	{r4, pc}
 80144ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80144f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80144f6:	e7f7      	b.n	80144e8 <memmove+0x24>

080144f8 <_sbrk_r>:
 80144f8:	b538      	push	{r3, r4, r5, lr}
 80144fa:	2300      	movs	r3, #0
 80144fc:	4d05      	ldr	r5, [pc, #20]	@ (8014514 <_sbrk_r+0x1c>)
 80144fe:	4604      	mov	r4, r0
 8014500:	4608      	mov	r0, r1
 8014502:	602b      	str	r3, [r5, #0]
 8014504:	f7ed fc84 	bl	8001e10 <_sbrk>
 8014508:	1c43      	adds	r3, r0, #1
 801450a:	d102      	bne.n	8014512 <_sbrk_r+0x1a>
 801450c:	682b      	ldr	r3, [r5, #0]
 801450e:	b103      	cbz	r3, 8014512 <_sbrk_r+0x1a>
 8014510:	6023      	str	r3, [r4, #0]
 8014512:	bd38      	pop	{r3, r4, r5, pc}
 8014514:	20001190 	.word	0x20001190

08014518 <memcpy>:
 8014518:	440a      	add	r2, r1
 801451a:	1e43      	subs	r3, r0, #1
 801451c:	4291      	cmp	r1, r2
 801451e:	d100      	bne.n	8014522 <memcpy+0xa>
 8014520:	4770      	bx	lr
 8014522:	b510      	push	{r4, lr}
 8014524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014528:	4291      	cmp	r1, r2
 801452a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801452e:	d1f9      	bne.n	8014524 <memcpy+0xc>
 8014530:	bd10      	pop	{r4, pc}
	...

08014534 <__assert_func>:
 8014534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014536:	4614      	mov	r4, r2
 8014538:	461a      	mov	r2, r3
 801453a:	4b09      	ldr	r3, [pc, #36]	@ (8014560 <__assert_func+0x2c>)
 801453c:	4605      	mov	r5, r0
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	68d8      	ldr	r0, [r3, #12]
 8014542:	b14c      	cbz	r4, 8014558 <__assert_func+0x24>
 8014544:	4b07      	ldr	r3, [pc, #28]	@ (8014564 <__assert_func+0x30>)
 8014546:	9100      	str	r1, [sp, #0]
 8014548:	4907      	ldr	r1, [pc, #28]	@ (8014568 <__assert_func+0x34>)
 801454a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801454e:	462b      	mov	r3, r5
 8014550:	f000 f870 	bl	8014634 <fiprintf>
 8014554:	f000 f904 	bl	8014760 <abort>
 8014558:	4b04      	ldr	r3, [pc, #16]	@ (801456c <__assert_func+0x38>)
 801455a:	461c      	mov	r4, r3
 801455c:	e7f3      	b.n	8014546 <__assert_func+0x12>
 801455e:	bf00      	nop
 8014560:	2000009c 	.word	0x2000009c
 8014564:	0801655d 	.word	0x0801655d
 8014568:	0801656a 	.word	0x0801656a
 801456c:	08016598 	.word	0x08016598

08014570 <_calloc_r>:
 8014570:	b570      	push	{r4, r5, r6, lr}
 8014572:	fba1 5402 	umull	r5, r4, r1, r2
 8014576:	b934      	cbnz	r4, 8014586 <_calloc_r+0x16>
 8014578:	4629      	mov	r1, r5
 801457a:	f7fe ffbb 	bl	80134f4 <_malloc_r>
 801457e:	4606      	mov	r6, r0
 8014580:	b928      	cbnz	r0, 801458e <_calloc_r+0x1e>
 8014582:	4630      	mov	r0, r6
 8014584:	bd70      	pop	{r4, r5, r6, pc}
 8014586:	220c      	movs	r2, #12
 8014588:	2600      	movs	r6, #0
 801458a:	6002      	str	r2, [r0, #0]
 801458c:	e7f9      	b.n	8014582 <_calloc_r+0x12>
 801458e:	462a      	mov	r2, r5
 8014590:	4621      	mov	r1, r4
 8014592:	f7fe f84e 	bl	8012632 <memset>
 8014596:	e7f4      	b.n	8014582 <_calloc_r+0x12>

08014598 <__ascii_mbtowc>:
 8014598:	b082      	sub	sp, #8
 801459a:	b901      	cbnz	r1, 801459e <__ascii_mbtowc+0x6>
 801459c:	a901      	add	r1, sp, #4
 801459e:	b142      	cbz	r2, 80145b2 <__ascii_mbtowc+0x1a>
 80145a0:	b14b      	cbz	r3, 80145b6 <__ascii_mbtowc+0x1e>
 80145a2:	7813      	ldrb	r3, [r2, #0]
 80145a4:	600b      	str	r3, [r1, #0]
 80145a6:	7812      	ldrb	r2, [r2, #0]
 80145a8:	1e10      	subs	r0, r2, #0
 80145aa:	bf18      	it	ne
 80145ac:	2001      	movne	r0, #1
 80145ae:	b002      	add	sp, #8
 80145b0:	4770      	bx	lr
 80145b2:	4610      	mov	r0, r2
 80145b4:	e7fb      	b.n	80145ae <__ascii_mbtowc+0x16>
 80145b6:	f06f 0001 	mvn.w	r0, #1
 80145ba:	e7f8      	b.n	80145ae <__ascii_mbtowc+0x16>

080145bc <_realloc_r>:
 80145bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145c0:	4607      	mov	r7, r0
 80145c2:	4614      	mov	r4, r2
 80145c4:	460d      	mov	r5, r1
 80145c6:	b921      	cbnz	r1, 80145d2 <_realloc_r+0x16>
 80145c8:	4611      	mov	r1, r2
 80145ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80145ce:	f7fe bf91 	b.w	80134f4 <_malloc_r>
 80145d2:	b92a      	cbnz	r2, 80145e0 <_realloc_r+0x24>
 80145d4:	4625      	mov	r5, r4
 80145d6:	f7fe ff19 	bl	801340c <_free_r>
 80145da:	4628      	mov	r0, r5
 80145dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80145e0:	f000 f8c5 	bl	801476e <_malloc_usable_size_r>
 80145e4:	4284      	cmp	r4, r0
 80145e6:	4606      	mov	r6, r0
 80145e8:	d802      	bhi.n	80145f0 <_realloc_r+0x34>
 80145ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80145ee:	d8f4      	bhi.n	80145da <_realloc_r+0x1e>
 80145f0:	4621      	mov	r1, r4
 80145f2:	4638      	mov	r0, r7
 80145f4:	f7fe ff7e 	bl	80134f4 <_malloc_r>
 80145f8:	4680      	mov	r8, r0
 80145fa:	b908      	cbnz	r0, 8014600 <_realloc_r+0x44>
 80145fc:	4645      	mov	r5, r8
 80145fe:	e7ec      	b.n	80145da <_realloc_r+0x1e>
 8014600:	42b4      	cmp	r4, r6
 8014602:	4622      	mov	r2, r4
 8014604:	4629      	mov	r1, r5
 8014606:	bf28      	it	cs
 8014608:	4632      	movcs	r2, r6
 801460a:	f7ff ff85 	bl	8014518 <memcpy>
 801460e:	4629      	mov	r1, r5
 8014610:	4638      	mov	r0, r7
 8014612:	f7fe fefb 	bl	801340c <_free_r>
 8014616:	e7f1      	b.n	80145fc <_realloc_r+0x40>

08014618 <__ascii_wctomb>:
 8014618:	4603      	mov	r3, r0
 801461a:	4608      	mov	r0, r1
 801461c:	b141      	cbz	r1, 8014630 <__ascii_wctomb+0x18>
 801461e:	2aff      	cmp	r2, #255	@ 0xff
 8014620:	d904      	bls.n	801462c <__ascii_wctomb+0x14>
 8014622:	228a      	movs	r2, #138	@ 0x8a
 8014624:	f04f 30ff 	mov.w	r0, #4294967295
 8014628:	601a      	str	r2, [r3, #0]
 801462a:	4770      	bx	lr
 801462c:	2001      	movs	r0, #1
 801462e:	700a      	strb	r2, [r1, #0]
 8014630:	4770      	bx	lr
	...

08014634 <fiprintf>:
 8014634:	b40e      	push	{r1, r2, r3}
 8014636:	b503      	push	{r0, r1, lr}
 8014638:	ab03      	add	r3, sp, #12
 801463a:	4601      	mov	r1, r0
 801463c:	4805      	ldr	r0, [pc, #20]	@ (8014654 <fiprintf+0x20>)
 801463e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014642:	6800      	ldr	r0, [r0, #0]
 8014644:	9301      	str	r3, [sp, #4]
 8014646:	f7ff fce5 	bl	8014014 <_vfiprintf_r>
 801464a:	b002      	add	sp, #8
 801464c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014650:	b003      	add	sp, #12
 8014652:	4770      	bx	lr
 8014654:	2000009c 	.word	0x2000009c

08014658 <__swhatbuf_r>:
 8014658:	b570      	push	{r4, r5, r6, lr}
 801465a:	460c      	mov	r4, r1
 801465c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014660:	b096      	sub	sp, #88	@ 0x58
 8014662:	4615      	mov	r5, r2
 8014664:	2900      	cmp	r1, #0
 8014666:	461e      	mov	r6, r3
 8014668:	da0c      	bge.n	8014684 <__swhatbuf_r+0x2c>
 801466a:	89a3      	ldrh	r3, [r4, #12]
 801466c:	2100      	movs	r1, #0
 801466e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014672:	bf14      	ite	ne
 8014674:	2340      	movne	r3, #64	@ 0x40
 8014676:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801467a:	2000      	movs	r0, #0
 801467c:	6031      	str	r1, [r6, #0]
 801467e:	602b      	str	r3, [r5, #0]
 8014680:	b016      	add	sp, #88	@ 0x58
 8014682:	bd70      	pop	{r4, r5, r6, pc}
 8014684:	466a      	mov	r2, sp
 8014686:	f000 f849 	bl	801471c <_fstat_r>
 801468a:	2800      	cmp	r0, #0
 801468c:	dbed      	blt.n	801466a <__swhatbuf_r+0x12>
 801468e:	9901      	ldr	r1, [sp, #4]
 8014690:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014694:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014698:	4259      	negs	r1, r3
 801469a:	4159      	adcs	r1, r3
 801469c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80146a0:	e7eb      	b.n	801467a <__swhatbuf_r+0x22>

080146a2 <__smakebuf_r>:
 80146a2:	898b      	ldrh	r3, [r1, #12]
 80146a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80146a6:	079d      	lsls	r5, r3, #30
 80146a8:	4606      	mov	r6, r0
 80146aa:	460c      	mov	r4, r1
 80146ac:	d507      	bpl.n	80146be <__smakebuf_r+0x1c>
 80146ae:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80146b2:	6023      	str	r3, [r4, #0]
 80146b4:	6123      	str	r3, [r4, #16]
 80146b6:	2301      	movs	r3, #1
 80146b8:	6163      	str	r3, [r4, #20]
 80146ba:	b003      	add	sp, #12
 80146bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146be:	ab01      	add	r3, sp, #4
 80146c0:	466a      	mov	r2, sp
 80146c2:	f7ff ffc9 	bl	8014658 <__swhatbuf_r>
 80146c6:	9f00      	ldr	r7, [sp, #0]
 80146c8:	4605      	mov	r5, r0
 80146ca:	4630      	mov	r0, r6
 80146cc:	4639      	mov	r1, r7
 80146ce:	f7fe ff11 	bl	80134f4 <_malloc_r>
 80146d2:	b948      	cbnz	r0, 80146e8 <__smakebuf_r+0x46>
 80146d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146d8:	059a      	lsls	r2, r3, #22
 80146da:	d4ee      	bmi.n	80146ba <__smakebuf_r+0x18>
 80146dc:	f023 0303 	bic.w	r3, r3, #3
 80146e0:	f043 0302 	orr.w	r3, r3, #2
 80146e4:	81a3      	strh	r3, [r4, #12]
 80146e6:	e7e2      	b.n	80146ae <__smakebuf_r+0xc>
 80146e8:	89a3      	ldrh	r3, [r4, #12]
 80146ea:	6020      	str	r0, [r4, #0]
 80146ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80146f0:	81a3      	strh	r3, [r4, #12]
 80146f2:	9b01      	ldr	r3, [sp, #4]
 80146f4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80146f8:	b15b      	cbz	r3, 8014712 <__smakebuf_r+0x70>
 80146fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80146fe:	4630      	mov	r0, r6
 8014700:	f000 f81e 	bl	8014740 <_isatty_r>
 8014704:	b128      	cbz	r0, 8014712 <__smakebuf_r+0x70>
 8014706:	89a3      	ldrh	r3, [r4, #12]
 8014708:	f023 0303 	bic.w	r3, r3, #3
 801470c:	f043 0301 	orr.w	r3, r3, #1
 8014710:	81a3      	strh	r3, [r4, #12]
 8014712:	89a3      	ldrh	r3, [r4, #12]
 8014714:	431d      	orrs	r5, r3
 8014716:	81a5      	strh	r5, [r4, #12]
 8014718:	e7cf      	b.n	80146ba <__smakebuf_r+0x18>
	...

0801471c <_fstat_r>:
 801471c:	b538      	push	{r3, r4, r5, lr}
 801471e:	2300      	movs	r3, #0
 8014720:	4d06      	ldr	r5, [pc, #24]	@ (801473c <_fstat_r+0x20>)
 8014722:	4604      	mov	r4, r0
 8014724:	4608      	mov	r0, r1
 8014726:	4611      	mov	r1, r2
 8014728:	602b      	str	r3, [r5, #0]
 801472a:	f7ed fb49 	bl	8001dc0 <_fstat>
 801472e:	1c43      	adds	r3, r0, #1
 8014730:	d102      	bne.n	8014738 <_fstat_r+0x1c>
 8014732:	682b      	ldr	r3, [r5, #0]
 8014734:	b103      	cbz	r3, 8014738 <_fstat_r+0x1c>
 8014736:	6023      	str	r3, [r4, #0]
 8014738:	bd38      	pop	{r3, r4, r5, pc}
 801473a:	bf00      	nop
 801473c:	20001190 	.word	0x20001190

08014740 <_isatty_r>:
 8014740:	b538      	push	{r3, r4, r5, lr}
 8014742:	2300      	movs	r3, #0
 8014744:	4d05      	ldr	r5, [pc, #20]	@ (801475c <_isatty_r+0x1c>)
 8014746:	4604      	mov	r4, r0
 8014748:	4608      	mov	r0, r1
 801474a:	602b      	str	r3, [r5, #0]
 801474c:	f7ed fb48 	bl	8001de0 <_isatty>
 8014750:	1c43      	adds	r3, r0, #1
 8014752:	d102      	bne.n	801475a <_isatty_r+0x1a>
 8014754:	682b      	ldr	r3, [r5, #0]
 8014756:	b103      	cbz	r3, 801475a <_isatty_r+0x1a>
 8014758:	6023      	str	r3, [r4, #0]
 801475a:	bd38      	pop	{r3, r4, r5, pc}
 801475c:	20001190 	.word	0x20001190

08014760 <abort>:
 8014760:	2006      	movs	r0, #6
 8014762:	b508      	push	{r3, lr}
 8014764:	f000 f834 	bl	80147d0 <raise>
 8014768:	2001      	movs	r0, #1
 801476a:	f7ed faf5 	bl	8001d58 <_exit>

0801476e <_malloc_usable_size_r>:
 801476e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014772:	1f18      	subs	r0, r3, #4
 8014774:	2b00      	cmp	r3, #0
 8014776:	bfbc      	itt	lt
 8014778:	580b      	ldrlt	r3, [r1, r0]
 801477a:	18c0      	addlt	r0, r0, r3
 801477c:	4770      	bx	lr

0801477e <_raise_r>:
 801477e:	291f      	cmp	r1, #31
 8014780:	b538      	push	{r3, r4, r5, lr}
 8014782:	4605      	mov	r5, r0
 8014784:	460c      	mov	r4, r1
 8014786:	d904      	bls.n	8014792 <_raise_r+0x14>
 8014788:	2316      	movs	r3, #22
 801478a:	6003      	str	r3, [r0, #0]
 801478c:	f04f 30ff 	mov.w	r0, #4294967295
 8014790:	bd38      	pop	{r3, r4, r5, pc}
 8014792:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014794:	b112      	cbz	r2, 801479c <_raise_r+0x1e>
 8014796:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801479a:	b94b      	cbnz	r3, 80147b0 <_raise_r+0x32>
 801479c:	4628      	mov	r0, r5
 801479e:	f000 f831 	bl	8014804 <_getpid_r>
 80147a2:	4622      	mov	r2, r4
 80147a4:	4601      	mov	r1, r0
 80147a6:	4628      	mov	r0, r5
 80147a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80147ac:	f000 b818 	b.w	80147e0 <_kill_r>
 80147b0:	2b01      	cmp	r3, #1
 80147b2:	d00a      	beq.n	80147ca <_raise_r+0x4c>
 80147b4:	1c59      	adds	r1, r3, #1
 80147b6:	d103      	bne.n	80147c0 <_raise_r+0x42>
 80147b8:	2316      	movs	r3, #22
 80147ba:	6003      	str	r3, [r0, #0]
 80147bc:	2001      	movs	r0, #1
 80147be:	e7e7      	b.n	8014790 <_raise_r+0x12>
 80147c0:	2100      	movs	r1, #0
 80147c2:	4620      	mov	r0, r4
 80147c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80147c8:	4798      	blx	r3
 80147ca:	2000      	movs	r0, #0
 80147cc:	e7e0      	b.n	8014790 <_raise_r+0x12>
	...

080147d0 <raise>:
 80147d0:	4b02      	ldr	r3, [pc, #8]	@ (80147dc <raise+0xc>)
 80147d2:	4601      	mov	r1, r0
 80147d4:	6818      	ldr	r0, [r3, #0]
 80147d6:	f7ff bfd2 	b.w	801477e <_raise_r>
 80147da:	bf00      	nop
 80147dc:	2000009c 	.word	0x2000009c

080147e0 <_kill_r>:
 80147e0:	b538      	push	{r3, r4, r5, lr}
 80147e2:	2300      	movs	r3, #0
 80147e4:	4d06      	ldr	r5, [pc, #24]	@ (8014800 <_kill_r+0x20>)
 80147e6:	4604      	mov	r4, r0
 80147e8:	4608      	mov	r0, r1
 80147ea:	4611      	mov	r1, r2
 80147ec:	602b      	str	r3, [r5, #0]
 80147ee:	f7ed faa3 	bl	8001d38 <_kill>
 80147f2:	1c43      	adds	r3, r0, #1
 80147f4:	d102      	bne.n	80147fc <_kill_r+0x1c>
 80147f6:	682b      	ldr	r3, [r5, #0]
 80147f8:	b103      	cbz	r3, 80147fc <_kill_r+0x1c>
 80147fa:	6023      	str	r3, [r4, #0]
 80147fc:	bd38      	pop	{r3, r4, r5, pc}
 80147fe:	bf00      	nop
 8014800:	20001190 	.word	0x20001190

08014804 <_getpid_r>:
 8014804:	f7ed ba90 	b.w	8001d28 <_getpid>

08014808 <_init>:
 8014808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801480a:	bf00      	nop
 801480c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801480e:	bc08      	pop	{r3}
 8014810:	469e      	mov	lr, r3
 8014812:	4770      	bx	lr

08014814 <_fini>:
 8014814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014816:	bf00      	nop
 8014818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801481a:	bc08      	pop	{r3}
 801481c:	469e      	mov	lr, r3
 801481e:	4770      	bx	lr
