 ==  Bambu executed with: bambu -O2 -fno-caller-saves -fno-ivopts -fno-reorder-blocks -fno-strict-overflow -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_23 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    union_sets
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.39 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.48 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.32 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.25 seconds


  Module allocation information for function union_sets:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.14 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 69
    Minimum slack: 0.79259999499999811
    Estimated max frequency (MHz): 237.67647450007539
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 67
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 55
    Minimum slack: 0.48359999799995468
    Estimated max frequency (MHz): 221.41528641332906
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function find_min:
    Number of states: 53
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 55
    Minimum slack: 0.79259999399999803
    Estimated max frequency (MHz): 237.67647444358528
  Time to perform scheduling: 0.13 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 53
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 98
    Minimum slack: 0.79259999499999811
    Estimated max frequency (MHz): 237.67647450007539
  Time to perform scheduling: 0.10 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 96
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function union_sets:
    Number of control steps: 95
    Minimum slack: 0.041999995999999595
    Estimated max frequency (MHz): 201.69423138225554
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function union_sets:
    Number of states: 93
    Minimum number of cycles: 47
    Maximum number of cycles 93
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:121/243
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:147/296
  Time to perform easy binding: 0.01 seconds


  Easy binding information for function is_connected:
    Bound operations:117/227
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:206/286
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function union_sets:
    Bound operations:75/143
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 117
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 153
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 70
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 132
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function union_sets:
    Number of storage values inserted: 67
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 71 registers(LB:40)
  Time to perform register binding: 0.03 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 87 registers(LB:40)
  Time to perform register binding: 0.03 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 99 registers(LB:40)
  Time to perform register binding: 0.02 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 190
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1182
    Estimated area of MUX21: 232
    Total estimated area: 1414
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.03 seconds
    Clique covering computation completed in 0.08 seconds
  Time to perform module binding: 0.12 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 99 registers(LB:40)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 49
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 1470

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:58)
  Time to perform register binding: 0.06 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 135 registers(LB:58)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 135 registers(LB:58)
  Time to perform register binding: 0.04 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 256
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 3665
    Estimated area of MUX21: 332
    Total estimated area: 3997
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.07 seconds
    Clique covering computation completed in 0.11 seconds
  Time to perform module binding: 0.19 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 135 registers(LB:58)
  Time to perform register binding: 0.05 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 78
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function find_min: 1889

  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:38)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:38)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 199
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 948
    Estimated area of MUX21: 266
    Total estimated area: 1214
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.04 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 54 registers(LB:38)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 36
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function is_connected: 543

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 100 registers(LB:79)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:79)
  Time to perform register binding: 0.03 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:79)
  Time to perform register binding: 0.03 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 242
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2065
    Estimated area of MUX21: 614
    Total estimated area: 2679
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.11 seconds
  Time to perform module binding: 0.17 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 101 registers(LB:79)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 93
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1938

  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 36 registers(LB:34)
  Time to perform register binding: 0.01 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:34)
  Time to perform register binding: 0.02 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:34)
  Time to perform register binding: 0.02 seconds


  Module binding information for function union_sets:
    Number of modules instantiated: 86
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 435
    Estimated area of MUX21: 359
    Total estimated area: 794
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.06 seconds
  Time to perform module binding: 0.09 seconds


  Register binding information for function union_sets:
    Register allocation algorithm obtains a sub-optimal result: 37 registers(LB:34)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function union_sets:
    Number of allocated multiplexers (2-to-1 equivalent): 46
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function union_sets: 581

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 26
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 27
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:130/168
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 104
  Time to compute storage value information: 0.00 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 102 registers(LB:83)
  Time to perform register binding: 0.01 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 104 registers(LB:83)
  Time to perform register binding: 0.01 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 152
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9428
    Estimated area of MUX21: 371
    Total estimated area: 9799
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 104 registers(LB:83)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 30
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 691

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Scheduling Information of function main:
    Number of control steps: 16
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function main:
    Number of states: 17
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:27/42
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 17
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 29
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7363
    Estimated area of MUX21: 137
    Total estimated area: 7500
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 13
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function main: 209
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_23/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 43615 cycles
  Number of executions     : 1
  Average execution        : 43615 cycles
